<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_tsw_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__tsw__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_tsw_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__tsw__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_TSW_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_TSW_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structTSW__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2c66871e984306182cdac381d8d4d6f7">   13</a></span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a19d3a09f594ac32dbd393d408e559e46">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a19d3a09f594ac32dbd393d408e559e46">LU_MAIN_CTRL</a>;                <span class="comment">/* 0x4: LU_MAIN control */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad1ed8f0164ef4d151127bf6f643190ea">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad1ed8f0164ef4d151127bf6f643190ea">LU_MAIN_HITMEM</a>;              <span class="comment">/* 0x8: LU_MAIN hit */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a77ec4ecf1d7faf2786d4c2236589786c">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a77ec4ecf1d7faf2786d4c2236589786c">LU_MAIN_PARAM</a>;               <span class="comment">/* 0xC: LU_MAIN parameter */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac1600313beaeee6d12ba043829c0916f">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac1600313beaeee6d12ba043829c0916f">LU_MAIN_BYPASS</a>;              <span class="comment">/* 0x10: LU_MAIN bypass */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa1e9f0d554788a96ebbac7af8c3a8c80">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa1e9f0d554788a96ebbac7af8c3a8c80">LU_MAIN_PCP_REMAP</a>;           <span class="comment">/* 0x14: LU_MAIN PCP remap */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad14425415e1ec7074f761e387a319347">   19</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad14425415e1ec7074f761e387a319347">LU_MAIN_VERSION</a>;             <span class="comment">/* 0x18: LU_MAIN version */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad17094431ccff144b798d66c90e2d35d">   20</a></span>    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0x1C - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0d76c8e057a43dc53dcaab46c2b702b6">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0d76c8e057a43dc53dcaab46c2b702b6">LU_MAIN_INTF_ACTION</a>;         <span class="comment">/* 0x20: LU_MAIN low word of action data for internal frames */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab4c12315876baaea5037ad3158cdb93c">   22</a></span>    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x24 - 0x27: Reserved */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa1bf7bf5b8d256d874935689d4ad5b1e">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa1bf7bf5b8d256d874935689d4ad5b1e">LU_MAIN_BC_ACTION</a>;           <span class="comment">/* 0x28: LU_MAIN low word of action data for broadcast frames */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a122d7838e4e329d4f138ee5fd940dd32">   24</a></span>    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0x2C - 0x2F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a617ba4d45f7e60dd265f8efcfc9008dc">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a617ba4d45f7e60dd265f8efcfc9008dc">LU_MAIN_NN_ACTION</a>;           <span class="comment">/* 0x30: LU_MAIN low word of  action data for unknown frames */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a82581cff2c972440df90b58e05ff9cfe">   26</a></span>    __R  uint8_t  RESERVED4[204];              <span class="comment">/* 0x34 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a76761b9cdf2dedb396a525ff0580e19b">   27</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a76761b9cdf2dedb396a525ff0580e19b">APB2AXIS_CAM_STS</a>;            <span class="comment">/* 0x100: status register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8522c0ccac64e41627d156ce90e2aa60">   28</a></span>    __R  uint8_t  RESERVED5[12];               <span class="comment">/* 0x104 - 0x10F: Reserved */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a49ee42accb55c05b75ef4012f9d6416c">   29</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a49ee42accb55c05b75ef4012f9d6416c">APB2AXIS_CAM_REQ_CNT</a>;        <span class="comment">/* 0x110: request count */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0b092dbc1b55b6127f5d92cf923b7bbf">   30</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0b092dbc1b55b6127f5d92cf923b7bbf">APB2AXIS_CAM_FILLSTS</a>;        <span class="comment">/* 0x114: fill status */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a12ef55f86b62ed057ba5e32ab83e23a3">   31</a></span>    __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a12ef55f86b62ed057ba5e32ab83e23a3">APB2AXIS_CAM_RESET</a>;          <span class="comment">/* 0x118: reset */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af6ea9c901cdd8af799f075eb169faf5f">   32</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#af6ea9c901cdd8af799f075eb169faf5f">APB2AXIS_CAM_PARAM</a>;          <span class="comment">/* 0x11C: parameter */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac447733ac2460484c434ce80d634bdb7">   33</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac447733ac2460484c434ce80d634bdb7">APB2AXI_CAM_REQDATA_0</a>;       <span class="comment">/* 0x120: data0 */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3bc9677ca0e58759d3085aaad1467d48">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3bc9677ca0e58759d3085aaad1467d48">APB2AXI_CAM_REQDATA_1</a>;       <span class="comment">/* 0x124: data1 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6ed5538ce7fee022c174545dab493cd5">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6ed5538ce7fee022c174545dab493cd5">APB2AXI_CAM_REQDATA_2</a>;       <span class="comment">/* 0x128: data2 */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1912924ce51a300fc31360dc79034d27">   36</a></span>    __R  uint8_t  RESERVED6[212];              <span class="comment">/* 0x12C - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa8e7594eb57bbbe8d119e11ae8c69045">   37</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa8e7594eb57bbbe8d119e11ae8c69045">APB2AXIS_ALMEM_STS</a>;          <span class="comment">/* 0x200: status register */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a34e12c73e0038d9bac3e6c9ac1b5f22a">   38</a></span>    __R  uint8_t  RESERVED7[12];               <span class="comment">/* 0x204 - 0x20F: Reserved */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afd51ff82d6668727a76faf2d2ba73553">   39</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#afd51ff82d6668727a76faf2d2ba73553">APB2AXIS_ALMEM_REQ_CNT</a>;      <span class="comment">/* 0x210: request count */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aad99fa9159de3124e0e3e193927c0991">   40</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aad99fa9159de3124e0e3e193927c0991">APB2AXIS_ALMEM_FILLSTS</a>;      <span class="comment">/* 0x214: fill status */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af0926f2f8a58b432565293f611f74296">   41</a></span>    __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#af0926f2f8a58b432565293f611f74296">APB2AXIS_ALMEM_RESET</a>;        <span class="comment">/* 0x218: reset */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a177129bae662a7cdccbdaee97b3ad107">   42</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a177129bae662a7cdccbdaee97b3ad107">APB2AXIS_ALMEM_PARAM</a>;        <span class="comment">/* 0x21C: parameter */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afde3a05f35c7ab9e53390089a90485d6">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#afde3a05f35c7ab9e53390089a90485d6">APB2AXIS_ALMEM_REQDATA_0</a>;    <span class="comment">/* 0x220: data0 */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae2cf18f705a494aab9d52be40316f17e">   44</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae2cf18f705a494aab9d52be40316f17e">APB2AXIS_ALMEM_REQDATA_1</a>;    <span class="comment">/* 0x224: data1 */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4ed8c03c0285df4372d3aca55378bd86">   45</a></span>    __R  uint8_t  RESERVED8[88];               <span class="comment">/* 0x228 - 0x27F: Reserved */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afe73bb652bc8ad75c83e4b3c5f9f6297">   46</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#afe73bb652bc8ad75c83e4b3c5f9f6297">AXIS2APB_ALMEM_STS</a>;          <span class="comment">/* 0x280: status register */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af4e9f10f0385b675eb096dea66ee6fe1">   47</a></span>    __R  uint8_t  RESERVED9[12];               <span class="comment">/* 0x284 - 0x28F: Reserved */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8ec318c14ac0bddc9936f6fc90f26101">   48</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a8ec318c14ac0bddc9936f6fc90f26101">AXIS2APB_ALMEM_RESP_CNT</a>;     <span class="comment">/* 0x290: response count */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a67ce7cd3c0feb9eb41f0ebd2ffa8da3d">   49</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a67ce7cd3c0feb9eb41f0ebd2ffa8da3d">AXIS2APB_ALMEM_FILLSTS</a>;      <span class="comment">/* 0x294: fill status */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6e7d7442aded847a96c687063a1c8d8a">   50</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6e7d7442aded847a96c687063a1c8d8a">AXIS2APB_ALMEM_RESET</a>;        <span class="comment">/* 0x298: reset */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7aeff73a62356446bdca98b97dbb78ef">   51</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7aeff73a62356446bdca98b97dbb78ef">AXIS2APB_ALMEM_PARAM</a>;        <span class="comment">/* 0x29C: parameter */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7401db4ced24266fa371d9c2e925a70c">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7401db4ced24266fa371d9c2e925a70c">AXIS2APB_ALMEM_RESPDATA_0</a>;   <span class="comment">/* 0x2A0: data0 */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a44ca8af070d21fb426ce7c3d9a1509d0">   53</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a44ca8af070d21fb426ce7c3d9a1509d0">AXIS2APB_ALMEM_RESPDATA_1</a>;   <span class="comment">/* 0x2A4: data1 */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abf39f04fda81766bea679d27e04c3cec">   54</a></span>    __R  uint8_t  RESERVED10[344];             <span class="comment">/* 0x2A8 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0861ca38dded27259c9c3d5a3b5d9fd5">   55</a></span>    __RW uint32_t HITMEM[4];                   <span class="comment">/* 0x400 - 0x40C: hitmem */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae49585ee78ccad7fc9b28c16da25c7db">   56</a></span>    __R  uint8_t  RESERVED11[3056];            <span class="comment">/* 0x410 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa2dd907ad0ec55fa4d84ed76ba293143">   57</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa2dd907ad0ec55fa4d84ed76ba293143">APB2AXIS_LOOKUP_STS</a>;         <span class="comment">/* 0x1000: status register */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a643e5467000b5730fd5be1fe157268ab">   58</a></span>    __R  uint8_t  RESERVED12[12];              <span class="comment">/* 0x1004 - 0x100F: Reserved */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4c6a7899fe5c9a3fdd22a084cd16d165">   59</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4c6a7899fe5c9a3fdd22a084cd16d165">APB2AXIS_LOOKUP_REQ_CNT</a>;     <span class="comment">/* 0x1010: response count */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab818de35bc580a732ac95d25ed1d75a2">   60</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab818de35bc580a732ac95d25ed1d75a2">APB2AXIS_LOOKUP_FILLSTS</a>;     <span class="comment">/* 0x1014: fill status */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac6130f32d52cb980e49a81220bbd022b">   61</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac6130f32d52cb980e49a81220bbd022b">APB2AXIS_LOOKUP_RESET</a>;       <span class="comment">/* 0x1018: reset */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9f57a7e2a4f52eb9fcba7dfc8419faf7">   62</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9f57a7e2a4f52eb9fcba7dfc8419faf7">APB2AXIS_LOOKUP_PARAM</a>;       <span class="comment">/* 0x101C: parameter */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a486db4960935de4089a985d9b121bb36">   63</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a486db4960935de4089a985d9b121bb36">APB2AXIS_LOOKUP_REQDATA_0</a>;   <span class="comment">/* 0x1020: LOOKUP REQUEST Register REQ_DATA_0 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9e42688cadbbd0a99b4acf187f243c7c">   64</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9e42688cadbbd0a99b4acf187f243c7c">APB2AXIS_LOOKUP_REQDATA_1</a>;   <span class="comment">/* 0x1024: LOOKUP REQUEST Register REQ_DATA_1 */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a25988853d8e783fe35becb258df9d5f1">   65</a></span>    __R  uint8_t  RESERVED13[4];               <span class="comment">/* 0x1028 - 0x102B: Reserved */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7c0c651150d75bc3da79ad1f20457599">   66</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7c0c651150d75bc3da79ad1f20457599">APB2AXIS_LOOKUP_REQDATA_3</a>;   <span class="comment">/* 0x102C: LOOKUP REQUEST Register REQ_DATA_2 */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4fbcff34fd39f4fe1d42ca8832466f4a">   67</a></span>    __R  uint8_t  RESERVED14[80];              <span class="comment">/* 0x1030 - 0x107F: Reserved */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1f2c75603a17726ec6d8c662550cc791">   68</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1f2c75603a17726ec6d8c662550cc791">AXIS2APB_LOOKUP_STS</a>;         <span class="comment">/* 0x1080: status register */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af8341531c52359410ce28c5f62d1e061">   69</a></span>    __R  uint8_t  RESERVED15[12];              <span class="comment">/* 0x1084 - 0x108F: Reserved */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7ac8689e698afda44183d81793adbeab">   70</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7ac8689e698afda44183d81793adbeab">AXIS2APB_LOOKUP_RESP_CNT</a>;    <span class="comment">/* 0x1090: response count */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a67c2778909260524905b91b10302e340">   71</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a67c2778909260524905b91b10302e340">AXIS2APB_LOOKUP_FILLSTS</a>;     <span class="comment">/* 0x1094: fill status */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad1bd84453d3f4da66fdc1823647579a2">   72</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad1bd84453d3f4da66fdc1823647579a2">AXIS2APB_LOOKUP_RESET</a>;       <span class="comment">/* 0x1098: reset */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afb86a062506d6f78679cdf9239bcb5d4">   73</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#afb86a062506d6f78679cdf9239bcb5d4">AXIS2APB_LOOKUP_PARAM</a>;       <span class="comment">/* 0x109C: parameter */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a73e31bea7b179cdd7c68efce8b487752">   74</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a73e31bea7b179cdd7c68efce8b487752">AXIS2APB_LOOKUP_RESPDATA_0</a>;  <span class="comment">/* 0x10A0: LOOKUP RESPONSE Data Register */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a404987a0857da916f3fd82bef8f4917b">   75</a></span>    __R  uint8_t  RESERVED16[4];               <span class="comment">/* 0x10A4 - 0x10A7: Reserved */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9f47591b1cda514ed8230248bf466296">   76</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9f47591b1cda514ed8230248bf466296">AXIS2APB_LOOKUP_RESPDATA_1</a>;  <span class="comment">/* 0x10A8: LOOKUP RESPONSE Data Register */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2e7c12987eecdba6c6e51add6f045c96">   77</a></span>    __R  uint8_t  RESERVED17[3924];            <span class="comment">/* 0x10AC - 0x1FFF: Reserved */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6d0e046c2c3b5be9edb6174ef5b1f494">   78</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6d0e046c2c3b5be9edb6174ef5b1f494">CENTRAL_CSR_VERSION</a>;         <span class="comment">/* 0x2000: version register */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7fec3bf2cd2c42200f2c4ca098795ea6">   79</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7fec3bf2cd2c42200f2c4ca098795ea6">CENTRAL_CSR_PARAM</a>;           <span class="comment">/* 0x2004: Parameter Register */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3d3fbf96ce1ac73f42f7edd78170c3c6">   80</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3d3fbf96ce1ac73f42f7edd78170c3c6">CENTRAL_CSR_CONFIG</a>;          <span class="comment">/* 0x2008: Configuration Register */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a76ad75e3b214e37e7a1deaf47d6662ea">   81</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a76ad75e3b214e37e7a1deaf47d6662ea">CENTRAL_CSR_CB_PARAM</a>;        <span class="comment">/* 0x200C: CB Parameter Register */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab2329d49db0db46d050dbe25810772e3">   82</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab2329d49db0db46d050dbe25810772e3">CENTRAL_CSR_QCI_CTRL_PARAM</a>;  <span class="comment">/* 0x2010: QCI Control Parameter Register */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a85ee46b41416fbd67e71208e89222e26">   83</a></span>    __R  uint8_t  RESERVED18[240];             <span class="comment">/* 0x2014 - 0x2103: Reserved */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a85930952a3dc3ffdb47d224d4fff8515">   84</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a85930952a3dc3ffdb47d224d4fff8515">CENTRAL_QCI_HWCFG</a>;           <span class="comment">/* 0x2104: PSPF General CTRAL */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3fbe786ccb51d4f3bf922d94691ea8e1">   85</a></span>    __R  uint8_t  RESERVED19[8];               <span class="comment">/* 0x2108 - 0x210F: Reserved */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae6573bb8a7000744e18ab0848eb30dba">   86</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae6573bb8a7000744e18ab0848eb30dba">CENTRAL_QCI_FILTERSEL</a>;       <span class="comment">/* 0x2110: Filter select index */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abe4a26ced946a83eeb959072685e58f0">   87</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#abe4a26ced946a83eeb959072685e58f0">CENTRAL_QCI_METERSEL</a>;        <span class="comment">/* 0x2114: Flowmeter select index */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a95629b22225f1a6a013113296246fc9e">   88</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a95629b22225f1a6a013113296246fc9e">CENTRAL_QCI_GATESEL</a>;         <span class="comment">/* 0x2118: Gate select index */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a122e522b6d6b105a8b12a58a41b3a5cf">   89</a></span>    __R  uint8_t  RESERVED20[4];               <span class="comment">/* 0x211C - 0x211F: Reserved */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad513e097b9c7af588b5d87ec7e8d652a">   90</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad513e097b9c7af588b5d87ec7e8d652a">CENTRAL_QCI_FCTRL</a>;           <span class="comment">/* 0x2120: FILTER SETTING */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8eec2638a0eacfa1844739586f8e698f">   91</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a8eec2638a0eacfa1844739586f8e698f">CENTRAL_QCI_FSIZE</a>;           <span class="comment">/* 0x2124:  */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a54279dd18da771657d9131933666e6cf">   92</a></span>    __R  uint8_t  RESERVED21[24];              <span class="comment">/* 0x2128 - 0x213F: Reserved */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a159f4bf6f9e06b207e109d14aef6d906">   93</a></span>    __R  uint32_t QCI_CNT[6];                  <span class="comment">/* 0x2140 - 0x2154: FILTER COUNTER */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structTSW__Type.html#acd8f4d5ff4c832ac18946e1f7d14364a">   94</a></span>    __R  uint8_t  RESERVED22[8];               <span class="comment">/* 0x2158 - 0x215F: Reserved */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad0fc5e475af2356812c9dd85b10cd70b">   95</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad0fc5e475af2356812c9dd85b10cd70b">CENTRAL_QCI_MCTRL</a>;           <span class="comment">/* 0x2160: Flow meter settings */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a87ddd13edfe6228d39fe32a345a8fde0">   96</a></span>    __R  uint8_t  RESERVED23[12];              <span class="comment">/* 0x2164 - 0x216F: Reserved */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae1c810c484c4ec18ffe0e92a470947f8">   97</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae1c810c484c4ec18ffe0e92a470947f8">CENTRAL_QCI_CIR</a>;             <span class="comment">/* 0x2170:  */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a753f28f0f9337ff0342638d2cad72b89">   98</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a753f28f0f9337ff0342638d2cad72b89">CENTRAL_QCI_CBS</a>;             <span class="comment">/* 0x2174:  */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab49c9b35f96d7356f266f999735f13cd">   99</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab49c9b35f96d7356f266f999735f13cd">CENTRAL_QCI_EIR</a>;             <span class="comment">/* 0x2178:  */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a681277f97fe13856c5658f389b15bb7b">  100</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a681277f97fe13856c5658f389b15bb7b">CENTRAL_QCI_EBS</a>;             <span class="comment">/* 0x217C:  */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2be74d4e16d618b956c40e8cfc1bc6ec">  101</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2be74d4e16d618b956c40e8cfc1bc6ec">CENTRAL_QCI_GCTRL</a>;           <span class="comment">/* 0x2180: Gate settings */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a666d2358fe779bd11f7122d289ae1522">  102</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a666d2358fe779bd11f7122d289ae1522">CENTRAL_QCI_GSTATUS</a>;         <span class="comment">/* 0x2184:  */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a91d529d3880e19abfeb1ab67d84454a9">  103</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a91d529d3880e19abfeb1ab67d84454a9">CENTRAL_QCI_GLISTINDEX</a>;      <span class="comment">/* 0x2188:  */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1f4a2b73e3ab1efd9bf44435d167f355">  104</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1f4a2b73e3ab1efd9bf44435d167f355">CENTRAL_QCI_LISTLEN</a>;         <span class="comment">/* 0x218C:  */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a56139a1dd5d40e8848d423cc6faa79b3">  105</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a56139a1dd5d40e8848d423cc6faa79b3">CENTRAL_QCI_ACYCLETM</a>;        <span class="comment">/* 0x2190:  */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad17ef3c14b891c55ca6c5ae5e2689e65">  106</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad17ef3c14b891c55ca6c5ae5e2689e65">CENTRAL_QCI_ABASETM_L</a>;       <span class="comment">/* 0x2194:  */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3e65941853a4bd0d76a1994a1a410670">  107</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3e65941853a4bd0d76a1994a1a410670">CENTRAL_QCI_ABASETM_H</a>;       <span class="comment">/* 0x2198:  */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae6633a39c3756546636c382a727edb8b">  108</a></span>    __R  uint8_t  RESERVED24[4];               <span class="comment">/* 0x219C - 0x219F: Reserved */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a849a4296451ce1417fbd3843f9d8715f">  109</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a849a4296451ce1417fbd3843f9d8715f">CENTRAL_QCI_AENTRY_CTRL</a>;     <span class="comment">/* 0x21A0:  */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a47415203998eb74bd959e49cdd93e250">  110</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a47415203998eb74bd959e49cdd93e250">CENTRAL_QCI_AENTRY_AENTRY_IVAL</a>; <span class="comment">/* 0x21A4:  */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0cf1d405db5bbe21684de01ae4a421d8">  111</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0cf1d405db5bbe21684de01ae4a421d8">CENTRAL_QCI_AENTRY_OCYCLETM</a>; <span class="comment">/* 0x21A8:  */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6c9ce8506bbcaa8583e4c1095b99021e">  112</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6c9ce8506bbcaa8583e4c1095b99021e">CENTRAL_QCI_AENTRY_OBASETM_L</a>;<span class="comment">/* 0x21AC:  */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a19ef5cb6c70fb957e870e4f39d40d354">  113</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a19ef5cb6c70fb957e870e4f39d40d354">CENTRAL_QCI_AENTRY_OBASETM_H</a>;<span class="comment">/* 0x21B0:  */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac30bf8a5ed7ea66da657373e4aa2487e">  114</a></span>    __R  uint8_t  RESERVED25[7756];            <span class="comment">/* 0x21B4 - 0x3FFF: Reserved */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a46af250792967d2ef7868a209c473fbb">  115</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a46af250792967d2ef7868a209c473fbb">MM2S_DMA_CR</a>;                 <span class="comment">/* 0x4000: mm2s control register */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a20e16f54e2c01b0586bbe4cec958d3cd">  116</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a20e16f54e2c01b0586bbe4cec958d3cd">MM2S_DMA_SR</a>;                 <span class="comment">/* 0x4004: mm2s status */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3a3cad9c2cf14a39e34e64470f49e41b">  117</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3a3cad9c2cf14a39e34e64470f49e41b">MM2S_DMA_FILL</a>;               <span class="comment">/* 0x4008: mm2s dma fill status */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a04d02c31fc3364b73a9fb09e9f4fe806">  118</a></span>    __R  uint8_t  RESERVED26[16];              <span class="comment">/* 0x400C - 0x401B: Reserved */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afb65d3e5cba574c0d1b21c5c2c96f8bf">  119</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#afb65d3e5cba574c0d1b21c5c2c96f8bf">MM2S_DMA_CFG</a>;                <span class="comment">/* 0x401C: mm2s dma configure */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a77a2ad48a90a36b0b91955eb7d07f565">  120</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a77a2ad48a90a36b0b91955eb7d07f565">MM2S_ADDRLO</a>;                 <span class="comment">/* 0x4020: mm2s axi address */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5483822b4e8bb4e7db28c11313a22824">  121</a></span>    __R  uint8_t  RESERVED27[4];               <span class="comment">/* 0x4024 - 0x4027: Reserved */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afab1d9a729607b680244298b211fe06e">  122</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#afab1d9a729607b680244298b211fe06e">MM2S_LENGTH</a>;                 <span class="comment">/* 0x4028: mm2s axi length */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa61ae5058037ea2592d9a17b324c73b4">  123</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa61ae5058037ea2592d9a17b324c73b4">MM2S_CTRL</a>;                   <span class="comment">/* 0x402C: mm2s command control */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a266fb0ec822fea18bd1bdcdfae195f0a">  124</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a266fb0ec822fea18bd1bdcdfae195f0a">MM2S_RESP</a>;                   <span class="comment">/* 0x4030: mm2s response buffer */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2d0840848d27c3776b41a3d0a3bc182f">  125</a></span>    __R  uint8_t  RESERVED28[76];              <span class="comment">/* 0x4034 - 0x407F: Reserved */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abb698da78f1288eb63aa08835bc04292">  126</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#abb698da78f1288eb63aa08835bc04292">S2MM_DMA_CR</a>;                 <span class="comment">/* 0x4080: s2mm dma control */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a460237d9591844012b8c3a16384b638a">  127</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a460237d9591844012b8c3a16384b638a">S2MM_DMA_SR</a>;                 <span class="comment">/* 0x4084: s2mm state */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac9dfbf03cdeb3180faeaff178298e4bb">  128</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac9dfbf03cdeb3180faeaff178298e4bb">S2MM_DMA_FILL</a>;               <span class="comment">/* 0x4088: s2mm buffer fill status */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa5936cd669815383ac06ddd797e1e01c">  129</a></span>    __R  uint8_t  RESERVED29[16];              <span class="comment">/* 0x408C - 0x409B: Reserved */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac4a6a673fbad00c202a6033db0d478e1">  130</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac4a6a673fbad00c202a6033db0d478e1">S2MM_DMA_CFG</a>;                <span class="comment">/* 0x409C: s2mm dma config status */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abbfa51e3b1793de050f035c8279cc7c0">  131</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#abbfa51e3b1793de050f035c8279cc7c0">S2MM_ADDRLO</a>;                 <span class="comment">/* 0x40A0: s2mm axi address */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad6779ed78ed2e5ab0401270bd80895a1">  132</a></span>    __R  uint8_t  RESERVED30[4];               <span class="comment">/* 0x40A4 - 0x40A7: Reserved */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7b1d2c3e9d6059374fde3694cfd5ea89">  133</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7b1d2c3e9d6059374fde3694cfd5ea89">S2MM_LENGTH</a>;                 <span class="comment">/* 0x40A8: s2mm axi length */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab3120ddd84e1358c1c271b8e5428de22">  134</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab3120ddd84e1358c1c271b8e5428de22">S2MM_CTRL</a>;                   <span class="comment">/* 0x40AC: s2mm command control */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1a1357d5e8726aa369bc9b188e165766">  135</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1a1357d5e8726aa369bc9b188e165766">S2MM_RESP</a>;                   <span class="comment">/* 0x40B0: s2mm response buffer */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1f1f7887ebab434f2cd21009aff249dc">  136</a></span>    __R  uint8_t  RESERVED31[8012];            <span class="comment">/* 0x40B4 - 0x5FFF: Reserved */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a91b77b7f3761faf4ca0b5b94e51cbcf8">  137</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a91b77b7f3761faf4ca0b5b94e51cbcf8">PTP_EVT_TS_CTL</a>;              <span class="comment">/* 0x6000: timestamp control */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac32b7049524f608552eda08febcc46c1">  138</a></span>    __R  uint8_t  RESERVED32[4];               <span class="comment">/* 0x6004 - 0x6007: Reserved */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac46ef5fe5ab55155864249a1de93166c">  139</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac46ef5fe5ab55155864249a1de93166c">PTP_EVT_PPS_TOD_SEC</a>;         <span class="comment">/* 0x6008: pps tod seconds */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac4bc5f73d77eb3c2c5c167b49244c95f">  140</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac4bc5f73d77eb3c2c5c167b49244c95f">PTP_EVT_PPS_TOD_NS</a>;          <span class="comment">/* 0x600C: pps tod sun seconds */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab94c5e99af03fcc56e8c1c244906c4ea">  141</a></span>    __R  uint8_t  RESERVED33[12];              <span class="comment">/* 0x6010 - 0x601B: Reserved */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa829707fa405e68d2a2425b51f92e610">  142</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa829707fa405e68d2a2425b51f92e610">PTP_EVT_SCP_SEC0</a>;            <span class="comment">/* 0x601C: target time seconds */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a354a0d6c248cf6e0644ef03bfb78a5c5">  143</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a354a0d6c248cf6e0644ef03bfb78a5c5">PTP_EVT_SCP_NS0</a>;             <span class="comment">/* 0x6020: target time sub seconds */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aafd8542c1bffa58a24fdbc44fb9d9473">  144</a></span>    __R  uint8_t  RESERVED34[4];               <span class="comment">/* 0x6024 - 0x6027: Reserved */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6c903a7ddf01a7f99a7f0f9623589af6">  145</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6c903a7ddf01a7f99a7f0f9623589af6">PTP_EVT_TMR_STS</a>;             <span class="comment">/* 0x6028: timer status */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae70bc72a88ad85ac44ac574d0984023d">  146</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae70bc72a88ad85ac44ac574d0984023d">PTP_EVT_PPS_CMD</a>;             <span class="comment">/* 0x602C: pps command control */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab4985fff83dae373b7ab7f51f59d3dce">  147</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab4985fff83dae373b7ab7f51f59d3dce">PTP_EVT_ATSLO</a>;               <span class="comment">/* 0x6030: auxiliray read data sub seconds */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9dc2046ae22d1ad7e92ccb2cbd87332f">  148</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9dc2046ae22d1ad7e92ccb2cbd87332f">PTP_EVT_ATSHI</a>;               <span class="comment">/* 0x6034: auxiliray read data seconds */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac3a69767351800a5a17f53e5e1914bb2">  149</a></span>    __R  uint8_t  RESERVED35[40];              <span class="comment">/* 0x6038 - 0x605F: Reserved */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8184a8ce912849f5c336becffbb760c0">  150</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a8184a8ce912849f5c336becffbb760c0">PTP_EVT_PPS0_INTERVAL</a>;       <span class="comment">/* 0x6060: pps0 interval configure */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7ee46a278bbb1b2c2e9e146977f0976c">  151</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7ee46a278bbb1b2c2e9e146977f0976c">PTP_EVT_PPS0_WIDTH</a>;          <span class="comment">/* 0x6064: pps0 width configure */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab878d52d3d7b3a12e0251827d2b15dd6">  152</a></span>    __R  uint8_t  RESERVED36[24];              <span class="comment">/* 0x6068 - 0x607F: Reserved */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a19132b27527d8fcb266ab3dd4cc101cc">  153</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a19132b27527d8fcb266ab3dd4cc101cc">PTP_EVT_SCP_SEC1</a>;            <span class="comment">/* 0x6080: target time seconds */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abed65f0d17e82e6c9a2d5719309110d3">  154</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#abed65f0d17e82e6c9a2d5719309110d3">PTP_EVT_SCP_NS1</a>;             <span class="comment">/* 0x6084: target time sub seconds */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad5f6569588d1b5e3a4fe53ea4d46536f">  155</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad5f6569588d1b5e3a4fe53ea4d46536f">PTP_EVT_PPS1_INTERVAL</a>;       <span class="comment">/* 0x6088: pps1 interval configure */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a76a95d1fd549380e7994443905e05a60">  156</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a76a95d1fd549380e7994443905e05a60">PTP_EVT_PPS1_WIDTH</a>;          <span class="comment">/* 0x608C: pps1 width configure */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6ee41bec6546480a8df2820a76e29b06">  157</a></span>    __R  uint8_t  RESERVED37[16];              <span class="comment">/* 0x6090 - 0x609F: Reserved */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aab2bf5255e6a993d170f19e413ece537">  158</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aab2bf5255e6a993d170f19e413ece537">PTP_EVT_SCP_SEC2</a>;            <span class="comment">/* 0x60A0: target time seconds */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a853259be89bfd9d430fc3bec81367b36">  159</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a853259be89bfd9d430fc3bec81367b36">PTP_EVT_SCP_NS2</a>;             <span class="comment">/* 0x60A4: target time sub seconds */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab5cdb654cefe05cc817d9c13c222c16a">  160</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab5cdb654cefe05cc817d9c13c222c16a">PTP_EVT_PPS2_INTERVAL</a>;       <span class="comment">/* 0x60A8: pps2 interval configure */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9438f87b20de3cc889d25d1f81ecddfe">  161</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9438f87b20de3cc889d25d1f81ecddfe">PTP_EVT_PPS2_WIDTH</a>;          <span class="comment">/* 0x60AC: pps2 width configure */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae26ce88f95c11fb84b482fc089a13466">  162</a></span>    __R  uint8_t  RESERVED38[16];              <span class="comment">/* 0x60B0 - 0x60BF: Reserved */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a44a2990ee3e1a1627243290a208ac188">  163</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a44a2990ee3e1a1627243290a208ac188">PTP_EVT_SCP_SEC3</a>;            <span class="comment">/* 0x60C0: target time seconds */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a56ee3a59a09b6600b7c1aa3538196d8a">  164</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a56ee3a59a09b6600b7c1aa3538196d8a">PTP_EVT_SCP_NS3</a>;             <span class="comment">/* 0x60C4: target time sub seconds */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab544c9905a84e7786f06ade58352ca91">  165</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab544c9905a84e7786f06ade58352ca91">PTP_EVT_PPS3_INTERVAL</a>;       <span class="comment">/* 0x60C8: pps3 interval configure */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a454483b3259a6c796e68a757d9e7a990">  166</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a454483b3259a6c796e68a757d9e7a990">PTP_EVT_PPS3_WIDTH</a>;          <span class="comment">/* 0x60CC: pps3 width configure */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a56b43b7485f4d2c066dd27aaaa50971d">  167</a></span>    __R  uint8_t  RESERVED39[16];              <span class="comment">/* 0x60D0 - 0x60DF: Reserved */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a36f9bacd506414689d0790d917553dd8">  168</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a36f9bacd506414689d0790d917553dd8">PTP_EVT_PPS_CTRL0</a>;           <span class="comment">/* 0x60E0: pps control 0 register */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a59c2b9bac6b93b7f82c9bc8421cb6f4e">  169</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a59c2b9bac6b93b7f82c9bc8421cb6f4e">PTP_EVT_PPS_SEL</a>;             <span class="comment">/* 0x60E4:  */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae9b8cf11ea002c3fffd2e20b71ddc81f">  170</a></span>    __R  uint8_t  RESERVED40[8];               <span class="comment">/* 0x60E8 - 0x60EF: Reserved */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3db3dc8a164dbb2acd27677e141f8d1e">  171</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3db3dc8a164dbb2acd27677e141f8d1e">SOFT_RST_CTRL</a>;               <span class="comment">/* 0x60F0: softer reset control */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6c9eb4e16118c9c069fcfee1a7ac4847">  172</a></span>    __R  uint8_t  RESERVED41[40716];           <span class="comment">/* 0x60F4 - 0xFFFF: Reserved */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aeae3573aaed2a3a8d77bc38bd65eb3db">  173</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aeae3573aaed2a3a8d77bc38bd65eb3db">CPU_PORT_PORT_MAIN_TAGGING</a>;  <span class="comment">/* 0x10000: PVID Tagging Register */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a549a8a4dd67f6a253f8f87a1f09ec654">  174</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a549a8a4dd67f6a253f8f87a1f09ec654">CPU_PORT_PORT_MAIN_ENNABLE</a>;  <span class="comment">/* 0x10004: Port Module Enable Register */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aadffc0e1a4f18b3511f833b519329f2b">  175</a></span>    __R  uint8_t  RESERVED42[10232];           <span class="comment">/* 0x10008 - 0x127FF: Reserved */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a93533b4da41843b887781ded4d1455d0">  176</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a93533b4da41843b887781ded4d1455d0">CPU_PORT_EGRESS_STMID_ESELECT</a>; <span class="comment">/* 0x12800: Stream Identification */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a62648f7444406cc27af62461a38d943a">  177</a></span>    __R  uint8_t  RESERVED43[60];              <span class="comment">/* 0x12804 - 0x1283F: Reserved */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a733b30802783cd31286763345e200e3e">  178</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a733b30802783cd31286763345e200e3e">CPU_PORT_EGRESS_STMID_CONTROL</a>; <span class="comment">/* 0x12840:  */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab28e48aeaca4c3e72f774bf49941b983">  179</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab28e48aeaca4c3e72f774bf49941b983">CPU_PORT_EGRESS_STMID_SEQNO</a>; <span class="comment">/* 0x12844:  */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a56965c6e2e11f8ba09bc2d5bf398f957">  180</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a56965c6e2e11f8ba09bc2d5bf398f957">CPU_PORT_EGRESS_STMID_MATCHCNT</a>; <span class="comment">/* 0x12848:  */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac3277c56e7f9d39b721d9e6bbbbeaa5f">  181</a></span>    __R  uint8_t  RESERVED44[4];               <span class="comment">/* 0x1284C - 0x1284F: Reserved */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2414efbeebf16ca0c394278605195f52">  182</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2414efbeebf16ca0c394278605195f52">CPU_PORT_EGRESS_STMID_MACLO</a>; <span class="comment">/* 0x12850:  */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aed235919899cd202cd54d5907c59a27b">  183</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aed235919899cd202cd54d5907c59a27b">CPU_PORT_EGRESS_STMID_MACHI</a>; <span class="comment">/* 0x12854:  */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af5fc29af993458fbdfbb6a8bbab939a3">  184</a></span>    __R  uint8_t  RESERVED45[4];               <span class="comment">/* 0x12858 - 0x1285B: Reserved */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a569ca9da30135ea977d8afcc670dec5c">  185</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a569ca9da30135ea977d8afcc670dec5c">CPU_PORT_EGRESS_STMID_AMACHI</a>;<span class="comment">/* 0x1285C:  */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aeb7c366c3a92063ed28c26a940bc2ce3">  186</a></span>    __R  uint8_t  RESERVED46[416];             <span class="comment">/* 0x12860 - 0x129FF: Reserved */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aafb20920dd3f64c33c97742ace5bf768">  187</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aafb20920dd3f64c33c97742ace5bf768">CPU_PORT_EGRESS_FRER_CONTROL</a>;<span class="comment">/* 0x12A00: Frame Replication and Elimination */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9e973f93b552e0e29afd09e0dd275128">  188</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9e973f93b552e0e29afd09e0dd275128">CPU_PORT_EGRESS_FRER_SIDSEL</a>; <span class="comment">/* 0x12A04:  */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae796bbea9b21cf6fb05999dc6637cfd1">  189</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae796bbea9b21cf6fb05999dc6637cfd1">CPU_PORT_EGRESS_FRER_IRFUNC</a>; <span class="comment">/* 0x12A08:  */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad8fe1a25a983d700e93444603c2954c7">  190</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad8fe1a25a983d700e93444603c2954c7">CPU_PORT_EGRESS_FRER_SRFUNC</a>; <span class="comment">/* 0x12A0C:  */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab2e1206d701c571b43fad321afd5a3b5">  191</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab2e1206d701c571b43fad321afd5a3b5">CPU_PORT_EGRESS_FRER_FSELECT</a>;<span class="comment">/* 0x12A10:  */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a68a571a22d2128ec2d96f77377cb6752">  192</a></span>    __R  uint8_t  RESERVED47[44];              <span class="comment">/* 0x12A14 - 0x12A3F: Reserved */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a08cf69c71e9d2df3d939a9aa99e060ba">  193</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a08cf69c71e9d2df3d939a9aa99e060ba">CPU_PORT_EGRESS_FRER_FCTRL</a>;  <span class="comment">/* 0x12A40:  */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a22f932d7d9bb8f11ca529c757671f013">  194</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a22f932d7d9bb8f11ca529c757671f013">CPU_PORT_EGRESS_FRER_RESETMSEC</a>; <span class="comment">/* 0x12A44:  */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="structTSW__Type.html#acec648408719eb6e48c7227fd318ff5c">  195</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#acec648408719eb6e48c7227fd318ff5c">CPU_PORT_EGRESS_FRER_LATRSPERIOD</a>; <span class="comment">/* 0x12A48:  */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7f506a92dcce1dd07a10008bd4f353cc">  196</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7f506a92dcce1dd07a10008bd4f353cc">CPU_PORT_EGRESS_FRER_LATTESTPERIOD</a>; <span class="comment">/* 0x12A4C:  */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="structTSW__Type.html#acc7a5038c8e8f5b4af72ce4d40ff821e">  197</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#acc7a5038c8e8f5b4af72ce4d40ff821e">CPU_PORT_EGRESS_FRER_LATERRDIFFALW</a>; <span class="comment">/* 0x12A50:  */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa8c6260ff7685a613155d6f740810e20">  198</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa8c6260ff7685a613155d6f740810e20">CPU_PORT_EGRESS_FRER_LATERRCNT</a>; <span class="comment">/* 0x12A54:  */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4b3b597b266f9f42b08c8b18c42547c8">  199</a></span>    __R  uint8_t  RESERVED48[8];               <span class="comment">/* 0x12A58 - 0x12A5F: Reserved */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="structTSW__Type.html#adb5e058d9f2c8a51a3204cabbe7e2836">  200</a></span>    __R  uint32_t EGFRCNT[8];                  <span class="comment">/* 0x12A60 - 0x12A7C:  */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af3c648f7117e2435c2dc437e505cb86b">  201</a></span>    __R  uint8_t  RESERVED49[5504];            <span class="comment">/* 0x12A80 - 0x13FFF: Reserved */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abbd15515268a7907ad2e7447a800d236">  202</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#abbd15515268a7907ad2e7447a800d236">CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE</a>; <span class="comment">/* 0x14000:  */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abf266ccde904b40b9e6488accbe652c9">  203</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#abf266ccde904b40b9e6488accbe652c9">CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS</a>; <span class="comment">/* 0x14004:  */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4e49ac9468e2de425e560ee15e23383a">  204</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4e49ac9468e2de425e560ee15e23383a">CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG</a>; <span class="comment">/* 0x14008:  */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a62a70fb279f636fbdfa7d3b47c523c57">  205</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a62a70fb279f636fbdfa7d3b47c523c57">CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG</a>; <span class="comment">/* 0x1400C:  */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4c5899e22adfaabce42951db03760448">  206</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4c5899e22adfaabce42951db03760448">CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG</a>; <span class="comment">/* 0x14010:  */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a76a30b71e6c3958828f28f0052e6cac7">  207</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a76a30b71e6c3958828f28f0052e6cac7">CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG</a>; <span class="comment">/* 0x14014:  */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac36414fa13886b34669b45db241d6383">  208</a></span>    __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac36414fa13886b34669b45db241d6383">CPU_PORT_IGRESS_RX_FDFIFO_RESET</a>; <span class="comment">/* 0x14018:  */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9f57e837162fcc7a93b7104cde31f27a">  209</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9f57e837162fcc7a93b7104cde31f27a">CPU_PORT_IGRESS_RX_FDFIFO_PARAM</a>; <span class="comment">/* 0x1401C:  */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a03e411f15a2b9d71fa58050eb0f6b9b0">  210</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a03e411f15a2b9d71fa58050eb0f6b9b0">CPU_PORT_IGRESS_RX_FDFIFO_STRFWD</a>; <span class="comment">/* 0x14020:  */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae60f1a024bfc46b79695ab6f17bab3df">  211</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae60f1a024bfc46b79695ab6f17bab3df">CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK</a>; <span class="comment">/* 0x14024:  */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6d7f373a69b4a90149c851dcc0a5bdf8">  212</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6d7f373a69b4a90149c851dcc0a5bdf8">CPU_PORT_IGRESS_RX_FDFIFO_MIRROR</a>; <span class="comment">/* 0x14028:  */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4ebe09cfea3e20fafc633b12de0b6b2a">  213</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4ebe09cfea3e20fafc633b12de0b6b2a">CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX</a>; <span class="comment">/* 0x1402C:  */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1aa5e33c17207eb431e26a288b4eb74e">  214</a></span>    __R  uint8_t  RESERVED50[2000];            <span class="comment">/* 0x14030 - 0x147FF: Reserved */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab192822103909a5f779cf8045fb1d09a">  215</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab192822103909a5f779cf8045fb1d09a">CPU_PORT_IGRESS_STMID_ESELECT</a>; <span class="comment">/* 0x14800: Stream Identification */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a86b8cdf67ad3e8edf6ba31c86af1c02e">  216</a></span>    __R  uint8_t  RESERVED51[60];              <span class="comment">/* 0x14804 - 0x1483F: Reserved */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a847cc46867c8a1c5190e4cc7e2e16b76">  217</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a847cc46867c8a1c5190e4cc7e2e16b76">CPU_PORT_IGRESS_STMID_CONTROL</a>; <span class="comment">/* 0x14840:  */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1ce1f3eacb5d2657ce622030676703b8">  218</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1ce1f3eacb5d2657ce622030676703b8">CPU_PORT_IGRESS_STMID_SEQNO</a>; <span class="comment">/* 0x14844:  */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a293b12c654c98c23a4cdab14e1821c61">  219</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a293b12c654c98c23a4cdab14e1821c61">CPU_PORT_IGRESS_STMID_MATCHCNT</a>; <span class="comment">/* 0x14848:  */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0b21f4b2c1b91ffe53911e675f6a4b3f">  220</a></span>    __R  uint8_t  RESERVED52[4];               <span class="comment">/* 0x1484C - 0x1484F: Reserved */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a805a958ebe163985c27a68e4cdaffefc">  221</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a805a958ebe163985c27a68e4cdaffefc">CPU_PORT_IGRESS_STMID_MACLO</a>; <span class="comment">/* 0x14850:  */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a762957bcdb394633f2242b8313c18a3e">  222</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a762957bcdb394633f2242b8313c18a3e">CPU_PORT_IGRESS_STMID_MACHI</a>; <span class="comment">/* 0x14854:  */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6667c389fce87003df1fb8d52c1537eb">  223</a></span>    __R  uint8_t  RESERVED53[4];               <span class="comment">/* 0x14858 - 0x1485B: Reserved */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a950b4612d0599ce536e3f385622989aa">  224</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a950b4612d0599ce536e3f385622989aa">CPU_PORT_IGRESS_STMID_AMACHI</a>;<span class="comment">/* 0x1485C:  */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a19a49968e79d4a83aee1b120d389e72c">  225</a></span>    __R  uint8_t  RESERVED54[416];             <span class="comment">/* 0x14860 - 0x149FF: Reserved */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3b86995e7791c4d77414cb776cc3a65c">  226</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3b86995e7791c4d77414cb776cc3a65c">CPU_PORT_IGRESS_FRER_CONTROL</a>;<span class="comment">/* 0x14A00: Frame Replication and Elimination */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab8bdaf465aa4bcf6e09889fa65aefd57">  227</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab8bdaf465aa4bcf6e09889fa65aefd57">CPU_PORT_IGRESS_FRER_SIDSEL</a>; <span class="comment">/* 0x14A04:  */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0014fc992e86e74acc26d9ad5173efc8">  228</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0014fc992e86e74acc26d9ad5173efc8">CPU_PORT_IGRESS_FRER_IRFUNC</a>; <span class="comment">/* 0x14A08:  */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2250e66b06756de5206fbc521982b3e8">  229</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2250e66b06756de5206fbc521982b3e8">CPU_PORT_IGRESS_FRER_SRFUNC</a>; <span class="comment">/* 0x14A0C:  */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structTSW__Type.html#acf3d697c83f1d9ff3b38508a146e59bc">  230</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#acf3d697c83f1d9ff3b38508a146e59bc">CPU_PORT_IGRESS_FRER_FSELECT</a>;<span class="comment">/* 0x14A10:  */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1e8b56d2162753fbdb04bd30da246324">  231</a></span>    __R  uint8_t  RESERVED55[44];              <span class="comment">/* 0x14A14 - 0x14A3F: Reserved */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa8374ea4778386703b7e40a347a14d4c">  232</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa8374ea4778386703b7e40a347a14d4c">CPU_PORT_IGRESS_FRER_FCTRL</a>;  <span class="comment">/* 0x14A40:  */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a69b41101d97bd9efe50398f2c5bcd19b">  233</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a69b41101d97bd9efe50398f2c5bcd19b">CPU_PORT_IGRESS_FRER_RESETMSEC</a>; <span class="comment">/* 0x14A44:  */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6135b0d8e353b8b622e607d826038f9e">  234</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6135b0d8e353b8b622e607d826038f9e">CPU_PORT_IGRESS_FRER_LATRSPERIOD</a>; <span class="comment">/* 0x14A48:  */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4c774a6021b17f92b7d2f196ac777c04">  235</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4c774a6021b17f92b7d2f196ac777c04">CPU_PORT_IGRESS_FRER_LATTESTPERIOD</a>; <span class="comment">/* 0x14A4C:  */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a07e3e69c3b848e7f6f4658cf4925ca8f">  236</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a07e3e69c3b848e7f6f4658cf4925ca8f">CPU_PORT_IGRESS_FRER_LATERRDIFFALW</a>; <span class="comment">/* 0x14A50:  */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af8daf7e38fd1bcaf936f7b270b8ed3c6">  237</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#af8daf7e38fd1bcaf936f7b270b8ed3c6">CPU_PORT_IGRESS_FRER_LATERRCNT</a>; <span class="comment">/* 0x14A54:  */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5a601a12eb547ac4acd6c0dc58947cdb">  238</a></span>    __R  uint8_t  RESERVED56[8];               <span class="comment">/* 0x14A58 - 0x14A5F: Reserved */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4505e043a7aaf8aa2cb5be6874e1824c">  239</a></span>    __R  uint32_t IGFRCNT[8];                  <span class="comment">/* 0x14A60 - 0x14A7C:  */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad798416610ad6f0fe9ec2925ebc3a952">  240</a></span>    __R  uint8_t  RESERVED57[13700];           <span class="comment">/* 0x14A80 - 0x18003: Reserved */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aaee55e184a37008b14bccea3d1eb7f55">  241</a></span>    __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aaee55e184a37008b14bccea3d1eb7f55">CPU_PORT_MONITOR_CTRL</a>;       <span class="comment">/* 0x18004:  */</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af7475aa0139020733d644967d44fa11a">  242</a></span>    __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#af7475aa0139020733d644967d44fa11a">CPU_PORT_MONITOR_RESET</a>;      <span class="comment">/* 0x18008:  */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa271bd457b9f8556029d11185f4a0c79">  243</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa271bd457b9f8556029d11185f4a0c79">CPU_PORT_MONITOR_PARAM</a>;      <span class="comment">/* 0x1800C:  */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0394fe0c277620bdd90beb6385ffb914">  244</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0394fe0c277620bdd90beb6385ffb914">CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD</a>; <span class="comment">/* 0x18010:  */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7832c96a586803880f9793cb30e1ce93">  245</a></span>    __R  uint8_t  RESERVED58[4];               <span class="comment">/* 0x18014 - 0x18017: Reserved */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac5c29fee1bd461dc4a2afa0e993b40a5">  246</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac5c29fee1bd461dc4a2afa0e993b40a5">CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR</a>; <span class="comment">/* 0x18018:  */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a30c6794d830073a2bb957a933a4c18fe">  247</a></span>    __R  uint8_t  RESERVED59[4];               <span class="comment">/* 0x1801C - 0x1801F: Reserved */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a78a16140e31a76f15ddcf7bca36752a9">  248</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a78a16140e31a76f15ddcf7bca36752a9">CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL</a>; <span class="comment">/* 0x18020:  */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a429ea90cbfbf46a5c705cce70ab87018">  249</a></span>    __R  uint8_t  RESERVED60[28];              <span class="comment">/* 0x18024 - 0x1803F: Reserved */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aad23f9ae3dc7685c6116dc85b7c7eb76">  250</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aad23f9ae3dc7685c6116dc85b7c7eb76">CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD</a>; <span class="comment">/* 0x18040:  */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af208d9a7e9abeed94e265e7f0ee97abd">  251</a></span>    __R  uint8_t  RESERVED61[4];               <span class="comment">/* 0x18044 - 0x18047: Reserved */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1391767c5e8af4ce913914b3ed9acfde">  252</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1391767c5e8af4ce913914b3ed9acfde">CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR</a>; <span class="comment">/* 0x18048:  */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afc1a3f304016d41830eca9317d6a9849">  253</a></span>    __R  uint8_t  RESERVED62[4];               <span class="comment">/* 0x1804C - 0x1804F: Reserved */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a51f1675c6faa02fb05440a8a62b62a7e">  254</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a51f1675c6faa02fb05440a8a62b62a7e">CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN</a>; <span class="comment">/* 0x18050:  */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3f1b34a6281bcc7207f8684734296ae0">  255</a></span>    __R  uint8_t  RESERVED63[4];               <span class="comment">/* 0x18054 - 0x18057: Reserved */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac2ea4fcbe13af3b2b72355cef3d81724">  256</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac2ea4fcbe13af3b2b72355cef3d81724">CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN</a>; <span class="comment">/* 0x18058:  */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3cc0f992879415032ec901d62436ac7f">  257</a></span>    __R  uint8_t  RESERVED64[4];               <span class="comment">/* 0x1805C - 0x1805F: Reserved */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7715f89d5afdc4550cdc01b8fcd54229">  258</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7715f89d5afdc4550cdc01b8fcd54229">CPU_PORT_MONITOR_RX_COUNTER_RX_UC</a>; <span class="comment">/* 0x18060:  */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad179ae04bc8c6d46b4032e705eda51b7">  259</a></span>    __R  uint8_t  RESERVED65[4];               <span class="comment">/* 0x18064 - 0x18067: Reserved */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab8ad785fa32221db8ec700512bed0d4f">  260</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab8ad785fa32221db8ec700512bed0d4f">CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN</a>; <span class="comment">/* 0x18068:  */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aaf5ea52c80eb43545d1c0bc788171d1b">  261</a></span>    __R  uint8_t  RESERVED66[4];               <span class="comment">/* 0x1806C - 0x1806F: Reserved */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4f6b05cfb304620a8b3394112f452549">  262</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4f6b05cfb304620a8b3394112f452549">CPU_PORT_MONITOR_RX_COUNTER_RX_BC</a>; <span class="comment">/* 0x18070:  */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aac7d7f9349706ebc29a569e9168c220c">  263</a></span>    __R  uint8_t  RESERVED67[4];               <span class="comment">/* 0x18074 - 0x18077: Reserved */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a230473f2b607e366567f5f47c04125c6">  264</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a230473f2b607e366567f5f47c04125c6">CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI</a>; <span class="comment">/* 0x18078:  */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a86f926f4fcc55335f7405926d89b6e08">  265</a></span>    __R  uint8_t  RESERVED68[4];               <span class="comment">/* 0x1807C - 0x1807F: Reserved */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4a6c47c898d39d1c06f746ebe19acbcd">  266</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4a6c47c898d39d1c06f746ebe19acbcd">CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN</a>; <span class="comment">/* 0x18080:  */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a53e14a2023031e2278fb50bfde8e4703">  267</a></span>    __R  uint8_t  RESERVED69[4];               <span class="comment">/* 0x18084 - 0x18087: Reserved */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1f0a34fa3954cdcc0c75d358a1fa71c8">  268</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1f0a34fa3954cdcc0c75d358a1fa71c8">CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL</a>; <span class="comment">/* 0x18088:  */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af7c4f39d8751c1a87fa7398b1268d390">  269</a></span>    __R  uint8_t  RESERVED70[4];               <span class="comment">/* 0x1808C - 0x1808F: Reserved */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a58c4487d12c27c9ccc10def4a0ebd787">  270</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a58c4487d12c27c9ccc10def4a0ebd787">CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU</a>; <span class="comment">/* 0x18090:  */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a926e549b80aae727c6d90642b58d5ac1">  271</a></span>    __R  uint8_t  RESERVED71[4];               <span class="comment">/* 0x18094 - 0x18097: Reserved */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aeecd51416a5748036803ffab4e02db51">  272</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aeecd51416a5748036803ffab4e02db51">CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR</a>; <span class="comment">/* 0x18098:  */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a93ac22d9bd325d3cab43dc4b7da85135">  273</a></span>    __R  uint8_t  RESERVED72[4];               <span class="comment">/* 0x1809C - 0x1809F: Reserved */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structTSW__Type.html#afad5edfc663eeb5e0c42bcf85ed30006">  274</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#afad5edfc663eeb5e0c42bcf85ed30006">CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN</a>; <span class="comment">/* 0x180A0:  */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a49a9e68ef73df1c645c75c4f5b22556c">  275</a></span>    __R  uint8_t  RESERVED73[4];               <span class="comment">/* 0x180A4 - 0x180A7: Reserved */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad431f42e26ee2ef636e010ba64f58928">  276</a></span>    __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad431f42e26ee2ef636e010ba64f58928">CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD</a>; <span class="comment">/* 0x180A8:  */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8ee310a55c796c765a86f55741ad6ff4">  277</a></span>    __R  uint8_t  RESERVED74[32596];           <span class="comment">/* 0x180AC - 0x1FFFF: Reserved */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a166216d8d9a0e08fb3ff8922e5ad6abb">  280</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a166216d8d9a0e08fb3ff8922e5ad6abb">MAC_VER</a>;             <span class="comment">/* 0x20000:  */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a59d1f444e99e9106fd73fc011c32f6eb">  281</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a59d1f444e99e9106fd73fc011c32f6eb">MAC_MACADDR_L</a>;       <span class="comment">/* 0x20004:  */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2a2e9dbf05fcef9dd875894a3dfcd282">  282</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2a2e9dbf05fcef9dd875894a3dfcd282">MAC_MACADDR_H</a>;       <span class="comment">/* 0x20008:  */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa14bedeaf736cfd36d7823db868ce187">  283</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa14bedeaf736cfd36d7823db868ce187">MAC_MAC_CTRL</a>;        <span class="comment">/* 0x2000C:  */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a78942a56f2792c57f2333062aef2a789">  284</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a78942a56f2792c57f2333062aef2a789">MAC_TX_FRAMES</a>;       <span class="comment">/* 0x20010:  */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6b2dca065369b24fd29e2061608e89bf">  285</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6b2dca065369b24fd29e2061608e89bf">MAC_RX_FRAMES</a>;       <span class="comment">/* 0x20014:  */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a94c15c9a0a81244e37b3e6aae7ef8f04">  286</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a94c15c9a0a81244e37b3e6aae7ef8f04">MAC_TX_OCTETS</a>;       <span class="comment">/* 0x20018:  */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a953a8c4010d1d3fbf2dcd3fedc88ee7b">  287</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a953a8c4010d1d3fbf2dcd3fedc88ee7b">MAC_RX_OCTETS</a>;       <span class="comment">/* 0x2001C:  */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aacb9638dc5f40a01d0fada3861e84486">  288</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aacb9638dc5f40a01d0fada3861e84486">MAC_MDIO_CFG</a>;        <span class="comment">/* 0x20020:  */</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aaedd6d156cbd4795a36994afe8ef5dda">  289</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aaedd6d156cbd4795a36994afe8ef5dda">MAC_MDIO_CTRL</a>;       <span class="comment">/* 0x20024:  */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a745485380aebe61e081a10ab201bab7e">  290</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a745485380aebe61e081a10ab201bab7e">MAC_MDIO_RD_DATA</a>;    <span class="comment">/* 0x20028:  */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a810477b44d6ef0e2b0d2b8cb825693c4">  291</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a810477b44d6ef0e2b0d2b8cb825693c4">MAC_MDIO_WR_DATA</a>;    <span class="comment">/* 0x2002C:  */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a00db03c2d461e1586a550e8491a9fb42">  292</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a00db03c2d461e1586a550e8491a9fb42">MAC_IRQ_CTRL</a>;        <span class="comment">/* 0x20030:  */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>            __R  uint8_t  RESERVED0[460];      <span class="comment">/* 0x20034 - 0x201FF: Reserved */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ade478eeb79265261414852efee51b177">  294</a></span>        } MAC[2];</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        __R  uint8_t  RESERVED0[1024];         <span class="comment">/* 0x20400 - 0x207FF: Reserved */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae9996688474b39d9312af840a95b1ad1">  296</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae9996688474b39d9312af840a95b1ad1">RTC_CR</a>;                  <span class="comment">/* 0x20800: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a402d3d279e73145c6dc795ae720ad065">  297</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a402d3d279e73145c6dc795ae720ad065">RTC_SR</a>;                  <span class="comment">/* 0x20804: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        __R  uint8_t  RESERVED1[8];            <span class="comment">/* 0x20808 - 0x2080F: Reserved */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a608da6c8d5a9a0d4b823d9d0b72164fd">  299</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a608da6c8d5a9a0d4b823d9d0b72164fd">RTC_CT_CURTIME_NS</a>;       <span class="comment">/* 0x20810: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a702898040d384bc7fd74278df227e21b">  300</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a702898040d384bc7fd74278df227e21b">RTC_CT_CURTIME_SEC</a>;      <span class="comment">/* 0x20814: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>        __R  uint8_t  RESERVED2[4];            <span class="comment">/* 0x20818 - 0x2081B: Reserved */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aabbcca8282012b461997783959b571f4">  302</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aabbcca8282012b461997783959b571f4">RTC_CT_TIMER_INCR</a>;       <span class="comment">/* 0x2081C: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5c2c268bf4d63e4ee43a6497fafa2184">  303</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a5c2c268bf4d63e4ee43a6497fafa2184">RTC_OFS_NS</a>;              <span class="comment">/* 0x20820: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a16bd15b3fa1bd33803f2a3779bcde2f9">  304</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a16bd15b3fa1bd33803f2a3779bcde2f9">RTC_OFS_SL</a>;              <span class="comment">/* 0x20824: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a11438a9d533ea9f043498a601abdbe89">  305</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a11438a9d533ea9f043498a601abdbe89">RTC_OFS_SH</a>;              <span class="comment">/* 0x20828: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa15461a6f5315193d90938cb06b10d78">  306</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa15461a6f5315193d90938cb06b10d78">RTC_OFS_CH</a>;              <span class="comment">/* 0x2082C: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a40a45aff8d9f0734a35aa1fc44f63552">  307</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a40a45aff8d9f0734a35aa1fc44f63552">RTC_ALARM_NS</a>;            <span class="comment">/* 0x20830: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1a1a12749e6594fd01866b852e4ab465">  308</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1a1a12749e6594fd01866b852e4ab465">RTC_ALARM_SL</a>;            <span class="comment">/* 0x20834: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab1e24bcbcc0535915e49a76616490433">  309</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab1e24bcbcc0535915e49a76616490433">RTC_ALARM_SH</a>;            <span class="comment">/* 0x20838: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        __R  uint8_t  RESERVED3[4];            <span class="comment">/* 0x2083C - 0x2083F: Reserved */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a53a48b5356a735e7e3bd3a99360a4a5e">  311</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a53a48b5356a735e7e3bd3a99360a4a5e">RTC_TIMER_A_PERIOD</a>;      <span class="comment">/* 0x20840: ONLY IN PORT1 */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>        __R  uint8_t  RESERVED4[1984];         <span class="comment">/* 0x20844 - 0x21003: Reserved */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aaa4fbd89e315d3934b1b964ecb38f1ce">  313</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aaa4fbd89e315d3934b1b964ecb38f1ce">TSYN_CR</a>;                 <span class="comment">/* 0x21004:  */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad654f89b07281579d9a0cec8dc6e1ea2">  314</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad654f89b07281579d9a0cec8dc6e1ea2">TSYN_SR</a>;                 <span class="comment">/* 0x21008:  */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        __R  uint8_t  RESERVED5[4];            <span class="comment">/* 0x2100C - 0x2100F: Reserved */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1be8df0a21ee043a409f2edbbe278f17">  316</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1be8df0a21ee043a409f2edbbe278f17">TSYN_PTP_TX_STS</a>;         <span class="comment">/* 0x21010:  */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a06b9ea772e061e7b11dc5b4d153f363b">  317</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a06b9ea772e061e7b11dc5b4d153f363b">TSYN_PTP_TX_DONE</a>;        <span class="comment">/* 0x21014:  */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a029e20225df0001be4f961a1482a2e1f">  318</a></span>        __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a029e20225df0001be4f961a1482a2e1f">TSYN_PTP_TX_TRIG</a>;        <span class="comment">/* 0x21018:  */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5c282f11de999a1818f965f50078b368">  319</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a5c282f11de999a1818f965f50078b368">TSYN_PTP_RX_STS</a>;         <span class="comment">/* 0x2101C:  */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8ffbc09dbea4dbe2a1a6c6655b92bdcb">  320</a></span>        __RW uint32_t TSYNTMR[5];              <span class="comment">/* 0x21020 - 0x21030:  */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>        __R  uint8_t  RESERVED6[8];            <span class="comment">/* 0x21034 - 0x2103B: Reserved */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aed386d9330954848c1d975abe07c3d8a">  322</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aed386d9330954848c1d975abe07c3d8a">TSYN_HCLKDIV</a>;            <span class="comment">/* 0x2103C:  */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>        __R  uint8_t  RESERVED7[1472];         <span class="comment">/* 0x21040 - 0x215FF: Reserved */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a4cbb7d51e1d157c476b819337fc95100">  324</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a4cbb7d51e1d157c476b819337fc95100">TSYN_RXBUF_RX_FRAME_LENGTH_BYTES</a>; <span class="comment">/* 0x21600:  */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        __R  uint8_t  RESERVED8[4];            <span class="comment">/* 0x21604 - 0x21607: Reserved */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a00b03839dd97c2f1c459e188e5c89857">  326</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a00b03839dd97c2f1c459e188e5c89857">TSYN_RXBUF_RX_TIME_STAMP_L</a>; <span class="comment">/* 0x21608:  */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aae1748af40a825323dc6f105b1459024">  327</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aae1748af40a825323dc6f105b1459024">TSYN_RXBUF_RX_TIME_STAMP_H</a>; <span class="comment">/* 0x2160C:  */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5106380ba73236f5b704a8a7641061ef">  328</a></span>        __R  uint32_t RXDATA[60];              <span class="comment">/* 0x21610 - 0x216FC:  */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>        __R  uint8_t  RESERVED9[256];          <span class="comment">/* 0x21700 - 0x217FF: Reserved */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a369def0567d57cc05fa68a89c021ceae">  331</a></span>            __RW uint32_t TXDATA[60];          <span class="comment">/* 0x21800 - 0x218EC:  */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="structTSW__Type.html#abb11e171041ce12b2a27c22277011be4">  332</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#abb11e171041ce12b2a27c22277011be4">TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN</a>; <span class="comment">/* 0x218F0:  */</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x218F4 - 0x218F7: Reserved */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae010fe50228a58512e3979df9b731c4c">  334</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae010fe50228a58512e3979df9b731c4c">TSYN_TXBUF_BIN0_TX_TIMESTAMP_L</a>; <span class="comment">/* 0x218F8:  */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab164b27bb5939222b93a180d914af0d4">  335</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab164b27bb5939222b93a180d914af0d4">TSYN_TXBUF_BIN0_TX_TIMESTAMP_H</a>; <span class="comment">/* 0x218FC:  */</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae62cb5db9d587eb7ebd92b2b3a6d9fff">  336</a></span>        } BIN[8];</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>        __R  uint8_t  RESERVED10[4];           <span class="comment">/* 0x22000 - 0x22003: Reserved */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab0c47ba29013fdc42f182170263f9555">  338</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab0c47ba29013fdc42f182170263f9555">TSN_SHAPER_HWCFG1</a>;       <span class="comment">/* 0x22004:  */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>        __R  uint8_t  RESERVED11[4];           <span class="comment">/* 0x22008 - 0x2200B: Reserved */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af6e425ecf8262af49375a644a588cddf">  340</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#af6e425ecf8262af49375a644a588cddf">TSN_SHAPER_TQAV</a>;         <span class="comment">/* 0x2200C:  */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9c3362157a5eddb790391b009a80dce5">  341</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9c3362157a5eddb790391b009a80dce5">TSN_SHAPER_TQEM</a>;         <span class="comment">/* 0x22010:  */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a80c4384f1cb2bf9d776cac69ca7a7f29">  342</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a80c4384f1cb2bf9d776cac69ca7a7f29">TSN_SHAPER_FPST</a>;         <span class="comment">/* 0x22014:  */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aa7ed7aa9de0cac57defc1652a9d2eca0">  343</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aa7ed7aa9de0cac57defc1652a9d2eca0">TSN_SHAPER_MMCT</a>;         <span class="comment">/* 0x22018:  */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3b8378b25036a6bc067a94d684d5b1fb">  344</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3b8378b25036a6bc067a94d684d5b1fb">TSN_SHAPER_HOLDADV</a>;      <span class="comment">/* 0x2201C:  */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>        __R  uint8_t  RESERVED12[224];         <span class="comment">/* 0x22020 - 0x220FF: Reserved */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1cc2fd17df41a4239efcefdac62682bb">  346</a></span>        __RW uint32_t MXSDU[8];                <span class="comment">/* 0x22100 - 0x2211C:  */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1dd8b802d7e4d72a778489db8c10b2c9">  347</a></span>        __RW uint32_t TXSEL[8];                <span class="comment">/* 0x22120 - 0x2213C:  */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9245235e4b23aa66ad5b43c4d8ce21e1">  348</a></span>        __RW uint32_t IDSEL[8];                <span class="comment">/* 0x22140 - 0x2215C:  */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>        __R  uint8_t  RESERVED13[1696];        <span class="comment">/* 0x22160 - 0x227FF: Reserved */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aad30960bc92c31f6e5936fd6ed257be9">  350</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aad30960bc92c31f6e5936fd6ed257be9">PORT1_QCH0_CFG</a>;          <span class="comment">/* 0x22800: qch channel0 control */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="structTSW__Type.html#acd561d82ed84357dc7ef970b6d622013">  351</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#acd561d82ed84357dc7ef970b6d622013">PORT1_QCH1_CFG</a>;          <span class="comment">/* 0x22804: qch channel1 control */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab2a75d6a51738c33e05d3b0becc41490">  352</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab2a75d6a51738c33e05d3b0becc41490">PORT1_QCH2_CFG</a>;          <span class="comment">/* 0x22808: qch channel2 control */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a797127caf9c80db91cced2ec81b6f5fe">  353</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a797127caf9c80db91cced2ec81b6f5fe">PORT1_QCH3_CFG</a>;          <span class="comment">/* 0x2280C: qch channel3 control */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a34e8f617ada6aa8f038778243e58b42d">  354</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a34e8f617ada6aa8f038778243e58b42d">PORT1_QCH_ERR_CFG</a>;       <span class="comment">/* 0x22810: qch clear */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>        __R  uint8_t  RESERVED14[2028];        <span class="comment">/* 0x22814 - 0x22FFF: Reserved */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae98e1345227941f87d34ae656e0c1727">  356</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae98e1345227941f87d34ae656e0c1727">TSN_SHAPER_TAS_CRSR</a>;     <span class="comment">/* 0x23000:  */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7c203a5baf62c9f4fc8685f0108f7a78">  357</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7c203a5baf62c9f4fc8685f0108f7a78">TSN_SHAPER_TAS_ACYCLETM</a>; <span class="comment">/* 0x23004:  */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a87ef550260244d0145423af5fe8865fd">  358</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a87ef550260244d0145423af5fe8865fd">TSN_SHAPER_TAS_ABASETM_L</a>;<span class="comment">/* 0x23008:  */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aeae9e01dbf0db711de5cd600c144b805">  359</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#aeae9e01dbf0db711de5cd600c144b805">TSN_SHAPER_TAS_ABASETM_H</a>;<span class="comment">/* 0x2300C:  */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a96153489082d9ba31821b6b49acfad4f">  360</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a96153489082d9ba31821b6b49acfad4f">TSN_SHAPER_TAS_LISTLEN</a>;  <span class="comment">/* 0x23010:  */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1a9f60b14fd0720af1a55f65b07d2779">  361</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a1a9f60b14fd0720af1a55f65b07d2779">TSN_SHAPER_TAS_OCYCLETM</a>; <span class="comment">/* 0x23014:  */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9ebe1687a30e99b07cd8096cbd5ed2bc">  362</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9ebe1687a30e99b07cd8096cbd5ed2bc">TSN_SHAPER_TAS_OBASETM_L</a>;<span class="comment">/* 0x23018:  */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a030a1d44cd13868fa7ce56b5ba8be081">  363</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a030a1d44cd13868fa7ce56b5ba8be081">TSN_SHAPER_TAS_OBASETM_H</a>;<span class="comment">/* 0x2301C:  */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3934eca4632cbecafc38e376cba6e00c">  364</a></span>        __RW uint32_t MXTK[8];                 <span class="comment">/* 0x23020 - 0x2303C:  */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0eca318e62fcc903a6e52e77732781d6">  365</a></span>        __RW uint32_t TXOV[8];                 <span class="comment">/* 0x23040 - 0x2305C:  */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        __R  uint8_t  RESERVED15[1952];        <span class="comment">/* 0x23060 - 0x237FF: Reserved */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0b7e632bc5c130f72411eadc98c922a1">  368</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0b7e632bc5c130f72411eadc98c922a1">TSN_SHAPER_ACLIST_ENTRY0_L</a>; <span class="comment">/* 0x23800:  */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af4a846dc7c602805419448e730550863">  369</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#af4a846dc7c602805419448e730550863">TSN_SHAPER_ACLIST_ENTRY0_H</a>; <span class="comment">/* 0x23804:  */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a1f5cae8f311fb5eb48f91628edf655dc">  370</a></span>        } SHACL[256];</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>        __R  uint8_t  RESERVED16[45056];       <span class="comment">/* 0x24000 - 0x2EFFF: Reserved */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac7b19ebc7e5b5934f8afa56c39adc190">  372</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac7b19ebc7e5b5934f8afa56c39adc190">TSN_EP_VER</a>;              <span class="comment">/* 0x2F000:  */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0e2bc247a846a8b4e980d943f58824cf">  373</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0e2bc247a846a8b4e980d943f58824cf">TSN_EP_CTRL</a>;             <span class="comment">/* 0x2F004:  */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>        __R  uint8_t  RESERVED17[8];           <span class="comment">/* 0x2F008 - 0x2F00F: Reserved */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7394732c28e5013782a8322175890e23">  375</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7394732c28e5013782a8322175890e23">TSN_EP_TXUF</a>;             <span class="comment">/* 0x2F010:  */</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2064388aeb61e054c3a4486766431a33">  376</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2064388aeb61e054c3a4486766431a33">TSN_EP_IPCFG</a>;            <span class="comment">/* 0x2F014:  */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>        __R  uint8_t  RESERVED18[8];           <span class="comment">/* 0x2F018 - 0x2F01F: Reserved */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="structTSW__Type.html#acb2e7f418101783fa8a823a8c79ac64e">  378</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#acb2e7f418101783fa8a823a8c79ac64e">TSN_EP_TSF_D0</a>;           <span class="comment">/* 0x2F020:  */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae08eb61d7e62022fd7e734ee7bb49bf4">  379</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae08eb61d7e62022fd7e734ee7bb49bf4">TSN_EP_TSF_D1</a>;           <span class="comment">/* 0x2F024:  */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a238747c69578a01db8f74560b0cf498d">  380</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a238747c69578a01db8f74560b0cf498d">TSN_EP_TSF_D2</a>;           <span class="comment">/* 0x2F028:  */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2e57f9cbc35194da0d97307d67f5f4a3">  381</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2e57f9cbc35194da0d97307d67f5f4a3">TSN_EP_TSF_SR</a>;           <span class="comment">/* 0x2F02C:  */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a59469a0722d56edf7284f737b1e8acc3">  382</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a59469a0722d56edf7284f737b1e8acc3">TSN_EP_MMS_CTRL</a>;         <span class="comment">/* 0x2F030:  */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="structTSW__Type.html#adcb9cf39639e949bc157ad19dce95a20">  383</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#adcb9cf39639e949bc157ad19dce95a20">TSN_EP_MMS_STS</a>;          <span class="comment">/* 0x2F034:  */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae5e3b625230009db3f3843abc9a864f7">  384</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae5e3b625230009db3f3843abc9a864f7">TSN_EP_MMS_VTIME</a>;        <span class="comment">/* 0x2F038:  */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8c082a9eb3a0036e554ec88df8a36eed">  385</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a8c082a9eb3a0036e554ec88df8a36eed">TSN_EP_MMS_STAT</a>;         <span class="comment">/* 0x2F03C:  */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac0b6889ffd7950aa707a272e86514127">  386</a></span>        __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac0b6889ffd7950aa707a272e86514127">TSN_EP_PTP_UPTM_NS</a>;      <span class="comment">/* 0x2F040:  */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6fe61abb727d0ca235665d66dfcaf369">  387</a></span>        __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a6fe61abb727d0ca235665d66dfcaf369">TSN_EP_PTP_UPTM_S</a>;       <span class="comment">/* 0x2F044:  */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a31937ef2f0f0789f817b866a3e2acfe9">  388</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a31937ef2f0f0789f817b866a3e2acfe9">TSN_EP_PTP_SR</a>;           <span class="comment">/* 0x2F048:  */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>        __R  uint8_t  RESERVED19[4020];        <span class="comment">/* 0x2F04C - 0x2FFFF: Reserved */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7d18279c3619cce19f7e138e842b1cfe">  390</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7d18279c3619cce19f7e138e842b1cfe">SW_CTRL_PORT_MAIN_TAGGING</a>; <span class="comment">/* 0x30000: PVID Tagging Register */</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac7f50218c93aa519ab84b45fb4f0e61c">  391</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac7f50218c93aa519ab84b45fb4f0e61c">SW_CTRL_PORT_MAIN_ENNABLE</a>; <span class="comment">/* 0x30004: Port Module Enable Register */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        __R  uint8_t  RESERVED20[8184];        <span class="comment">/* 0x30008 - 0x31FFF: Reserved */</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="structTSW__Type.html#adb4866fb0ab91ab66dd26b36586f4f16">  393</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#adb4866fb0ab91ab66dd26b36586f4f16">SW_CTRL_EGRESS_ECSR_QDROP</a>; <span class="comment">/* 0x32000:  */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>        __R  uint8_t  RESERVED21[8188];        <span class="comment">/* 0x32004 - 0x33FFF: Reserved */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a272361ceebb6a0edad1d1cdc5e1f6d84">  396</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a272361ceebb6a0edad1d1cdc5e1f6d84">SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE</a>; <span class="comment">/* 0x34000:  */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab5175a0e94618533f1a4a79bf2d0b17e">  397</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab5175a0e94618533f1a4a79bf2d0b17e">SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS</a>; <span class="comment">/* 0x34004:  */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0154d3e4c65f74078cbed20630cc6a40">  398</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0154d3e4c65f74078cbed20630cc6a40">SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG</a>; <span class="comment">/* 0x34008:  */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae07073ea6ba99b67381134ca89163f51">  399</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae07073ea6ba99b67381134ca89163f51">SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG</a>; <span class="comment">/* 0x3400C:  */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a19e111fc22f59542e63f4630f59e3f87">  400</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a19e111fc22f59542e63f4630f59e3f87">SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG</a>; <span class="comment">/* 0x34010:  */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae5164a471c0813d6ba9530991c4de56c">  401</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae5164a471c0813d6ba9530991c4de56c">SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG</a>; <span class="comment">/* 0x34014:  */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3cb450299e314ce5a6b5e7b70c7bc92c">  402</a></span>            __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3cb450299e314ce5a6b5e7b70c7bc92c">SW_CTRL_IGRESS_RX_FDFIFO_E_RESET</a>; <span class="comment">/* 0x34018:  */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a0350ae762dfacbd69b31d74d62c7ae24">  403</a></span>            __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a0350ae762dfacbd69b31d74d62c7ae24">SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM</a>; <span class="comment">/* 0x3401C:  */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a18fb7b4298456b85ad40dd89e12f81e8">  404</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a18fb7b4298456b85ad40dd89e12f81e8">SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD</a>; <span class="comment">/* 0x34020:  */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af354413b1bde40dd2e4e2a6985b76d4d">  405</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#af354413b1bde40dd2e4e2a6985b76d4d">SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK</a>; <span class="comment">/* 0x34024:  */</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5518b44b97373159b36aca3030ce765b">  406</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a5518b44b97373159b36aca3030ce765b">SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR</a>; <span class="comment">/* 0x34028:  */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af4f9039633602cb21c39c0f4239c5af0">  407</a></span>            __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#af4f9039633602cb21c39c0f4239c5af0">SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX</a>; <span class="comment">/* 0x3402C:  */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>            __R  uint8_t  RESERVED0[208];      <span class="comment">/* 0x34030 - 0x340FF: Reserved */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a6f6893deb33cb45a777add0cf55792b7">  409</a></span>        } RXFIFO[2];</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>        __R  uint8_t  RESERVED22[15876];       <span class="comment">/* 0x34200 - 0x38003: Reserved */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a14ba567975f1573e7326cab51f281382">  411</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a14ba567975f1573e7326cab51f281382">SW_CTRL_MONITOR_CTRL</a>;    <span class="comment">/* 0x38004:  */</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="structTSW__Type.html#af5d3b8fff939c28a9e5e77c2c865ff04">  412</a></span>        __W  uint32_t <a class="code hl_variable" href="structTSW__Type.html#af5d3b8fff939c28a9e5e77c2c865ff04">SW_CTRL_MONITOR_RESET</a>;   <span class="comment">/* 0x38008:  */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="structTSW__Type.html#adcf69abbad1ab11389b271e7db8aeae3">  413</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#adcf69abbad1ab11389b271e7db8aeae3">SW_CTRL_MONITOR_PARAM</a>;   <span class="comment">/* 0x3800C:  */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad83247dfcf92fecb763f3193f6f030c8">  414</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad83247dfcf92fecb763f3193f6f030c8">MONITOR_TX_COUNTER_TX_FGOOD</a>; <span class="comment">/* 0x38010:  */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>        __R  uint8_t  RESERVED23[4];           <span class="comment">/* 0x38014 - 0x38017: Reserved */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ac7de108fcda406bf6274b9732b875419">  416</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ac7de108fcda406bf6274b9732b875419">MONITOR_TX_COUNTER_TX_FERROR</a>; <span class="comment">/* 0x38018:  */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        __R  uint8_t  RESERVED24[4];           <span class="comment">/* 0x3801C - 0x3801F: Reserved */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a8da92b60f43783e92090deb3e81e4419">  418</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a8da92b60f43783e92090deb3e81e4419">MONITOR_TX_COUNTER_TX_DROP_OVFL</a>; <span class="comment">/* 0x38020:  */</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>        __R  uint8_t  RESERVED25[28];          <span class="comment">/* 0x38024 - 0x3803F: Reserved */</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a00e890e7612475b89e2baa7c7e080019">  420</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a00e890e7612475b89e2baa7c7e080019">MONITOR_RX_COUNTER_RX_FGOOD</a>; <span class="comment">/* 0x38040:  */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>        __R  uint8_t  RESERVED26[4];           <span class="comment">/* 0x38044 - 0x38047: Reserved */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2e039727cc6a190c150982fff7fb02dd">  422</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2e039727cc6a190c150982fff7fb02dd">MONITOR_RX_COUNTER_RX_FERROR</a>; <span class="comment">/* 0x38048:  */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>        __R  uint8_t  RESERVED27[4];           <span class="comment">/* 0x3804C - 0x3804F: Reserved */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad1aa1735fc4d8b97b16b2041d444bc46">  424</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad1aa1735fc4d8b97b16b2041d444bc46">MONITOR_RX_COUNTER_RX_KNOWN</a>; <span class="comment">/* 0x38050:  */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>        __R  uint8_t  RESERVED28[4];           <span class="comment">/* 0x38054 - 0x38057: Reserved */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab12e166813034173566ba4bdefa7628a">  426</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab12e166813034173566ba4bdefa7628a">MONITOR_RX_COUNTER_RX_UNKNOWN</a>; <span class="comment">/* 0x38058:  */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        __R  uint8_t  RESERVED29[4];           <span class="comment">/* 0x3805C - 0x3805F: Reserved */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad13ea5cd2a0b7394f988f81983b57fcb">  428</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad13ea5cd2a0b7394f988f81983b57fcb">MONITOR_RX_COUNTER_RX_UC</a>;<span class="comment">/* 0x38060:  */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        __R  uint8_t  RESERVED30[4];           <span class="comment">/* 0x38064 - 0x38067: Reserved */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a55d3be075cf6718df4e5cf29c64ead07">  430</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a55d3be075cf6718df4e5cf29c64ead07">MONITOR_RX_COUNTER_RX_INTERN</a>; <span class="comment">/* 0x38068:  */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>        __R  uint8_t  RESERVED31[4];           <span class="comment">/* 0x3806C - 0x3806F: Reserved */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a3306a23dd56edc10e4f231a70fd94b44">  432</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a3306a23dd56edc10e4f231a70fd94b44">MONITOR_RX_COUNTER_RX_BC</a>;<span class="comment">/* 0x38070:  */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>        __R  uint8_t  RESERVED32[4];           <span class="comment">/* 0x38074 - 0x38077: Reserved */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a700b50abb39016f2a0c9fff61e4a8ead">  434</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a700b50abb39016f2a0c9fff61e4a8ead">MONITOR_RX_COUNTER_RX_MULTI</a>; <span class="comment">/* 0x38078:  */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>        __R  uint8_t  RESERVED33[4];           <span class="comment">/* 0x3807C - 0x3807F: Reserved */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a9aae4ea34a61147b93417a92daf12167">  436</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a9aae4ea34a61147b93417a92daf12167">MONITOR_RX_COUNTER_RX_VLAN</a>; <span class="comment">/* 0x38080:  */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        __R  uint8_t  RESERVED34[4];           <span class="comment">/* 0x38084 - 0x38087: Reserved */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ae6e3f7a6726d083f518af506d059f1d1">  438</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ae6e3f7a6726d083f518af506d059f1d1">MONITOR_RX_COUNTER_RX_DROP_OVFL</a>; <span class="comment">/* 0x38088:  */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>        __R  uint8_t  RESERVED35[4];           <span class="comment">/* 0x3808C - 0x3808F: Reserved */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a2ddf0d1bf8eef6d61a79c02fb049fb52">  440</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a2ddf0d1bf8eef6d61a79c02fb049fb52">MONITOR_RX_COUNTER_RX_DROP_LU</a>; <span class="comment">/* 0x38090:  */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        __R  uint8_t  RESERVED36[4];           <span class="comment">/* 0x38094 - 0x38097: Reserved */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ab6143e4ea16cbcd42450163099276122">  442</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#ab6143e4ea16cbcd42450163099276122">MONITOR_RX_COUNTER_RX_DROP_ERR</a>; <span class="comment">/* 0x38098:  */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        __R  uint8_t  RESERVED37[4];           <span class="comment">/* 0x3809C - 0x3809F: Reserved */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a79a6fb2e88b6735b779ad23d6c02099d">  444</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#a79a6fb2e88b6735b779ad23d6c02099d">MONITOR_RX_COUNTER_RX_DROP_VLAN</a>; <span class="comment">/* 0x380A0:  */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>        __R  uint8_t  RESERVED38[4];           <span class="comment">/* 0x380A4 - 0x380A7: Reserved */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="structTSW__Type.html#aeafa25a74fde5162ac46a1604f030859">  446</a></span>        __R  uint32_t <a class="code hl_variable" href="structTSW__Type.html#aeafa25a74fde5162ac46a1604f030859">MONITOR_RX_COUNTER_RX_FPE_FGOOD</a>; <span class="comment">/* 0x380A8:  */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>        __R  uint8_t  RESERVED39[16212];       <span class="comment">/* 0x380AC - 0x3BFFF: Reserved */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="structTSW__Type.html#ad1d25070b166e5c05aaf0ad4737b31f4">  448</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#ad1d25070b166e5c05aaf0ad4737b31f4">GPR_CTRL0</a>;               <span class="comment">/* 0x3C000: control register0 */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>        __R  uint8_t  RESERVED40[4];           <span class="comment">/* 0x3C004 - 0x3C007: Reserved */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a7b74725a0f2dcb7f1895dd738b463973">  450</a></span>        __RW uint32_t <a class="code hl_variable" href="structTSW__Type.html#a7b74725a0f2dcb7f1895dd738b463973">GPR_CTRL2</a>;               <span class="comment">/* 0x3C008: control register2 */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>        __R  uint8_t  RESERVED41[16372];       <span class="comment">/* 0x3C00C - 0x3FFFF: Reserved */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="structTSW__Type.html#a5e156c34cd8804688de5c25211da1be6">  452</a></span>    } TSNPORT[3];</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>} <a class="code hl_struct" href="structTSW__Type.html">TSW_Type</a>;</div>
</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/* Bitfield definition for register: LU_MAIN_CTRL */</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * BYP_EN (R/W)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> *</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * MAC lookup bypass</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adec8923d4e26e2ca56bb5b2714f6888d">  462</a></span><span class="preprocessor">#define TSW_LU_MAIN_CTRL_BYP_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9d1e72be4c5e02400a85a1d4380d3dbf">  463</a></span><span class="preprocessor">#define TSW_LU_MAIN_CTRL_BYP_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ed1d9b83a041f174f9c75d19f50679c">  464</a></span><span class="preprocessor">#define TSW_LU_MAIN_CTRL_BYP_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_CTRL_BYP_EN_SHIFT) &amp; TSW_LU_MAIN_CTRL_BYP_EN_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a374e359aa8617a6294735a1c9c0e5ed2">  465</a></span><span class="preprocessor">#define TSW_LU_MAIN_CTRL_BYP_EN_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_CTRL_BYP_EN_MASK) &gt;&gt; TSW_LU_MAIN_CTRL_BYP_EN_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/* Bitfield definition for register: LU_MAIN_HITMEM */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/*</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * CAMMEMCLR (R/W)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> *</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * clear the cam memory</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2dadc34939536059713f08e200d827d1">  473</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_CAMMEMCLR_MASK (0x2U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a708f3133a333aef314f7f010827303bc">  474</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_CAMMEMCLR_SHIFT (1U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a698edd9354d82c5b8d1569e8f0193ff9">  475</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_CAMMEMCLR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_HITMEM_CAMMEMCLR_SHIFT) &amp; TSW_LU_MAIN_HITMEM_CAMMEMCLR_MASK)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a684f6f0b8f33689ea6f0122c96e15eed">  476</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_CAMMEMCLR_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_HITMEM_CAMMEMCLR_MASK) &gt;&gt; TSW_LU_MAIN_HITMEM_CAMMEMCLR_SHIFT)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * HITMEMCLR (R/W)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * clears the hit memory</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab35681d8f46696ac4c363100feb50344">  483</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_HITMEMCLR_MASK (0x1U)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aab06119e68eff5bfab60b00ca918fc7f">  484</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_HITMEMCLR_SHIFT (0U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adc4dcf9f691becd90cd5517f0725692c">  485</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_HITMEMCLR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_HITMEM_HITMEMCLR_SHIFT) &amp; TSW_LU_MAIN_HITMEM_HITMEMCLR_MASK)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaad3b9ca9d2e27b6e29c947840ba691f">  486</a></span><span class="preprocessor">#define TSW_LU_MAIN_HITMEM_HITMEMCLR_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_HITMEM_HITMEMCLR_MASK) &gt;&gt; TSW_LU_MAIN_HITMEM_HITMEMCLR_SHIFT)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* Bitfield definition for register: LU_MAIN_PARAM */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * NSTR (RO)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * number of supported streams</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a6b6fbcf66a4c83d94babfc3c1db4af">  494</a></span><span class="preprocessor">#define TSW_LU_MAIN_PARAM_NSTR_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a80b8e619bc2f9cc5bcbd02e8a31b879e">  495</a></span><span class="preprocessor">#define TSW_LU_MAIN_PARAM_NSTR_SHIFT (8U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4069f43613d6f0522549a6f34a508f84">  496</a></span><span class="preprocessor">#define TSW_LU_MAIN_PARAM_NSTR_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PARAM_NSTR_MASK) &gt;&gt; TSW_LU_MAIN_PARAM_NSTR_SHIFT)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * ADDRW_ENTRY (RO)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * bit width of entry address vector</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac892189a1ca003b0d2972f324b002a8d">  503</a></span><span class="preprocessor">#define TSW_LU_MAIN_PARAM_ADDRW_ENTRY_MASK (0xFFU)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4fb9decd8011e3f6432ec37f2fa3a2b6">  504</a></span><span class="preprocessor">#define TSW_LU_MAIN_PARAM_ADDRW_ENTRY_SHIFT (0U)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a7bf2f9c2405116f6f709c27608202a">  505</a></span><span class="preprocessor">#define TSW_LU_MAIN_PARAM_ADDRW_ENTRY_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PARAM_ADDRW_ENTRY_MASK) &gt;&gt; TSW_LU_MAIN_PARAM_ADDRW_ENTRY_SHIFT)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/* Bitfield definition for register: LU_MAIN_BYPASS */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * HIT (R/W)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * set hit bit to frame, only for debugging</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab0693b1dc2ba13fadfc2654cf10888d7">  513</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ed77f0726b50fee1d769ccca5d7731e">  514</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_SHIFT (24U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7600a9560c481d85cff49f4912f32514">  515</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BYPASS_HIT_SHIFT) &amp; TSW_LU_MAIN_BYPASS_HIT_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37e0f04b78f12bc8e656c88c9db06f69">  516</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BYPASS_HIT_MASK) &gt;&gt; TSW_LU_MAIN_BYPASS_HIT_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/*</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * UTAG (R/W)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> *</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * set internal user tag field</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ea8bdc6e101535905a4e76035953826">  523</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_UTAG_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae60f8040b071d86dc82d698d29d277cc">  524</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_UTAG_SHIFT (21U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac344178c4e2ed5db4bd40142a4700098">  525</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BYPASS_UTAG_SHIFT) &amp; TSW_LU_MAIN_BYPASS_UTAG_MASK)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c073025c2f3e97490cd79634ae769e7">  526</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BYPASS_UTAG_MASK) &gt;&gt; TSW_LU_MAIN_BYPASS_UTAG_SHIFT)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/*</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * HIT_VLAN (R/W)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * mark frame to be vlan-tagged</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a5906c4e9f57ba657034da6955e5447">  533</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_VLAN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa03fde50afc6707467869c8e9d0b6750">  534</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_VLAN_SHIFT (20U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f841921e370313c7f114302d1677bd4">  535</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_VLAN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BYPASS_HIT_VLAN_SHIFT) &amp; TSW_LU_MAIN_BYPASS_HIT_VLAN_MASK)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab1df49916565f5674efc3b65f3c7256b">  536</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_HIT_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BYPASS_HIT_VLAN_MASK) &gt;&gt; TSW_LU_MAIN_BYPASS_HIT_VLAN_SHIFT)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/*</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * DROP (R/W)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> *</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * mark frame to be dropped</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad4dbdf1404a48125ca76f3d5aaf7048f">  543</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e6b3ab1bc3fc3c596833e91781bb0ea">  544</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa3df228ea33dd6e1404f47c9a34825f8">  545</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BYPASS_DROP_SHIFT) &amp; TSW_LU_MAIN_BYPASS_DROP_MASK)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a31cbaf90b4e148d9ba026fe55f660606">  546</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DROP_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BYPASS_DROP_MASK) &gt;&gt; TSW_LU_MAIN_BYPASS_DROP_SHIFT)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">/*</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * QUEUE (R/W)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> *</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * number of configured buffer depth</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a91a7277ba80d5b3a4a2068c7ac03a3b3">  553</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff7c26b70995ce8311905c14eb2ec954">  554</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a834603db032eeb6caedd8fb648db03a8">  555</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BYPASS_QUEUE_SHIFT) &amp; TSW_LU_MAIN_BYPASS_QUEUE_MASK)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae5f91b68ca4dde526610fa3754aba014">  556</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BYPASS_QUEUE_MASK) &gt;&gt; TSW_LU_MAIN_BYPASS_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">/*</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * DEST (R/W)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> *</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * target destination ports of frame</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a216036ab7f3b5c039ab8f1c606413aa6">  563</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa059d14c96e4dd975524a607fab5b6b1">  564</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a5e0f7826d6012be90c9646236054ac">  565</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BYPASS_DEST_SHIFT) &amp; TSW_LU_MAIN_BYPASS_DEST_MASK)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acbdba19b265e7a05c4800feeeb7ab549">  566</a></span><span class="preprocessor">#define TSW_LU_MAIN_BYPASS_DEST_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BYPASS_DEST_MASK) &gt;&gt; TSW_LU_MAIN_BYPASS_DEST_SHIFT)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* Bitfield definition for register: LU_MAIN_PCP_REMAP */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">/*</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * PCP7 (R/W)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> *</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * queue value for PCP=7</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f198995ba12b735a07bff062991ab15">  574</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP7_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21b0d2d27af93dd342bcdba48c633dba">  575</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP7_SHIFT (21U)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad82455a61e13f418eebe50f3c455b8cf">  576</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP7_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP7_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP7_MASK)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7f4227c304cfaa5ba3903d74a8fa8ff0">  577</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP7_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP7_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP7_SHIFT)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/*</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * PCP6 (R/W)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> *</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * queue value for PCP=6</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae31a87d81bcc49e297e2192d6d0fab97">  584</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP6_MASK (0x1C0000UL)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2874531d3fe1a6ca3a7d72b835a9354">  585</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP6_SHIFT (18U)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca9560f383984ffdb785e9b7fc1979fe">  586</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP6_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP6_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP6_MASK)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0eeaf12c5bbc487887b103bf1c8ba934">  587</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP6_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP6_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP6_SHIFT)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/*</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * PCP5 (R/W)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> *</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * queue value for PCP=5</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> */</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb2557b9b0890ca06d739cedc6728096">  594</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP5_MASK (0x38000UL)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3506900c269d0befe61874fc411ffe4c">  595</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP5_SHIFT (15U)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f6f1275b3d81697d5030db4eebeb8df">  596</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP5_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP5_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP5_MASK)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a7fe3adc9e4220c3014d85c3a93d5b1">  597</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP5_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP5_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP5_SHIFT)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">/*</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * PCP4 (R/W)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> *</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * queue value for PCP=4</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> */</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4e74c3718c4d97a4ade2a1dfb8446470">  604</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP4_MASK (0x7000U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaeaf864d19265c398cf48647ddc7a43e">  605</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP4_SHIFT (12U)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2749a1863e017ff0726430bbc19bc7e1">  606</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP4_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP4_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP4_MASK)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad8133af15e7ecfd64c0ce8c5e21b8df">  607</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP4_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP4_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP4_SHIFT)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">/*</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * PCP3 (R/W)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> *</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * queue value for PCP=3</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a34abb919402e0b81c16a99c4783a1a79">  614</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP3_MASK (0xE00U)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6687a246da138d0d3389789e08a5a83a">  615</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP3_SHIFT (9U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7521835d064ad01808aa15ecafc1c973">  616</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP3_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP3_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP3_MASK)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0eaa75d30fd2cb5a2acef756d7958662">  617</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP3_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP3_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP3_SHIFT)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">/*</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * PCP2 (R/W)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> *</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * queue value for PCP=2</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> */</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a6963f94b281d7cc13b912173ae46e5">  624</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP2_MASK (0x1C0U)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a317c71f2a74e1b8c2bd294df611224cf">  625</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP2_SHIFT (6U)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae874e01962aba834ea106d8ea867775a">  626</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP2_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP2_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP2_MASK)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab630663f386d3e9b064b5c14e2fd48f5">  627</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP2_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP2_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP2_SHIFT)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">/*</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> * PCP1 (R/W)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> *</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * queue value for PCP=1</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a22cd36205e4fd50d84a094409efdf1ad">  634</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP1_MASK (0x38U)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa47f899629339c021b1f7d2132b079bd">  635</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP1_SHIFT (3U)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2994ae0cae625f00fbcd1088be98b8be">  636</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP1_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP1_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP1_MASK)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a990655bd8cf40b539674a0a87562bbca">  637</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP1_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP1_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP1_SHIFT)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/*</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * PCP0 (R/W)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> *</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * queue value for PCP=0</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d1742b6dc5401858f81426918b4dc66">  644</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP0_MASK (0x7U)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ddd3ba8c21c1cb732a17671b4f99bd0">  645</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP0_SHIFT (0U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af168e4a30bb64b0c8ff241c4f1fecaca">  646</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP0_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_PCP_REMAP_PCP0_SHIFT) &amp; TSW_LU_MAIN_PCP_REMAP_PCP0_MASK)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0794379738ca990ac7f7b98eaa2bac6">  647</a></span><span class="preprocessor">#define TSW_LU_MAIN_PCP_REMAP_PCP0_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_PCP_REMAP_PCP0_MASK) &gt;&gt; TSW_LU_MAIN_PCP_REMAP_PCP0_SHIFT)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/* Bitfield definition for register: LU_MAIN_VERSION */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/*</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * VER_HI (RO)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> *</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * major version</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7832e1fb2b376dcc316436ca2db44385">  655</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_HI_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e5b8971b847de6846b042bf3a7238bd">  656</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_HI_SHIFT (24U)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad85f871e22bbe73e7b4a28576d562782">  657</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_HI_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_VERSION_VER_HI_MASK) &gt;&gt; TSW_LU_MAIN_VERSION_VER_HI_SHIFT)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/*</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * VER_LO (RO)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> *</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * minor version</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84f4d8ce456e39b0245a3eb20348e002">  664</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_LO_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab06b5ae82ac47fa21477956ccd33983d">  665</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_LO_SHIFT (16U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aea255bab798706ece7e4aae6ca63e447">  666</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_LO_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_VERSION_VER_LO_MASK) &gt;&gt; TSW_LU_MAIN_VERSION_VER_LO_SHIFT)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">/*</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * VER_REV (RO)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> *</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * revision number</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a88fb01a99c4e0f0a0f474e0d9f14759c">  673</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_REV_MASK (0xFFU)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6a169d87914ed5748a683341d230f756">  674</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a40b77fd2c6454eeca8214a4ccd8f7367">  675</a></span><span class="preprocessor">#define TSW_LU_MAIN_VERSION_VER_REV_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_VERSION_VER_REV_MASK) &gt;&gt; TSW_LU_MAIN_VERSION_VER_REV_SHIFT)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/* Bitfield definition for register: LU_MAIN_INTF_ACTION */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/*</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * UTAG (R/W)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> *</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * TSN user sideband information from ALMEM</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4de3cf51b885b9d140bdc100dde83a48">  683</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_UTAG_MASK (0x1C00000UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a749d1788560a014fc6d684206df46fd6">  684</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_UTAG_SHIFT (22U)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1ebdc3589c0cbce47cfce352f54243e">  685</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_INTF_ACTION_UTAG_SHIFT) &amp; TSW_LU_MAIN_INTF_ACTION_UTAG_MASK)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0855e2ff51ed38d0ff15c4776ab0ace">  686</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_INTF_ACTION_UTAG_MASK) &gt;&gt; TSW_LU_MAIN_INTF_ACTION_UTAG_SHIFT)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * QSEL (R/W)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * Define the traffic queue selection:</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * 00 – use PCP field of VLAN, untagged frames use PCP of PVID</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * 01 – use PCP field with global remapping list</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> * 10 – reserved</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * 11 – use value QUEUE of Action List</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac1dac6a8c7846989b6b1813bfddc047c">  697</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QSEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed2946a04544cc725a27b209f2b3632b">  698</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QSEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0ad0d03dd3ccef244178c811ea45693">  699</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_INTF_ACTION_QSEL_SHIFT) &amp; TSW_LU_MAIN_INTF_ACTION_QSEL_MASK)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a951119a951985d0e3c9749f55cf13b8a">  700</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QSEL_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_INTF_ACTION_QSEL_MASK) &gt;&gt; TSW_LU_MAIN_INTF_ACTION_QSEL_SHIFT)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">/*</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * DROP (R/W)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> *</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> * 1 if frame should be dropped.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9b317ee66a2f0c8525999b8b74b68f6">  707</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adca542c160ea6e2a26f3d4d7b8048082">  708</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4537f7e0a9deb6926de1eb4fff8b80f3">  709</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_INTF_ACTION_DROP_SHIFT) &amp; TSW_LU_MAIN_INTF_ACTION_DROP_MASK)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af671924696a06bdf2318fc8a7e7517ba">  710</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DROP_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_INTF_ACTION_DROP_MASK) &gt;&gt; TSW_LU_MAIN_INTF_ACTION_DROP_SHIFT)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/*</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * QUEUE (R/W)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> *</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * Select the Priority Queue for TSN TX, only used if QSEL=11</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a01e9ae20eb985f4509cb0f00e605c083">  717</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a534b6ff91fc6daa4064da86871eb092a">  718</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63a5da6e2258576380825b644286791e">  719</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_INTF_ACTION_QUEUE_SHIFT) &amp; TSW_LU_MAIN_INTF_ACTION_QUEUE_MASK)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72d7926bc3ec817292593601bdc37f20">  720</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_INTF_ACTION_QUEUE_MASK) &gt;&gt; TSW_LU_MAIN_INTF_ACTION_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">/*</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * DEST (R/W)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> *</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * Select the destination ports of forwarded frame. It is coded in onehot/select way,</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * where 0 is always route to null. Every bit is mapped to a port.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * 00000 – to null (frame to clear)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * 00001 – to port 0 (CPU Port)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * 00010 – to port 1</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * 00100 – to port 2</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * 01000 – to port 3</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa1f0dda95888ecec5bebb9e94f9458a9">  733</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a293391ef4b31ef7e49d71056b05c8662">  734</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c106779db80c566ac99332eeb93392d">  735</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_INTF_ACTION_DEST_SHIFT) &amp; TSW_LU_MAIN_INTF_ACTION_DEST_MASK)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30d41f0384f803fa6375ec8522220034">  736</a></span><span class="preprocessor">#define TSW_LU_MAIN_INTF_ACTION_DEST_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_INTF_ACTION_DEST_MASK) &gt;&gt; TSW_LU_MAIN_INTF_ACTION_DEST_SHIFT)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/* Bitfield definition for register: LU_MAIN_BC_ACTION */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">/*</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * UTAG (R/W)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> *</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * TSN user sideband information from ALMEM</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a805e668de2fc18206149eddcba13c30d">  744</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_UTAG_MASK (0x1C00000UL)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1273784bf9a3f0ae9a2a0c7164c7c79d">  745</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_UTAG_SHIFT (22U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e8ee30f74e62548771402b58bdae166">  746</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BC_ACTION_UTAG_SHIFT) &amp; TSW_LU_MAIN_BC_ACTION_UTAG_MASK)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d622e67483f42516db6b0a81163a808">  747</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BC_ACTION_UTAG_MASK) &gt;&gt; TSW_LU_MAIN_BC_ACTION_UTAG_SHIFT)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/*</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * QSEL (R/W)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * Define the traffic queue selection:</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * 00 – use PCP field of VLAN, untagged frames use PCP of PVID</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> * 01 – use PCP field with global remapping list</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * 10 – reserved</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * 11 – use value QUEUE of Action List</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1421150406689d0b29925b2eff0c5368">  758</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QSEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e8dac2c0c77fb941a87d6ee1f11506f">  759</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QSEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac4aa729c773459f4bc9d049c73f64ccf">  760</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BC_ACTION_QSEL_SHIFT) &amp; TSW_LU_MAIN_BC_ACTION_QSEL_MASK)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0002a4f04c2f66b3e94572a74bdf488">  761</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QSEL_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BC_ACTION_QSEL_MASK) &gt;&gt; TSW_LU_MAIN_BC_ACTION_QSEL_SHIFT)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * DROP (R/W)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> *</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * 1 if frame should be dropped.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12656292735483ea2b8ff5077d52105a">  768</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e78d87cc1d59a285ee1772ec6354fd0">  769</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a88b5102160b2081589720d94f1895f37">  770</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BC_ACTION_DROP_SHIFT) &amp; TSW_LU_MAIN_BC_ACTION_DROP_MASK)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a678d2ce2d9b26918af084a075b6ed420">  771</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DROP_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BC_ACTION_DROP_MASK) &gt;&gt; TSW_LU_MAIN_BC_ACTION_DROP_SHIFT)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/*</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * QUEUE (R/W)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> *</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * Select the Priority Queue for TSN TX, only used if QSEL=11</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> */</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad05fa693c0f8dbff2e104e267da97e21">  778</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb07593b156f43aa5a9cb4411fc59741">  779</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a819513553ec21005dcd4cc5ad439e402">  780</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BC_ACTION_QUEUE_SHIFT) &amp; TSW_LU_MAIN_BC_ACTION_QUEUE_MASK)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ebedfc915b2fca568c775528ae2e228">  781</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BC_ACTION_QUEUE_MASK) &gt;&gt; TSW_LU_MAIN_BC_ACTION_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">/*</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * DEST (R/W)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> *</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * Select the destination ports of forwarded frame. It is coded in onehot/select way,</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * where 0 is always route to null. Every bit is mapped to a port.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * 00000 – to null (frame to clear)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * 00001 – to port 0 (CPU Port)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * 00010 – to port 1</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * 00100 – to port 2</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * 01000 – to port 3</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> */</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4e32081a82f263806fd89b6a1d75d734">  794</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e6e7743205c79be3563409c4088248d">  795</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab95a331ded53fad92ec6bbabe3022ea4">  796</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_BC_ACTION_DEST_SHIFT) &amp; TSW_LU_MAIN_BC_ACTION_DEST_MASK)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a854a7600593c0c30e269c93df89c03d4">  797</a></span><span class="preprocessor">#define TSW_LU_MAIN_BC_ACTION_DEST_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_BC_ACTION_DEST_MASK) &gt;&gt; TSW_LU_MAIN_BC_ACTION_DEST_SHIFT)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/* Bitfield definition for register: LU_MAIN_NN_ACTION */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">/*</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * UTAG (R/W)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> *</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * TSN user sideband information from ALMEM</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a24e304c18238dedbf2ce8f5028456cc5">  805</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_UTAG_MASK (0x1C00000UL)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af14e58b457b7cd531e5dfc02b4481901">  806</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_UTAG_SHIFT (22U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8cc9389b6582fbdda3005b66d24f7358">  807</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_NN_ACTION_UTAG_SHIFT) &amp; TSW_LU_MAIN_NN_ACTION_UTAG_MASK)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7482ed3b6794df3ebaba91dc70d1d93e">  808</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_NN_ACTION_UTAG_MASK) &gt;&gt; TSW_LU_MAIN_NN_ACTION_UTAG_SHIFT)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span> </div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">/*</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * QSEL (R/W)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> *</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> * Define the traffic queue selection:</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * 00 – use PCP field of VLAN, untagged frames use PCP of PVID</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * 01 – use PCP field with global remapping list</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * 10 – reserved</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * 11 – use value QUEUE of Action List</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9becd8ee92c3a2c415092263af4afa39">  819</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QSEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5318ec3e5649f4836f73f66b83f06b24">  820</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QSEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abd46de3f0e8bb6ff01a7bf1d5215a2ae">  821</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_NN_ACTION_QSEL_SHIFT) &amp; TSW_LU_MAIN_NN_ACTION_QSEL_MASK)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8d28b55937b34bffc327b5e4d0ce349a">  822</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QSEL_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_NN_ACTION_QSEL_MASK) &gt;&gt; TSW_LU_MAIN_NN_ACTION_QSEL_SHIFT)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/*</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * DROP (R/W)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> *</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * 1 if frame should be dropped.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c9d54f17fa5017a5642f9c7726d91ba">  829</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a86f56e4d2e58a36da553470e2f5738d4">  830</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef7b7457124ec4ffca60053f8dd2592e">  831</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_NN_ACTION_DROP_SHIFT) &amp; TSW_LU_MAIN_NN_ACTION_DROP_MASK)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5bf93b49409ab63af030dd08624160c6">  832</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DROP_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_NN_ACTION_DROP_MASK) &gt;&gt; TSW_LU_MAIN_NN_ACTION_DROP_SHIFT)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/*</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> * QUEUE (R/W)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> *</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * Select the Priority Queue for TSN TX, only used if QSEL=11</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f61750babe2e14a5e198c2bd728dff5">  839</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a980fda69f1fab2c67eb4e61786e82d65">  840</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad6c726df9d5cea7ed6bb4efad72abe3c">  841</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_NN_ACTION_QUEUE_SHIFT) &amp; TSW_LU_MAIN_NN_ACTION_QUEUE_MASK)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac8c888ee06bc817c740002a675068aa3">  842</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_NN_ACTION_QUEUE_MASK) &gt;&gt; TSW_LU_MAIN_NN_ACTION_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">/*</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * DEST (R/W)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> *</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * Select the destination ports of forwarded frame. It is coded in onehot/select way,</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * where 0 is always route to null. Every bit is mapped to a port.</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * 00000 – to null (frame to clear)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * 00001 – to port 0 (CPU Port)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> * 00010 – to port 1</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> * 00100 – to port 2</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * 01000 – to port 3</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acdd099dcaaedf895d0c47187b1f76169">  855</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4cd072ef3d48cc3fd418cf51f50fd5ee">  856</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8098be905791e5a681a4269f14e2e316">  857</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_LU_MAIN_NN_ACTION_DEST_SHIFT) &amp; TSW_LU_MAIN_NN_ACTION_DEST_MASK)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a88108564c4691b6d11622ee42820dada">  858</a></span><span class="preprocessor">#define TSW_LU_MAIN_NN_ACTION_DEST_GET(x) (((uint32_t)(x) &amp; TSW_LU_MAIN_NN_ACTION_DEST_MASK) &gt;&gt; TSW_LU_MAIN_NN_ACTION_DEST_SHIFT)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">/* Bitfield definition for register: APB2AXIS_CAM_STS */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/*</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> *</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> * the controller is writing data and/or data is pending</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment"> */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ca5d82ebff7b14521da2b741e7759e2">  866</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_STS_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf04422095b612e28422e3a2a69adade">  867</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_STS_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a766f6b475464378bea8020701e325484">  868</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_STS_BUSY_MASK) &gt;&gt; TSW_APB2AXIS_CAM_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/*</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * RDY (RO)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> *</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * the new data is written to data register</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa879f7d34378482d4f7416deea74d2d6">  875</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_STS_RDY_MASK (0x1U)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae682322d6f38f9a58f042f9836ab10cb">  876</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_STS_RDY_SHIFT (0U)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab4ac36946b0d0099e7d291cfb1c168fe">  877</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_STS_RDY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_STS_RDY_MASK) &gt;&gt; TSW_APB2AXIS_CAM_STS_RDY_SHIFT)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">/* Bitfield definition for register: APB2AXIS_CAM_REQ_CNT */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">/*</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * WRCNT (RO)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> *</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * number of streams in queue</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a43cebeba412f966ae83a2d8bd2455bea">  885</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_REQ_CNT_WRCNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade14262f858e46bdf1d06b16fdb71c24">  886</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_REQ_CNT_WRCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6d57f478754e4af5d79a47c8cabf762">  887</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_REQ_CNT_WRCNT_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_REQ_CNT_WRCNT_MASK) &gt;&gt; TSW_APB2AXIS_CAM_REQ_CNT_WRCNT_SHIFT)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">/* Bitfield definition for register: APB2AXIS_CAM_FILLSTS */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/*</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> *</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * frame was dropped because the internal descriptor FIFO is full</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab93fa5ad4fdbf124ae062f9d2ec8f0b8">  895</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_FILLSTS_FULL_MASK (0x10U)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc4dc30c1b42c3258733608a3f8043cf">  896</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_FILLSTS_FULL_SHIFT (4U)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a71b461f3013c70e92f814c175adfce69">  897</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_FILLSTS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_FILLSTS_FULL_MASK) &gt;&gt; TSW_APB2AXIS_CAM_FILLSTS_FULL_SHIFT)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/*</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> *</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> * FD FIFO failure, internal controller lost synchronization</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84e66e6ebc210e7161026e2a2a1eb5d5">  904</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_FILLSTS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e7b68529f61515ca6771d1679447968">  905</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_FILLSTS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a606173709e27dc1191c2d928266f58ff">  906</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_FILLSTS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_FILLSTS_EMPTY_MASK) &gt;&gt; TSW_APB2AXIS_CAM_FILLSTS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/* Bitfield definition for register: APB2AXIS_CAM_RESET */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/*</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * RESET (W1C)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> *</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * resets controller and clears all pending stream data</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a391007b154e92e53bca0360a0e9212d9">  914</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_RESET_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac739c8ef96fa2da665f13a55156548ac">  915</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_RESET_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adda9c7aabbc22f2179f206db5a9289d8">  916</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_RESET_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_CAM_RESET_RESET_SHIFT) &amp; TSW_APB2AXIS_CAM_RESET_RESET_MASK)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84fddd3cdb0e8f448cd5ecc1c2bb10df">  917</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_RESET_RESET_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_RESET_RESET_MASK) &gt;&gt; TSW_APB2AXIS_CAM_RESET_RESET_SHIFT)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">/* Bitfield definition for register: APB2AXIS_CAM_PARAM */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/*</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * DEPTH (RO)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> *</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * number of configured buffer depth</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8826cb51f0c9540006fb5225a6634536">  925</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_PARAM_DEPTH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1737208cb1916099f7a2b8d2d919271d">  926</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_PARAM_DEPTH_SHIFT (8U)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7f2f248896a100a765b747976cfa0272">  927</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_PARAM_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_PARAM_DEPTH_MASK) &gt;&gt; TSW_APB2AXIS_CAM_PARAM_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span> </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">/*</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> * WORDLEN_BYTE (RO)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"> *</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment"> * number of configured 32bit words for this controller</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a86ac4180ca1ee1021d74dcc5151d5bfc">  934</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_PARAM_WORDLEN_BYTE_MASK (0xFFU)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00127305711bd8e694a30089e11ddb5f">  935</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_PARAM_WORDLEN_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac0793d8ac55e8f819df79388fb0f3820">  936</a></span><span class="preprocessor">#define TSW_APB2AXIS_CAM_PARAM_WORDLEN_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_CAM_PARAM_WORDLEN_BYTE_MASK) &gt;&gt; TSW_APB2AXIS_CAM_PARAM_WORDLEN_BYTE_SHIFT)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span> </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">/* Bitfield definition for register: APB2AXI_CAM_REQDATA_0 */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">/*</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * ENTRY_NUM (R/W)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> *</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * entry number</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f56aa6b5e195e238cceeafb376e4961">  944</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ddf584e13d1d4afa37c82ccbb562b15">  945</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed6883bdc68d517269147216aaabca3a">  946</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_SHIFT) &amp; TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_MASK)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0ffc9bc53ebcf8e6ce708e64829e0d4d">  947</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_MASK) &gt;&gt; TSW_APB2AXI_CAM_REQDATA_0_ENTRY_NUM_SHIFT)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">/*</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * TYPE (R/W)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> *</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * select between set, clear or clear all</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2204ea999089030970af47bfe6df7f25">  954</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_TYPE_MASK (0x300U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ad93ec7a1204fff81c536eee27d0d77">  955</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_TYPE_SHIFT (8U)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63e6c14e34fbdd04f55a8adf66285bca">  956</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXI_CAM_REQDATA_0_TYPE_SHIFT) &amp; TSW_APB2AXI_CAM_REQDATA_0_TYPE_MASK)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1503dbefe2bde2166bd775695b1e2d63">  957</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_TYPE_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXI_CAM_REQDATA_0_TYPE_MASK) &gt;&gt; TSW_APB2AXI_CAM_REQDATA_0_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span> </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">/*</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * CH (R/W)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> *</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * CAM APB2AXIS channel selection</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a48bc800a4317e2cb6df4366ef1d7b1ea">  964</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_CH_MASK (0x1U)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1fab56ea195161723b3c7bf57ac92736">  965</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_CH_SHIFT (0U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a055a6d09eae166ec86baa91cd8c9887d">  966</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_CH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXI_CAM_REQDATA_0_CH_SHIFT) &amp; TSW_APB2AXI_CAM_REQDATA_0_CH_MASK)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7ed5317e6bdbec5775b03d18f556315">  967</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_0_CH_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXI_CAM_REQDATA_0_CH_MASK) &gt;&gt; TSW_APB2AXI_CAM_REQDATA_0_CH_SHIFT)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/* Bitfield definition for register: APB2AXI_CAM_REQDATA_1 */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/*</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> * DESTMAC_LO_PORT_VEC (R/W)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> *</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * dest-mac[31:0] when CH=0；PORT_VEC when CH=1</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe2d819e1b4a4f60e2addb5c143a86fb">  975</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a050b8790b17eb81165cafd8952ae7e1c">  976</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_SHIFT (0U)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7054eb561ed1f79a035894e95ce7ab3c">  977</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_SHIFT) &amp; TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_MASK)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a62ed46b37b71f9970143ba95d6bc273d">  978</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_MASK) &gt;&gt; TSW_APB2AXI_CAM_REQDATA_1_DESTMAC_LO_PORT_VEC_SHIFT)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/* Bitfield definition for register: APB2AXI_CAM_REQDATA_2 */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">/*</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> * VID (R/W)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> *</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> * VLAN-ID value (12 bit) for the VLAN_ID table. Use the fefault VLAN-ID(VID=1), if setup an entry for non-VLAN traffic.</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a27c60f1f7f77b79248d78dc6b8f154e6">  986</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_VID_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5250921564568ed6ee14c976146a9d96">  987</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_VID_SHIFT (16U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa62e0297501a464f8674151324224a29">  988</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_VID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXI_CAM_REQDATA_2_VID_SHIFT) &amp; TSW_APB2AXI_CAM_REQDATA_2_VID_MASK)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a298173ea9e81026d3ffd54c6819c9554">  989</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_VID_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXI_CAM_REQDATA_2_VID_MASK) &gt;&gt; TSW_APB2AXI_CAM_REQDATA_2_VID_SHIFT)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">/*</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> * DESTMAC_HI (R/W)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> *</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> * dest-mac[47:32] when CH=0</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83a9c76c992799bb387fb13d362d920d">  996</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2d15aa595fff183bf5fd667649c3bb6">  997</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_SHIFT (0U)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6128396d38460adf4168380e20d6ca3d">  998</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_SHIFT) &amp; TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_MASK)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa481a9376cf43d95a895c24692f5d0ea">  999</a></span><span class="preprocessor">#define TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_MASK) &gt;&gt; TSW_APB2AXI_CAM_REQDATA_2_DESTMAC_HI_SHIFT)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_STS */</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/*</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> *</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * the controller is writing data and/or data is pending</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99372e8d6f7bdead6cbaabafff1ed871"> 1007</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_STS_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a4c296bf57f1f012634ec20315af9e5"> 1008</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_STS_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab51517fd082779b538869ca030add149"> 1009</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_STS_BUSY_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">/*</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> * RDY (RO)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> *</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * the new data is written to data register</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a70c0ed31460e3b19fde973ba07264269"> 1016</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_STS_RDY_MASK (0x1U)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a96381e189089ef76f314bc06a7daa2b3"> 1017</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_STS_RDY_SHIFT (0U)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae3ca80820bfc214727ac5f594abc02d"> 1018</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_STS_RDY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_STS_RDY_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_STS_RDY_SHIFT)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_REQ_CNT */</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">/*</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * WRCNT (RO)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> *</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * number of streams in queue</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72eb598e28310766a50a1d51e66ac7b9"> 1026</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQ_CNT_WRCNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1628f244192fc3e59ab87de378a78f9c"> 1027</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQ_CNT_WRCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f70051a6f4c67014e65be0219265ec5"> 1028</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQ_CNT_WRCNT_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQ_CNT_WRCNT_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQ_CNT_WRCNT_SHIFT)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_FILLSTS */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">/*</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> *</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> * frame was dropped because the internal descriptor FIFO is full</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae9a6dc643dcca33ddcde51d3dd9a1f8f"> 1036</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_FILLSTS_FULL_MASK (0x10U)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a77fef7cc3f35bc7515da9b6230b9a70c"> 1037</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_FILLSTS_FULL_SHIFT (4U)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2f7c7d221bab65be3f021a3db40dd787"> 1038</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_FILLSTS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_FILLSTS_FULL_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_FILLSTS_FULL_SHIFT)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">/*</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> *</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> * FD FIFO failure, internal controller lost synchronization</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> */</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa4d7cab0441c2cfb46bbf872019c45ca"> 1045</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_FILLSTS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b39df2e38861bc87a4b3f48a7b7e6fd"> 1046</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_FILLSTS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aacb6c87dd04cd266cbab300e2228753c"> 1047</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_FILLSTS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_FILLSTS_EMPTY_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_FILLSTS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_RESET */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">/*</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> * RESET (W1C)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> *</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> * resets controller and clears all pending stream data</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afaf7eb04f878f5f04b1002dd5c22d4d2"> 1055</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_RESET_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e50ecc08b5701b2c3967945a92f813a"> 1056</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_RESET_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a763c92d5604e21e156020df5e192275b"> 1057</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_RESET_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_RESET_RESET_SHIFT) &amp; TSW_APB2AXIS_ALMEM_RESET_RESET_MASK)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac14b7986149927cb0a81fb8c689bcde9"> 1058</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_RESET_RESET_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_RESET_RESET_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_RESET_RESET_SHIFT)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_PARAM */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">/*</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"> * DEPTH (RO)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> *</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * number of configured buffer depth</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaf8ad8e8bf73b94bd040bd1c85183d85"> 1066</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_PARAM_DEPTH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0251f4901858b4aa643d2fd7cdc7712e"> 1067</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_PARAM_DEPTH_SHIFT (8U)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a013c26e55edeeb049fb57ec27b2e06b1"> 1068</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_PARAM_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_PARAM_DEPTH_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_PARAM_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">/*</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * WORDLEN_BYTE (RO)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> *</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> * number of configured 32bit words for this controller</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> */</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a967e4e6b9f6aa41ab0ae57facc30ee08"> 1075</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_PARAM_WORDLEN_BYTE_MASK (0xFFU)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf535683843688271eab5351850e147d"> 1076</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_PARAM_WORDLEN_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c3981cb686e267fe563e9f7c9cefc5f"> 1077</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_PARAM_WORDLEN_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_PARAM_WORDLEN_BYTE_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_PARAM_WORDLEN_BYTE_SHIFT)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_REQDATA_0 */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">/*</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> * UTAG (R/W)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> *</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * user sideband information</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b379c24eb06d34f2b17b9c971ac74eb"> 1085</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_MASK (0x1C00000UL)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a771ec44654927f444b0e48a329d0c822"> 1086</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_SHIFT (22U)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5258ef75dcaa0be92d7f50e04ddd0be"> 1087</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_MASK)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38b4d5efc9e192410e01e33fc4d31b9a"> 1088</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_0_UTAG_SHIFT)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">/*</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * QSEL (R/W)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> *</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * define the traffic queue selection</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa7d439d8b58699d5419073ac8be7f0ca"> 1095</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c14b42a6d505535efcd131a225b58b5"> 1096</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_SHIFT (20U)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a69fae6604d2d67b19885073c6fe77e"> 1097</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_MASK)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abadf4e09fdb37f30e25dba3d8c291d5f"> 1098</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_0_QSEL_SHIFT)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">/*</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * DROP (R/W)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> *</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> * frame should dropped</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> */</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19801695cbe83f07141c6347f5bd48b3"> 1105</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef7cdf81ddeb91ae7d807b1ab367d67c"> 1106</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a775516ca2ca0ebe1f9d45346310238b1"> 1107</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_MASK)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac810bf53db0966145e62d17db4e35c12"> 1108</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_0_DROP_SHIFT)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">/*</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> * QUEUE (R/W)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> *</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * select the priority queue if qsel=11</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e112244338c4ad5828f6b13a6b295cd"> 1115</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a05c229946138561f147ec22a574f5eca"> 1116</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3556d0574bcb7ccb464dc3d1e2af8eca"> 1117</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_MASK)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaefbea62e87c64fce047abddd175475f"> 1118</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_0_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span> </div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">/*</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> * DEST (R/W)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> *</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> * destination ports</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> */</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6fff4d23318855bcc8b7a2239fe13f7"> 1125</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adfadaae0b37991f3f3fab029db28502e"> 1126</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a22e88c5b4671559a2cc470ef9ca2c488"> 1127</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_MASK)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae6debc88db433aa539778e16a280cb06"> 1128</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_0_DEST_SHIFT)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">/* Bitfield definition for register: APB2AXIS_ALMEM_REQDATA_1 */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">/*</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> * WR_NRD (R/W)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment"> *</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> * 1 for write and 0 for read</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> */</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a09426a223436088e050891217aa85d60"> 1136</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad340644378490ff69e017cb13f20cdf4"> 1137</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_SHIFT (31U)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa21a8b706d845667f2a67ce1723c1e3d"> 1138</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_MASK)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd0d26741c06931fcb5710a1eafaf916"> 1139</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_1_WR_NRD_SHIFT)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">/*</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * RESP (R/W)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> *</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> * write response enable</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> */</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa370955bd09cd257b5bdec819d2a7f55"> 1146</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a151f4159b81972947d3dbf528c4a8f88"> 1147</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_SHIFT (30U)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85016e4aaeb3932e6bdd4606d7837dce"> 1148</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_MASK)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac66b2e80edc47197d45ba7e4486b6317"> 1149</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_1_RESP_SHIFT)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">/*</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * ENTRY_NUM (R/W)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> *</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * define the entry number for reading and writing</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> */</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a336cbc87bf15d775ab7aa52d97bb3050"> 1156</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ff2329d7b14c7881d721090e4497f35"> 1157</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4d7cf1062fc91d8b1db5b8790f8e8b2c"> 1158</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_SHIFT) &amp; TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_MASK)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac2b1bf29fb3a829dc04202d61bf3e2ae"> 1159</a></span><span class="preprocessor">#define TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_MASK) &gt;&gt; TSW_APB2AXIS_ALMEM_REQDATA_1_ENTRY_NUM_SHIFT)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span> </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_STS */</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">/*</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment"> *</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * the controller is writing data and/or data is pending</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2510dff8786599d64914637b994d75a"> 1167</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_STS_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35dcf039308c13a0f06cbe3c23fc2fb8"> 1168</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_STS_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72541ccf9c7c42886b0e4840bf363ad7"> 1169</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_STS_BUSY_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/*</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * RDY (RO)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> *</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * the new data is written to data register</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> */</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#add1dd3dc592f58d190b64527ca657887"> 1176</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_STS_RDY_MASK (0x1U)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f56f8a714c02c6e861001a9408c46ae"> 1177</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_STS_RDY_SHIFT (0U)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a094bbfb155fa9e5da7f19b2027549591"> 1178</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_STS_RDY_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_STS_RDY_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_STS_RDY_SHIFT)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_RESP_CNT */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">/*</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> * RDCNT (RO)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> *</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> * number of streams in queue</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> */</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afd8b5fedeb8bfc7d35d8513aa1332d0f"> 1186</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESP_CNT_RDCNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad03cce7440e881e82d7436f8b614c2e1"> 1187</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESP_CNT_RDCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad22145a400ec70ec56a94c29a6d1a5d2"> 1188</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESP_CNT_RDCNT_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESP_CNT_RDCNT_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESP_CNT_RDCNT_SHIFT)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span> </div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_FILLSTS */</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">/*</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"> *</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment"> * FD FIFO full</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"> */</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a45536dc5940a08639f75818b5b493e89"> 1196</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_FILLSTS_FULL_MASK (0x10U)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe155f1e51bd056c83a58c213805361e"> 1197</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_FILLSTS_FULL_SHIFT (4U)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85c3101f84d0a9a59e80d5f8f9184f2b"> 1198</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_FILLSTS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_FILLSTS_FULL_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_FILLSTS_FULL_SHIFT)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">/*</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> *</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * FD FIFO failure</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb0c7f3c88b16b068f01d9c82d6de864"> 1205</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_FILLSTS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adc08f1b515d27d18f2b617c77459a66d"> 1206</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_FILLSTS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a614d88c849d31fa90f5c8ca2df2ca796"> 1207</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_FILLSTS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_FILLSTS_EMPTY_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_FILLSTS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_RESET */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/*</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * RESET (R/W)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> *</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> * Resets controller and clears all pending stream data</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4bb8df73bcac561f4ed9d5776ab83394"> 1215</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESET_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab52802fdebe86fc5e4651e2fd04692db"> 1216</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESET_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b466ea837f639e1caefff84a0d49a15"> 1217</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESET_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESET_RESET_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESET_RESET_MASK)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a571be2aaf0d6a55a38bc791933b0d23d"> 1218</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESET_RESET_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESET_RESET_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESET_RESET_SHIFT)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_PARAM */</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">/*</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * DEPTH (RO)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> *</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> * number of configured buffer depth</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> */</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a621e109b4ef5d8a7bef23f2d48407067"> 1226</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_PARAM_DEPTH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5086575c0ad1b04299500ab52fee61f1"> 1227</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_PARAM_DEPTH_SHIFT (8U)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a688e1c84c587f4d1abfcf72378830a8a"> 1228</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_PARAM_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_PARAM_DEPTH_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_PARAM_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">/*</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> * WORDLEN_BYTE (RO)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> *</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> * number of configured 32bit for this controller</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment"> */</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0a87fb453d06309670233aaa8a7e305"> 1235</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_PARAM_WORDLEN_BYTE_MASK (0xFFU)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a03c85adb07c8430fb313f1b212f3605b"> 1236</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_PARAM_WORDLEN_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeda2b1b5a02695aaadaa731763a2b82f"> 1237</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_PARAM_WORDLEN_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_PARAM_WORDLEN_BYTE_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_PARAM_WORDLEN_BYTE_SHIFT)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_RESPDATA_0 */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">/*</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * UTAG (R/W)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> *</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> * user sideband information</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> */</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a182bdbdb601725381db97bfc72656df7"> 1245</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_MASK (0x1C00000UL)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd27063dc1b9ff29c9daa42a2d18f2de"> 1246</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_SHIFT (22U)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0ed2941a021bc7cf3d2de37d20056ca"> 1247</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_MASK)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a060b2aeb26dede57408e6396e7b5eafd"> 1248</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_0_UTAG_SHIFT)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">/*</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * QSEL (R/W)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> *</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * define the traffic queue selection</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f64acf399369f50dc903de97f3c3eb7"> 1255</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3abeaabbc2a8c56185f0adba7f2bfab7"> 1256</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_SHIFT (20U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#addbc7c5392cf9a618cadc0832be2a79e"> 1257</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_MASK)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72f866f6e58bc31f95ebaab69c5adedb"> 1258</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_0_QSEL_SHIFT)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">/*</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> * DROP (R/W)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> *</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * frame should dropped</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a919171afb2e4f58d11d9324290841cb7"> 1265</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ea0aefbabd295915580cee5e82c74f1"> 1266</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef90cd89d23174775347ebf083703372"> 1267</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_MASK)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a544c0fd9e031f5cfe7c7f96c047f1c9e"> 1268</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_0_DROP_SHIFT)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">/*</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * QUEUE (R/W)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> *</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> * select the priority queue if qsel=11</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> */</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1cd23c97792baf4ec71191c77a6e46c"> 1275</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e4ce32321e5a7045540a6ea5c2a0e67"> 1276</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abbd4a774c9aab280701465ab75594d36"> 1277</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_MASK)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab8cd49fb9e1017e44a4fd2f4952668b3"> 1278</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_0_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">/*</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * DEST (R/W)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> *</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> * destination ports</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff74b05dad19060a2700554e8d2a4d50"> 1285</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acdee545ac8b51678ffeb3263f7486798"> 1286</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a28a16c6208b093b0d73558b42815a8"> 1287</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_MASK)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a504bb15c3d81f4608d46c30f10d5764d"> 1288</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_0_DEST_SHIFT)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/* Bitfield definition for register: AXIS2APB_ALMEM_RESPDATA_1 */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/*</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * WR_NRD (R/W)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> *</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * 1 for write and 0 for read</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a51441dd0045033ad93909e63ea46a897"> 1296</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#affe5bdc5a596936019097ddcbf07d905"> 1297</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_SHIFT (31U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aefac2ae8e446a4a6f911ae6506de1898"> 1298</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_MASK)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0e31c52d4e34cc4659743452ec28892"> 1299</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_1_WR_NRD_SHIFT)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">/*</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> * RESP (R/W)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> *</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> * write response enable</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> */</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaf0cc5c15a9b5050062498846e5a12e5"> 1306</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e8b2c4fc8451b0b68f484fd0f573b1e"> 1307</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_SHIFT (30U)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d2f8d710a6945a2321d461cb63feb8d"> 1308</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_MASK)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a73a92cf144b84cae35351b6178c74b"> 1309</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_1_RESP_SHIFT)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/*</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> * ENTRY_NUM (R/W)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> *</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> * define the entry number for reading and writing</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a799e2f12a51e58759a5e1b50519bc628"> 1316</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7aa557984b1408fbf66711b8975e7f06"> 1317</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adaf5f31d37d9b6ba4b67ad128d140204"> 1318</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_SHIFT) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_MASK)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26777a3ef761774d91d991379519364f"> 1319</a></span><span class="preprocessor">#define TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_MASK) &gt;&gt; TSW_AXIS2APB_ALMEM_RESPDATA_1_ENTRY_NUM_SHIFT)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">/* Bitfield definition for register array: HITMEM */</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">/*</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> * HITMEM_REG (RW)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> *</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> * Every bit represents a lookup entry starting with bit 0</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> * as entry 0. The memory can be written and cleared by the host system via common memory-mapped</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * bus access.</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3bf69cc209e90610855ccfdfb0a49c7f"> 1329</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6b41802990bf94fa9eaabf81902bcfc2"> 1330</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_SHIFT (0U)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afcfebf2f44fc31ca6d0e506767c3b334"> 1331</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_HITMEM_HITMEM_REG_SHIFT) &amp; TSW_HITMEM_HITMEM_REG_MASK)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6909dcdfdb11862377c70ffd3fc9ccea"> 1332</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_GET(x) (((uint32_t)(x) &amp; TSW_HITMEM_HITMEM_REG_MASK) &gt;&gt; TSW_HITMEM_HITMEM_REG_SHIFT)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_STS */</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">/*</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment"> *</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment"> * the controller is writing data and/or data is pending</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment"> */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e0461295400ff48e774e2613cbcc08b"> 1340</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_STS_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeabc121273b72adac57bdb0644c1c0a7"> 1341</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_STS_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c073f7ce07dc7538d343bf1673af118"> 1342</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_STS_BUSY_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">/*</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * RDY (RO)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> *</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> * the new data is written to data register</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a87bf72c88e189ea3b2ab69d3500f5685"> 1349</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_STS_RDY_MASK (0x1U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d58c47fde399afadac9409ffde96253"> 1350</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_STS_RDY_SHIFT (0U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac238347423d2621de834b0f179adb393"> 1351</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_STS_RDY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_STS_RDY_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_STS_RDY_SHIFT)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_REQ_CNT */</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">/*</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> * WRCNT (RO)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> *</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> * number of streams in queue</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> */</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c7cbd1ef7d67185aadf3e0b327c82e0"> 1359</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQ_CNT_WRCNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2f6a56f11807d6db6baabbfb2e32335"> 1360</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQ_CNT_WRCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a750456ad8ceb92b315ca2fafc7e078b1"> 1361</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQ_CNT_WRCNT_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_REQ_CNT_WRCNT_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_REQ_CNT_WRCNT_SHIFT)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_FILLSTS */</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">/*</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"> *</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> * FD FIFO full</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> */</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2065a769560b3dc74a2c839f58a1bca4"> 1369</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_FILLSTS_FULL_MASK (0x10U)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae71ae783dcf19858b2e5d0d6b54c2e3b"> 1370</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_FILLSTS_FULL_SHIFT (4U)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a77f6a141bf657bff5c1421b8013dae91"> 1371</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_FILLSTS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_FILLSTS_FULL_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_FILLSTS_FULL_SHIFT)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">/*</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment"> *</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment"> * FD FIFO failure</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment"> */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad791290a74534389e72f7d56ecf96b4e"> 1378</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_FILLSTS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f3e2c5933c85ac3f900c4ac78c99f61"> 1379</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_FILLSTS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec9785d9668b866abbbb1756658d8925"> 1380</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_FILLSTS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_FILLSTS_EMPTY_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_FILLSTS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_RESET */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">/*</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> * RESET (R/W)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"> *</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> * Resets controller and clears all pending stream data</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> */</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc7aeb176ac2134ce48a9d3d8b6e4b48"> 1388</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_RESET_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af45277cf16230b85e3d67bd0f32fd7f7"> 1389</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_RESET_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a980e8a04cd11d60e79eacf410465b6"> 1390</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_RESET_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_LOOKUP_RESET_RESET_SHIFT) &amp; TSW_APB2AXIS_LOOKUP_RESET_RESET_MASK)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37284aa998cecbca3ee55a3d7876dd36"> 1391</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_RESET_RESET_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_RESET_RESET_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_RESET_RESET_SHIFT)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_PARAM */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/*</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> * DEPTH (RO)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> *</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> * number of configured buffer depth</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> */</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a930d54dde7a6cdf5fa0b5adf3fafffad"> 1399</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_PARAM_DEPTH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af3445dcdd69a59444824a47cf24475ae"> 1400</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_PARAM_DEPTH_SHIFT (8U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ed39a8dfd03dc6b37f91e1c3e7f3eb7"> 1401</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_PARAM_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_PARAM_DEPTH_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_PARAM_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">/*</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> * WORDLEN_BYTE (RO)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> *</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> * number of configured 32bit for this controller</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> */</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c1320327bba8a859e31e96a27f2a107"> 1408</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_PARAM_WORDLEN_BYTE_MASK (0xFFU)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ddb8494187314ef2ba2189109624395"> 1409</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_PARAM_WORDLEN_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5bebf5a530fea98d7cc08671e804bdd2"> 1410</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_PARAM_WORDLEN_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_PARAM_WORDLEN_BYTE_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_PARAM_WORDLEN_BYTE_SHIFT)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_REQDATA_0 */</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">/*</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> * DESTMAC (RW)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> *</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> * Holding the first four bytes of requested MAC address.</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment"> */</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4435de2585a40abfa3b8bfdd46fccdd3"> 1418</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1fbd9c4ee9c4b1105ac618ee70306fc7"> 1419</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_SHIFT (0U)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7bedbce22c7da142108d09283e55b1f0"> 1420</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_SHIFT) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_MASK)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeba4001b8b8c2e93ae54be32878c31eb"> 1421</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_REQDATA_0_DESTMAC_SHIFT)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_REQDATA_1 */</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/*</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * DESTMAC (RW)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> *</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> * Holding the last two bytes of requested MAC address.</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment"> */</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84e372bffdeb07dbb3bb78208a96ea22"> 1429</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e8388f0cbf26fc47dca103cdfc19c18"> 1430</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_SHIFT (0U)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a22da77c0f4164c29c0b3357c6e446a80"> 1431</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_SHIFT) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_MASK)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6407e50344b55d84a5572aab451434f9"> 1432</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_REQDATA_1_DESTMAC_SHIFT)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">/* Bitfield definition for register: APB2AXIS_LOOKUP_REQDATA_3 */</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">/*</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> * IS_VLAN (RW)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> *</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> * Tell the LOOKUP module the requested traffic is VLAN tagged.</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> */</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a8689e9ef1bd89cfb5b2945c9b5e252"> 1440</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a99b7d3c54f2a93fdc2f4f4d7aaf86a"> 1441</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_SHIFT (16U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1864ef5f81c8e3211e6235556018cf91"> 1442</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_SHIFT) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_MASK)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35713d8df952d0a8e4d76877a3d60775"> 1443</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_REQDATA_3_IS_VLAN_SHIFT)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span> </div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">/*</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment"> * VLAN_TCI (RW)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"> *</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> * Set the requested traffic VLAN_TCI, if IS_VLAN=1.</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> */</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21484f97bb4a118b281fcddf66b1ea45"> 1450</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a47891a983cb2c2299598df4abb505ec0"> 1451</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_SHIFT (0U)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab19724313affd7715c7262f669a5730c"> 1452</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_SET(x) (((uint32_t)(x) &lt;&lt; TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_SHIFT) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_MASK)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90460c4fe818c1f5944fa3f8681f8883"> 1453</a></span><span class="preprocessor">#define TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_GET(x) (((uint32_t)(x) &amp; TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_MASK) &gt;&gt; TSW_APB2AXIS_LOOKUP_REQDATA_3_VLAN_TCI_SHIFT)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_STS */</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">/*</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment"> *</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> * the controller is writing data and/or data is pending</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1aed2310b4e35153f2146059943ca9ed"> 1461</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_STS_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae77fc2293a77ce31da9dc079222c1a7"> 1462</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_STS_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50bc9d7d1d24c6a809b895f3f5a06804"> 1463</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_STS_BUSY_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">/*</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment"> * RDY (RO)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment"> *</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment"> * the new data is written to data register</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> */</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5abc493da648f71c1236d249ade31cb0"> 1470</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_STS_RDY_MASK (0x1U)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a47a267f3a3068e5f69f296ab1881c4d1"> 1471</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_STS_RDY_SHIFT (0U)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a710477462169507ef7f18f654c30312f"> 1472</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_STS_RDY_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_STS_RDY_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_STS_RDY_SHIFT)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_RESP_CNT */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">/*</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment"> * RDCNT (RO)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment"> *</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment"> * number of streams in queue</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> */</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd5915448a40446cbdc7a9c6b3825006"> 1480</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESP_CNT_RDCNT_MASK (0xFFU)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c7f3aa5404da12cfb107b63b3e19242"> 1481</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESP_CNT_RDCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98df118c70dcb5a92596e39f8e786d7b"> 1482</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESP_CNT_RDCNT_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESP_CNT_RDCNT_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESP_CNT_RDCNT_SHIFT)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_FILLSTS */</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">/*</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> *</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> * FD FIFO full</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> */</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9757ca49d79018a1080d1273daf4b001"> 1490</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_FILLSTS_FULL_MASK (0x10U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5925b0b53f3c806726b97e5e2e21d24a"> 1491</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_FILLSTS_FULL_SHIFT (4U)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af7738bf3642d7c077cf9ea4836e3cf46"> 1492</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_FILLSTS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_FILLSTS_FULL_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_FILLSTS_FULL_SHIFT)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span> </div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">/*</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"> *</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> * FD FIFO failure</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aecc164f668126358668e7e6c8943276f"> 1499</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_FILLSTS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab19de47aa3b007e77d3089490368d032"> 1500</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_FILLSTS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c6223a6af329a1b137fa2eb354c77a5"> 1501</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_FILLSTS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_FILLSTS_EMPTY_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_FILLSTS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span> </div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_RESET */</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/*</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment"> * RESET (R/W)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment"> *</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment"> * Resets controller and clears all pending stream data</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"> */</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac2ffdcc760a09ee3c4fab3a7a763aac"> 1509</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESET_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab7fa8b982a25d18bf4cfe0d2225fd0df"> 1510</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESET_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7680b19283c369a41fba7e83f7290f88"> 1511</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESET_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESET_RESET_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESET_RESET_MASK)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab71a093c6dd99ba999531eab9847d76a"> 1512</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESET_RESET_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESET_RESET_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESET_RESET_SHIFT)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_PARAM */</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">/*</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> * DEPTH (RO)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment"> *</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment"> * number of configured buffer depth</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment"> */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93a0a33e8b59381126195996b6747552"> 1520</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_PARAM_DEPTH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a668b15547d1cdea3bf988ec7d176ead4"> 1521</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_PARAM_DEPTH_SHIFT (8U)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2b1d2d559fc199730ab63b6e34d6e34"> 1522</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_PARAM_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_PARAM_DEPTH_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_PARAM_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">/*</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> * WORDLEN_BYTE (RO)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> *</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment"> * number of configured 32bit for this controller</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment"> */</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0576dab7024d417ceb9c9e03a98dfd5b"> 1529</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_PARAM_WORDLEN_BYTE_MASK (0xFFU)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaaba5901538c96d047a8d08e4cdac133"> 1530</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_PARAM_WORDLEN_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a4d4e97c8eb6762baa2e959bc5a2720"> 1531</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_PARAM_WORDLEN_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_PARAM_WORDLEN_BYTE_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_PARAM_WORDLEN_BYTE_SHIFT)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span> </div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_RESPDATA_0 */</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">/*</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> * DROP_VLAN (RW)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> *</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> * Used for statistics. Shows that drop occurs by VLAN-ID</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment"> */</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae918129754698e67cb669609f4d102bd"> 1539</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad36f695f4a2038657bfee7c50ac0c68f"> 1540</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_SHIFT (25U)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6505cc00edb2db0c35b6f2b2d78a49b9"> 1541</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_MASK)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3272880b90ff4cb5964a10c614d2fcf0"> 1542</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_VLAN_SHIFT)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">/*</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment"> * HIT (RW)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment"> *</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment"> * Is 1, if DESTMAC and VID hit an entry.</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> */</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a561f40ef412d5ac2abb82e2549b0680b"> 1549</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2abc780190b0d8ccad96a88224b13c3"> 1550</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_SHIFT (24U)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a320ea7eab4fe8a4a57101b614083c082"> 1551</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_MASK)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af30a548508723aba90111cb9d1daa19b"> 1552</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_SHIFT)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span> </div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">/*</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment"> * UTAG (RW)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment"> *</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment"> * TSN user sideband information from ALMEM.</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment"> */</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acaf2117bcfe4ecd5da83f97c64cde9a0"> 1559</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a167ebc10c65abafbeb24c11f6bbf7972"> 1560</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_SHIFT (21U)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaca39aaf8e77e932a2edf94897a6f1d2"> 1561</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_MASK)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4527d55cfab6dca0e70bec611093929f"> 1562</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_UTAG_SHIFT)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span> </div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">/*</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment"> * HIT_VLAN (RW)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment"> *</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment"> * Is 1, if VID hit entry in VLAN_PORT table.</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment"> */</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9bafae621e7a7c4f9c4b891ca041032f"> 1569</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a328df128be0362da02f5f2010f5b31f5"> 1570</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_SHIFT (20U)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37275dadc2ba3d39c4927cc1e14c7ecd"> 1571</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_MASK)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99c5cdfaa67785694d4745de01dc1582"> 1572</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_HIT_VLAN_SHIFT)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">/*</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment"> * DROP (RW)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment"> *</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * Indicate that the frame should be dropped.</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> */</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9096af9c1aea68f10c152b3cfae87889"> 1579</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad152cd1a4411860f76b044371aa56be0"> 1580</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_SHIFT (19U)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a39243a7b466dbfea3ecef52e980803f5"> 1581</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_MASK)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5500fc6bc2c4e2b41125cc8816f1485"> 1582</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DROP_SHIFT)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">/*</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment"> * QUEUE (RW)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment"> *</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"> * TX traffic queue selection.</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment"> */</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a817b841c9d091bf9f84c40534901bff7"> 1589</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1154bd1b311a9d62ccbddd17adc0347e"> 1590</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_SHIFT (16U)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca61de0ade065718d329a566d942c24e"> 1591</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_MASK)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aedb0f39f9a2b5b99a2a1bd868a41c424"> 1592</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_QUEUE_SHIFT)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">/*</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"> * DEST (RW)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> *</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> * Forwarding ports from 0 to 15, Bit 0 is CPU port.</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> */</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0be0ddb7051cfc1577a09313f4144cf1"> 1599</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad7215a294551f01892cde2766c075315"> 1600</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_SHIFT (0U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a349a403719ae88c5accbd008c71a6ea7"> 1601</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_MASK)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba51eb322e56d9a93e89ceb373f5b7be"> 1602</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_0_DEST_SHIFT)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">/* Bitfield definition for register: AXIS2APB_LOOKUP_RESPDATA_1 */</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">/*</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> * ENTRY_NUM (RW)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> *</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> * Entry number of ALMEM.</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment"> */</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac389d6b6adc38bb8db8f33a6b1cd572"> 1610</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a548fa5a8d6f41223ab51dd0287a15bd6"> 1611</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_SHIFT (0U)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66630a2c6c4106348f45a08a92102aa3"> 1612</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_SHIFT) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_MASK)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af45f944f0f9783371074e6f4cedd6477"> 1613</a></span><span class="preprocessor">#define TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_GET(x) (((uint32_t)(x) &amp; TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_MASK) &gt;&gt; TSW_AXIS2APB_LOOKUP_RESPDATA_1_ENTRY_NUM_SHIFT)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">/* Bitfield definition for register: CENTRAL_CSR_VERSION */</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">/*</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> * VER_HI (RO)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> *</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> * Major Version number of TSN-SW core.</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"> */</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af7ac7b2f80e76f04327c7d2d6d7604d6"> 1621</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_HI_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab7ef188f925fab85cf0ac8e8795d19e5"> 1622</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_HI_SHIFT (24U)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a734a70699dbf2249e4b38e57837ab4"> 1623</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_HI_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_VERSION_VER_HI_MASK) &gt;&gt; TSW_CENTRAL_CSR_VERSION_VER_HI_SHIFT)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">/*</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment"> * VER_LO (RO)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment"> *</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment"> * Minor Version number of TSN-SW core.</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment"> */</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a80085ef93adf6ffcd45ba792723bb5db"> 1630</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_LO_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f39b180a5e324e7b8b1b683701c75a6"> 1631</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_LO_SHIFT (16U)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a910072f3c9bec12e0d2bb50d4d062fee"> 1632</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_LO_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_VERSION_VER_LO_MASK) &gt;&gt; TSW_CENTRAL_CSR_VERSION_VER_LO_SHIFT)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">/*</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> * VER_REV (RO)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"> *</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment"> * Reversion number of TSN-SW core.</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment"> */</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7af4b70c7806bab491c59e947ee708d"> 1639</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_REV_MASK (0xFFU)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a363344d836846f193e69de15878e9443"> 1640</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a525a4b293fb23ee924885235f256d1"> 1641</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_VERSION_VER_REV_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_VERSION_VER_REV_MASK) &gt;&gt; TSW_CENTRAL_CSR_VERSION_VER_REV_SHIFT)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">/* Bitfield definition for register: CENTRAL_CSR_PARAM */</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">/*</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> * INCL_QCI (RO)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> *</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> * Shows if QCI module is present.</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"> */</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abfd16fa80e6923e6867ae47372afd932"> 1649</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_INCL_QCI_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa4bca3f557c0cb0a9625ccbc122d8f45"> 1650</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_INCL_QCI_SHIFT (18U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab8bda32de6166b53b6573128a0559438"> 1651</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_INCL_QCI_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_PARAM_INCL_QCI_MASK) &gt;&gt; TSW_CENTRAL_CSR_PARAM_INCL_QCI_SHIFT)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span> </div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">/*</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment"> * INCL_CB0 (RO)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> *</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> * Shows if IP is configured with “lightweight” 802.1CB at CPU-Port.</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> */</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae5294684d9265ec336d609a11aa1df5e"> 1658</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_INCL_CB0_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3213c3a31c294c5096cc17c5bf316de0"> 1659</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_INCL_CB0_SHIFT (17U)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab1760f0cf0725556a5828471e9eb6f6c"> 1660</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_INCL_CB0_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_PARAM_INCL_CB0_MASK) &gt;&gt; TSW_CENTRAL_CSR_PARAM_INCL_CB0_SHIFT)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">/*</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment"> * TESTMODE (RO)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment"> *</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment"> * Shows if IP is configured in TESTMODE.</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment"> */</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a578a0a3ab6e405589b9fd0d01e264058"> 1667</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_TESTMODE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a87bebe1f90cdbeac6d60cd293340fbfd"> 1668</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_TESTMODE_SHIFT (16U)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a33a6f0dad9068e8ec5a5017df78834fd"> 1669</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_TESTMODE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_PARAM_TESTMODE_MASK) &gt;&gt; TSW_CENTRAL_CSR_PARAM_TESTMODE_SHIFT)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span> </div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">/*</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment"> * TYPE (RO)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment"> *</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment"> * Specify type of switch core</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment"> */</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad704326a1eb6446804ad2a6f1262ba6c"> 1676</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_TYPE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee3ac6652128a1e93901b5ac60f8ff57"> 1677</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_TYPE_SHIFT (8U)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b9d5a814cb9fff30ff3a62267afdbe4"> 1678</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_TYPE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_PARAM_TYPE_MASK) &gt;&gt; TSW_CENTRAL_CSR_PARAM_TYPE_SHIFT)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment">/*</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"> * NPORTS (RO)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment"> *</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> * Number of TSN ports without counting internal CPU port. For TSN-SE, it returns always 2</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment"> */</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ac7f7a517f03f0ab5c330713233394b"> 1685</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_NPORTS_MASK (0xFFU)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4dfb861da1fd67c4fc9c4076ade1e3a4"> 1686</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_NPORTS_SHIFT (0U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a410850b41c654e8a639c1bb2e0af1af1"> 1687</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_PARAM_NPORTS_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_PARAM_NPORTS_MASK) &gt;&gt; TSW_CENTRAL_CSR_PARAM_NPORTS_SHIFT)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">/* Bitfield definition for register: CENTRAL_CSR_CONFIG */</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">/*</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment"> * MSEC_CYCLES (R/W)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> *</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment"> * Number of SYS_CLK cycles during 1 ms. It is required to calculate a correct time</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment"> */</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a31d4620289477986451a7eedb3ecb4ce"> 1695</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa54b37fee94a88af62dd41bd2babfc98"> 1696</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_SHIFT (0U)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab95e9152cbe05269e553724d498a0212"> 1697</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_SHIFT) &amp; TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_MASK)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a384ee278e7a327b44b84066f6baa6cf3"> 1698</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_MASK) &gt;&gt; TSW_CENTRAL_CSR_CONFIG_MSEC_CYCLES_SHIFT)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">/* Bitfield definition for register: CENTRAL_CSR_CB_PARAM */</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">/*</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> * SID_D (RO)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment"> *</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment"> * Number of 802.1CB Stream Identification entries. 2^SID_D entries</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> */</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92f4c4b1a6820c838b575eb1861b013f"> 1706</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CB_PARAM_SID_D_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e643e06171d6c00db1eb7dc77677660"> 1707</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CB_PARAM_SID_D_SHIFT (8U)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af971bb50d875c9871bfbc16de63beecd"> 1708</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CB_PARAM_SID_D_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_CB_PARAM_SID_D_MASK) &gt;&gt; TSW_CENTRAL_CSR_CB_PARAM_SID_D_SHIFT)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">/*</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment"> * FRER_D (RO)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment"> *</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment"> * Number of 802.1CB Recovery Function entries. 2^FRER_D entries.</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment"> */</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06fa3c26edbd91fc33047baf72ec0b12"> 1715</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CB_PARAM_FRER_D_MASK (0xFFU)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e3c59a10107dd00cae4f5b9a5e19780"> 1716</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CB_PARAM_FRER_D_SHIFT (0U)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1008c9391073c516485257909c510126"> 1717</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_CB_PARAM_FRER_D_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_CB_PARAM_FRER_D_MASK) &gt;&gt; TSW_CENTRAL_CSR_CB_PARAM_FRER_D_SHIFT)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">/* Bitfield definition for register: CENTRAL_CSR_QCI_CTRL_PARAM */</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">/*</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment"> * QCI_GTD (RO)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment"> *</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment"> * (Log) gate table depth. 2**GTD entries.</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> */</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa8a0398e35e100ab4a48ca55287271c"> 1725</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_GTD_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab11d61164b20126f38db6033b35ae468"> 1726</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_GTD_SHIFT (16U)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e2421ea413bb6c1869bf09d4fecd766"> 1727</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_GTD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_GTD_MASK) &gt;&gt; TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_GTD_SHIFT)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span> </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment">/*</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment"> * QCI_FMD (RO)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment"> *</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> * (Log) flow meter depth. 2**FMD entries.</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> */</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e7ad4c0ffe5ac6cdf3282f8390a2d2c"> 1734</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FMD_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66e781e1694883d8283f39580346e5e8"> 1735</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FMD_SHIFT (8U)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9d9fca2a4461b287418e4e46d412316"> 1736</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FMD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FMD_MASK) &gt;&gt; TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FMD_SHIFT)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">/*</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"> * QCI_FTD (RO)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment"> *</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> * (Log) filter table depth. 2**FTD entries.</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> */</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#add611e80246ffd789006593da2d320bb"> 1743</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FTD_MASK (0xFFU)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa4b23f2005d2d7dabbb1b954f78df74f"> 1744</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FTD_SHIFT (0U)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69342d2098070eb0c47b5650cf2a9200"> 1745</a></span><span class="preprocessor">#define TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FTD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FTD_MASK) &gt;&gt; TSW_CENTRAL_CSR_QCI_CTRL_PARAM_QCI_FTD_SHIFT)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_HWCFG */</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">/*</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> * FMD (RO)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> *</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * FMD – parameter</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> */</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69493d4155d129366c932764e0438468"> 1753</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_FMD_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12333fcd683949e693e609b8802cc432"> 1754</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_FMD_SHIFT (16U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a54e6b14800907a6faccc3acbdbfbb8f9"> 1755</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_FMD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_HWCFG_FMD_MASK) &gt;&gt; TSW_CENTRAL_QCI_HWCFG_FMD_SHIFT)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">/*</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment"> * GTD (RO)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment"> *</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment"> * GTD – parameter</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> */</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e70c406df308bce765b0e1e7b503919"> 1762</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_GTD_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5b9b382e63619ea5036b6220bed633a2"> 1763</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_GTD_SHIFT (8U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0cbb9b332e940e1f5307ef87dcaa6b1d"> 1764</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_GTD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_HWCFG_GTD_MASK) &gt;&gt; TSW_CENTRAL_QCI_HWCFG_GTD_SHIFT)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">/*</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment"> * FTD (RO)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment"> *</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment"> * FTD – parameter</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment"> */</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e9b9798cd9aad5d0253a910e1fb7258"> 1771</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_FTD_MASK (0xFFU)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f94da898e14b468cb54156dce471b92"> 1772</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_FTD_SHIFT (0U)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6d6bc04ad0e1d72f8ee1be5297fcf362"> 1773</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_HWCFG_FTD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_HWCFG_FTD_MASK) &gt;&gt; TSW_CENTRAL_QCI_HWCFG_FTD_SHIFT)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span> </div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_FILTERSEL */</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment">/*</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment"> * INDEX (R/W)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment"> *</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> * Filter select index</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment"> * Any written value larger than the maximum index</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment"> * (2**FTD-1) will result in a read-back value of &lt;0&gt;.</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"> */</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed857cf788d117836f771e1c75cd1846"> 1783</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FILTERSEL_INDEX_MASK (0xFFU)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6e8db6cc73c8cca3a77475ef8e140b0"> 1784</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FILTERSEL_INDEX_SHIFT (0U)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a114059e0a03d2bac1476a61be4d4dbec"> 1785</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FILTERSEL_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FILTERSEL_INDEX_SHIFT) &amp; TSW_CENTRAL_QCI_FILTERSEL_INDEX_MASK)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93ca5abd32078ec5a1e3ebd208d84959"> 1786</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FILTERSEL_INDEX_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FILTERSEL_INDEX_MASK) &gt;&gt; TSW_CENTRAL_QCI_FILTERSEL_INDEX_SHIFT)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_METERSEL */</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">/*</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment"> * INDEX (R/W)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> *</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> * Flowmeter select index</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> * Any written value larger than the maximum index</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment"> * (2**FMD-1) will result in a read-back value of &lt;0&gt;.</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment"> */</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a340f3a2a0f33f641809ebfb1ee5d8e4f"> 1796</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_METERSEL_INDEX_MASK (0xFFU)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a6f7f40038e89784738ed56a78de952"> 1797</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_METERSEL_INDEX_SHIFT (0U)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee0a17736e6dc1143a01c161ff2fcfa2"> 1798</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_METERSEL_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_METERSEL_INDEX_SHIFT) &amp; TSW_CENTRAL_QCI_METERSEL_INDEX_MASK)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abaec3413af6c4022a9092784dcf05425"> 1799</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_METERSEL_INDEX_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_METERSEL_INDEX_MASK) &gt;&gt; TSW_CENTRAL_QCI_METERSEL_INDEX_SHIFT)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_GATESEL */</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">/*</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * INDEX (R/W)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> *</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> * Gate select index</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> * Any written value larger than the maximum index</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment"> * (2**GTD-1) will result in a read-back value of &lt;0&gt;.</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment"> */</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a02b5aaf19415641bf727ab24e4ef9171"> 1809</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GATESEL_INDEX_MASK (0xFFU)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06e2b4fc13e0dff61cc6e713b2fb466a"> 1810</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GATESEL_INDEX_SHIFT (0U)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae777838ab0681ea3a453ffbeb8a2dcb6"> 1811</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GATESEL_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GATESEL_INDEX_SHIFT) &amp; TSW_CENTRAL_QCI_GATESEL_INDEX_MASK)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9d8f3d865a68435e79ccf46af22f22b3"> 1812</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GATESEL_INDEX_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GATESEL_INDEX_MASK) &gt;&gt; TSW_CENTRAL_QCI_GATESEL_INDEX_SHIFT)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span> </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_FCTRL */</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">/*</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> * ENBLK (R/W)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"> *</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment"> * Enable blocking of oversized frames</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment"> * (802.1Qci – 8.6.5.1.1 (g))</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment"> */</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aabf952739682c385303420219a3b9dd4"> 1821</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENBLK_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a4011c7f8bfb4634015621e4f1f8b2a"> 1822</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENBLK_SHIFT (31U)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a390e18ff6f9fbdd0519fb8d41ff83e0c"> 1823</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENBLK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_ENBLK_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_ENBLK_MASK)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8cbe69366cd9734ab50bb0185d4a301c"> 1824</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENBLK_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_ENBLK_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_ENBLK_SHIFT)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment">/*</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> * ENFSZ (R/W)</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment"> *</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment"> * 0: No frame size check</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment"> * 1: Frame size checking, size defined by FSIZE.MXSZ</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment"> * (802.1Qci – 8.6.5.1.1 (e.1))</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment"> */</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1bddfa958c480ab8f6cde98497503afe"> 1833</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFSZ_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a517ba5822cc8974f05921a411ff52491"> 1834</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFSZ_SHIFT (30U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a285296c0bb4026c6da35e0915bc10e6e"> 1835</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFSZ_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_ENFSZ_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_ENFSZ_MASK)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af50b8de6bc4782a9dc8cc5d7c13f92fa"> 1836</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFSZ_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_ENFSZ_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_ENFSZ_SHIFT)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment">/*</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * ENFID (R/W)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> *</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment"> * 0: No Flow Meter</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment"> * 1: Enable Flow Metering</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment"> * (802.1Qci – 8.6.5.1.1 (e.2))</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment"> */</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe14b4c2f3ecd550922373c2bb86abf4"> 1845</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFID_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a39fe995bf061b3b227f8af27c203a3cf"> 1846</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFID_SHIFT (29U)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a87e3d700152f6bd9363777a46234bff4"> 1847</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_ENFID_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_ENFID_MASK)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae58ae9f64d72e6902b99ebf9ae2e6f77"> 1848</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENFID_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_ENFID_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_ENFID_SHIFT)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment">/*</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> * ENSID (R/W)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment"> *</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment"> * 0: Filter match any SID value</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment"> * 1: Filter match SID value</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment"> * (802.1Qci – 8.6.5.1.1 (b))</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment"> */</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa1ae8c4a874246a2e2e3e35aae455fa3"> 1857</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENSID_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4d13773763679cdd4bfc67ee91f7633a"> 1858</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENSID_SHIFT (28U)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af28cd37a1ee27176c303991264d29b1b"> 1859</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENSID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_ENSID_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_ENSID_MASK)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acf8ac5c9c40665127906a9bb1327870c"> 1860</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENSID_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_ENSID_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_ENSID_SHIFT)</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">/*</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment"> * ENPCP (R/W)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment"> *</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment"> * 0: Filter match any PCP value</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment"> * 1: Filter match PCP value</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment"> * (802.1Qci – 8.6.5.1.1 (c))</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment"> */</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66378777b3fa273925aefa155034892c"> 1869</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENPCP_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab9a83afb2fc43909094a023936f19128"> 1870</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENPCP_SHIFT (27U)</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a23011588da688b530b192af7dd97c181"> 1871</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENPCP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_ENPCP_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_ENPCP_MASK)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a201939b264a727f0256868f259aa8715"> 1872</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_ENPCP_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_ENPCP_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_ENPCP_SHIFT)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span> </div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">/*</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment"> * PCP (R/W)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment"> *</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment"> * Filter priority code point, if enabled by ENPCP</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment"> */</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afdcd115355be45a0868e38e5e1d088ad"> 1879</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_PCP_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a710f251266168b01cae79544432d5a18"> 1880</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_PCP_SHIFT (24U)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f367e2f7ab6e957250fcad7a72aa6b9"> 1881</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_PCP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_PCP_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_PCP_MASK)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae918c97b4cdb876496ee9ec161aba537"> 1882</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_PCP_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_PCP_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_PCP_SHIFT)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span> </div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment">/*</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment"> * FMD (R/W)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment"> *</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment"> * Associated Flow Meter – if enabled by ENFID</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment"> */</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82356ae7d459748a8b8003c81e411586"> 1889</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_FMD_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a662b359923e460ef43f6f14c793ee47e"> 1890</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_FMD_SHIFT (16U)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af23df2119a587af1c7f3e14506bcda3d"> 1891</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_FMD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_FMD_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_FMD_MASK)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af7454de160c5db9774c8323ab1b1fd3a"> 1892</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_FMD_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_FMD_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_FMD_SHIFT)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">/*</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment"> * GID (R/W)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment"> *</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment"> * Associated Gate</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment"> */</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab85a445f9db91acfc766f64241a3c838"> 1899</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_GID_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ba5227540d7753c50449aea0be91f4d"> 1900</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_GID_SHIFT (8U)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13cac4c24a97202619040d31ac30419b"> 1901</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_GID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_GID_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_GID_MASK)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98224f1da06b4f220008b405f7d58a4f"> 1902</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_GID_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_GID_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_GID_SHIFT)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span> </div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">/*</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment"> * SID (R/W)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment"> *</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment"> * Filter Stream ID – if enabled by ENSID</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment"> */</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ff7ad81002560cff9c0c298ef42d4e1"> 1909</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_SID_MASK (0xFFU)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8aa15ff0dd847fce1938d5721357bdaf"> 1910</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_SID_SHIFT (0U)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7535785297eaa8c0a8bf63b83faabf66"> 1911</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_SID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FCTRL_SID_SHIFT) &amp; TSW_CENTRAL_QCI_FCTRL_SID_MASK)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0dfbeffd959cf9dd97dee734d944bf23"> 1912</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FCTRL_SID_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FCTRL_SID_MASK) &gt;&gt; TSW_CENTRAL_QCI_FCTRL_SID_SHIFT)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span> </div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_FSIZE */</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">/*</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment"> * BLK (R/WC)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment"> *</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment"> * Stream blocked due to oversize frame.</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment"> * Write &lt;1&gt; to clear.</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment"> * (802.1Qci – 8.6.5.1.1 (h))</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment"> */</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab2037b2c27faf9f1e47687f954cc0c2a"> 1922</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_BLK_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a440ec40b3320914d114131a3919741da"> 1923</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_BLK_SHIFT (31U)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac63c840190c29c7eeb77f9655b30f9a5"> 1924</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_BLK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FSIZE_BLK_SHIFT) &amp; TSW_CENTRAL_QCI_FSIZE_BLK_MASK)</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac524f370dadf0035dc386c657cde64e5"> 1925</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_BLK_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FSIZE_BLK_MASK) &gt;&gt; TSW_CENTRAL_QCI_FSIZE_BLK_SHIFT)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span> </div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">/*</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment"> * MXSZ (R/W)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment"> *</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment"> * Maximum-SDU size in octets</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment"> */</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7ed9635fe79897880e4e65c60c16b82"> 1932</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_MXSZ_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a88b1aed09db15a1dca928855aced7c3f"> 1933</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_MXSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a42ba775309f8abc7ac4471f71823bf89"> 1934</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_MXSZ_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_FSIZE_MXSZ_SHIFT) &amp; TSW_CENTRAL_QCI_FSIZE_MXSZ_MASK)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af43cadda640d35d4b54a805ef0ef2d49"> 1935</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_FSIZE_MXSZ_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_FSIZE_MXSZ_MASK) &gt;&gt; TSW_CENTRAL_QCI_FSIZE_MXSZ_SHIFT)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span> </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">/* Bitfield definition for register array: QCI_CNT */</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">/*</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment"> *</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment"> * Filter counter (see 802.1Qci 8.6.5.1.1 f)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment"> * CNT0: Frames that matched filter</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment"> * CNT1: Frames that passed gate</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> * CNT2: Frames that did not pass gate</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> * CNT3: Frames that passed Maximum-SDU size check</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> * CNT4: Frames that did not pass size check</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> * CNT5: Frames discarded by Flow Meter operation</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment"> * Counters starting at value &lt;0&gt; after reset.</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment"> */</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b8aa180ed6f2d0a090931101d94ca8e"> 1950</a></span><span class="preprocessor">#define TSW_QCI_CNT_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab7e640fc14d711e441cc30ef92f1988b"> 1951</a></span><span class="preprocessor">#define TSW_QCI_CNT_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2f1cfd788c4442348f1cf5e38b9a7320"> 1952</a></span><span class="preprocessor">#define TSW_QCI_CNT_VALUE_GET(x) (((uint32_t)(x) &amp; TSW_QCI_CNT_VALUE_MASK) &gt;&gt; TSW_QCI_CNT_VALUE_SHIFT)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_MCTRL */</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment">/*</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment"> * RESET (WO)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment"> *</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment"> * Flow Meter reset – self-resetting to &lt;0&gt;</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"> */</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab1598563d08892d444866f02d0e4da5f"> 1960</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_RESET_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2aeb121aeaf753c1705da684832b1d2"> 1961</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_RESET_SHIFT (31U)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af94c53d5abf45a94d38da40384919978"> 1962</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_MCTRL_RESET_SHIFT) &amp; TSW_CENTRAL_QCI_MCTRL_RESET_MASK)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad7b32ce5c162968928e83b2a7c6c4f7a"> 1963</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_RESET_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_MCTRL_RESET_MASK) &gt;&gt; TSW_CENTRAL_QCI_MCTRL_RESET_SHIFT)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span> </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment">/*</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment"> * MAFR (RO)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment"> *</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment"> * MarkAllFramesRed – cleared by RESET</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (j))</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment"> */</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee94f6d81d1f443d436547c125513b0d"> 1971</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFR_MASK (0x10U)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe54994a4b4055a5d1f66f656e27c33c"> 1972</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFR_SHIFT (4U)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3513d701f5dea1b113dd355eba4af95"> 1973</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFR_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_MCTRL_MAFR_MASK) &gt;&gt; TSW_CENTRAL_QCI_MCTRL_MAFR_SHIFT)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">/*</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"> * MAFREN (R/W)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> *</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment"> * MarkAllFramesRedEnable</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (i))</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment"> */</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a707cabc5f31622510a91a978507ff6aa"> 1981</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFREN_MASK (0x8U)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5335dd51f30f3d0eef3d69047f08890"> 1982</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFREN_SHIFT (3U)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa43fa6ecb448511d65504b7541321c19"> 1983</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFREN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_MCTRL_MAFREN_SHIFT) &amp; TSW_CENTRAL_QCI_MCTRL_MAFREN_MASK)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a312d0022cf04f3b38b613543292aea60"> 1984</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_MAFREN_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_MCTRL_MAFREN_MASK) &gt;&gt; TSW_CENTRAL_QCI_MCTRL_MAFREN_SHIFT)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">/*</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> * DOY (R/W)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment"> *</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment"> * DropOnYellow</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (h))</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment"> */</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae577e15ffdd2b130d7e4fb9821953e31"> 1992</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_DOY_MASK (0x4U)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68a6a9162fa693bc342c1e7148e552d6"> 1993</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_DOY_SHIFT (2U)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ec9e7e1a499bb4088177b8c3aaa51f6"> 1994</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_DOY_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_MCTRL_DOY_SHIFT) &amp; TSW_CENTRAL_QCI_MCTRL_DOY_MASK)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a954d6944cd68e039a68bad9ac2685428"> 1995</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_DOY_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_MCTRL_DOY_MASK) &gt;&gt; TSW_CENTRAL_QCI_MCTRL_DOY_SHIFT)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span> </div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">/*</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment"> * CM (R/W)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment"> *</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * Color mode – functionally unused</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (g))</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> */</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e461ac36fd03bcfc2cd5f3fdc4b5eb2"> 2003</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CM_MASK (0x2U)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a689e1ae9f13221e863509053dbdd5952"> 2004</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CM_SHIFT (1U)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeaa71bb858db53e5158b43288c62adaf"> 2005</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_MCTRL_CM_SHIFT) &amp; TSW_CENTRAL_QCI_MCTRL_CM_MASK)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d6eb69c2c770e66e777807b67768d12"> 2006</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CM_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_MCTRL_CM_MASK) &gt;&gt; TSW_CENTRAL_QCI_MCTRL_CM_SHIFT)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">/*</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment"> * CF (R/W)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment"> *</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> * Coupling flag</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (f))</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment"> */</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a383b7a103b1f2bfe1f76123e70dc8456"> 2014</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CF_MASK (0x1U)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adeff1b871db95d666007bca2d87b145d"> 2015</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CF_SHIFT (0U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0c8945244d5074e7e5866b05b1a58eb"> 2016</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_MCTRL_CF_SHIFT) &amp; TSW_CENTRAL_QCI_MCTRL_CF_MASK)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adc765f85c411c7b95f1759ec87c87080"> 2017</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_MCTRL_CF_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_MCTRL_CF_MASK) &gt;&gt; TSW_CENTRAL_QCI_MCTRL_CF_SHIFT)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_CIR */</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment">/*</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment"> * CIR (R/W)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> *</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> * Committed information rate – see Chapter 7.5.2.4.</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (b))</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> */</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af423a124831830b834c829a997237383"> 2026</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CIR_CIR_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4cc2fecb9b6c56b46ef8576d5bc69303"> 2027</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CIR_CIR_SHIFT (0U)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa110f93bb226123a2b3bd15a4aafe2fd"> 2028</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CIR_CIR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_CIR_CIR_SHIFT) &amp; TSW_CENTRAL_QCI_CIR_CIR_MASK)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af3c81f1bfb2bdb5e9f1544c12b40cdf0"> 2029</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CIR_CIR_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_CIR_CIR_MASK) &gt;&gt; TSW_CENTRAL_QCI_CIR_CIR_SHIFT)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_CBS */</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">/*</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment"> * CBS (R/W)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment"> *</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment"> * Committed burst size, in bits (not octets!)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (c))</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment"> */</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac96bd03e2b591df877508c04bf74c15e"> 2038</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CBS_CBS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9b1229f8d3999f83ee6f9c03e926e12b"> 2039</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CBS_CBS_SHIFT (0U)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab6a48afe0b83b60b33507fed0fe941b9"> 2040</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CBS_CBS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_CBS_CBS_SHIFT) &amp; TSW_CENTRAL_QCI_CBS_CBS_MASK)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac51e4f2a5dbf87eac27b195a5fca0706"> 2041</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_CBS_CBS_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_CBS_CBS_MASK) &gt;&gt; TSW_CENTRAL_QCI_CBS_CBS_SHIFT)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_EIR */</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment">/*</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment"> * EIR (R/W)</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment"> *</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment"> * Excess information rate – see Chapter 7.5.2.4.</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (d))</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment"> */</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f2a7ff0a91ae1ca85edf55bb0d89cf2"> 2050</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EIR_EIR_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d88aed9abd36fefa01174b2e21b84bc"> 2051</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EIR_EIR_SHIFT (0U)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a966c8818955106481eb37be58c3b3104"> 2052</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EIR_EIR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_EIR_EIR_SHIFT) &amp; TSW_CENTRAL_QCI_EIR_EIR_MASK)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a371c438acc2eb4a7aeb7c5c30bb55d8f"> 2053</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EIR_EIR_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_EIR_EIR_MASK) &gt;&gt; TSW_CENTRAL_QCI_EIR_EIR_SHIFT)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span> </div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_EBS */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">/*</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> * EBS (R/W)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> *</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment"> * Excess burst size, in bits (not octets)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment"> * (802.1Qci – 8.6.5.1.3 (e))</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment"> */</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5de3bd31b9b5b5daccebe7b59646e7e5"> 2062</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EBS_EBS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6b72db09985e38574d5c6e816ddcbd75"> 2063</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EBS_EBS_SHIFT (0U)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9544c483583c88af72edb0019069b1c9"> 2064</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EBS_EBS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_EBS_EBS_SHIFT) &amp; TSW_CENTRAL_QCI_EBS_EBS_MASK)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af1b3f34eed056dce684eb0ae626cb235"> 2065</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_EBS_EBS_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_EBS_EBS_MASK) &gt;&gt; TSW_CENTRAL_QCI_EBS_EBS_SHIFT)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_GCTRL */</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">/*</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment"> * IPV (R/W)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment"> *</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment"> * Administrative internal priority value specification</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (c))</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment"> */</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a720a66769500f57294cf57245e644573"> 2074</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_IPV_MASK (0xE0U)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e6bdd9f0c13daffd4ca94e394affaf7"> 2075</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_IPV_SHIFT (5U)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3b0b93bd34b003538bf77b27713a3464"> 2076</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_IPV_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GCTRL_IPV_SHIFT) &amp; TSW_CENTRAL_QCI_GCTRL_IPV_MASK)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3de4e593f3bfc0dbc8658b77582445e0"> 2077</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_IPV_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GCTRL_IPV_MASK) &gt;&gt; TSW_CENTRAL_QCI_GCTRL_IPV_SHIFT)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span> </div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">/*</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"> * STATE (R/W)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"> *</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment"> * Administrative stream gate state</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (b))</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment"> */</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3879633e756eca75cd1536b620d5dc43"> 2085</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_STATE_MASK (0x10U)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a853145e68f7b9e93e23b64cf13f26d2b"> 2086</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_STATE_SHIFT (4U)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5161359794f33ebdcf32d682afc86cd8"> 2087</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_STATE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GCTRL_STATE_SHIFT) &amp; TSW_CENTRAL_QCI_GCTRL_STATE_MASK)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66cc5e11371345af3183aff4a777bf0a"> 2088</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_STATE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GCTRL_STATE_MASK) &gt;&gt; TSW_CENTRAL_QCI_GCTRL_STATE_SHIFT)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">/*</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> * CDOEE (R/W)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> *</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment"> * Gate – ClosedDueToOctetsExceededEnable</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (f))</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment"> */</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c7078736cd7d9c1df6097b7c2a8bca7"> 2096</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDOEE_MASK (0x8U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c57f78ac4f0be715f61951a09e12145"> 2097</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDOEE_SHIFT (3U)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6db1601894e3956112c8247fbb8da568"> 2098</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDOEE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GCTRL_CDOEE_SHIFT) &amp; TSW_CENTRAL_QCI_GCTRL_CDOEE_MASK)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98d7a2b32502c0fc8409739f98dae395"> 2099</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDOEE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GCTRL_CDOEE_MASK) &gt;&gt; TSW_CENTRAL_QCI_GCTRL_CDOEE_SHIFT)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">/*</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment"> * CDIRE (R/W)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> *</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"> * Gate – ClosedDueToInvalidRxEnable</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (d))</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment"> */</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a14b088bb5eee80a5694991747bdd9fe7"> 2107</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDIRE_MASK (0x4U)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed90e19637ba3a0aae4b49eae8140489"> 2108</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDIRE_SHIFT (2U)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c09f27ae39c7eee3d83b4298befb07a"> 2109</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDIRE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GCTRL_CDIRE_SHIFT) &amp; TSW_CENTRAL_QCI_GCTRL_CDIRE_MASK)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad9ce683c009ddcf441c86328fc7dbcec"> 2110</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CDIRE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GCTRL_CDIRE_MASK) &gt;&gt; TSW_CENTRAL_QCI_GCTRL_CDIRE_SHIFT)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span> </div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">/*</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment"> * CFGCH (R/W)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment"> *</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment"> * Gate – change config (self-resetting to &lt;0&gt;)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment"> */</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa850f2d3d96b54e04656da398cc6fc7f"> 2117</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CFGCH_MASK (0x2U)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab6bcf58eeaf975c1ab6ecbe5dc50d43d"> 2118</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CFGCH_SHIFT (1U)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae022a3a5495a11d0e2392c640a69c712"> 2119</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CFGCH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GCTRL_CFGCH_SHIFT) &amp; TSW_CENTRAL_QCI_GCTRL_CFGCH_MASK)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebb2ee0d66d5bec3709583a17648cf32"> 2120</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_CFGCH_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GCTRL_CFGCH_MASK) &gt;&gt; TSW_CENTRAL_QCI_GCTRL_CFGCH_SHIFT)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span> </div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment">/*</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment"> * EN (R/W)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment"> *</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment"> * Gate control – enable</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment"> */</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a46de21705dc9abbfab1305a6513a2354"> 2127</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5800b36a97af98efb19c532a4b30a39e"> 2128</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2715d6c9c17749765eff864f65aa9616"> 2129</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GCTRL_EN_SHIFT) &amp; TSW_CENTRAL_QCI_GCTRL_EN_MASK)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc1e3bebb5d1807e4cd80906179953c9"> 2130</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GCTRL_EN_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GCTRL_EN_MASK) &gt;&gt; TSW_CENTRAL_QCI_GCTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_GSTATUS */</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment">/*</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment"> * IPV (RO)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment"> *</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment"> * Operational internal priority value specification</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (c))</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment"> */</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c9eefa830d97ce83c7400dc26bc6b4e"> 2139</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_IPV_MASK (0xE0U)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c7c393a4155f5beb43c815946fc6353"> 2140</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_IPV_SHIFT (5U)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a10527bfbe7c1d710b65b61ceebbb84ac"> 2141</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_IPV_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GSTATUS_IPV_MASK) &gt;&gt; TSW_CENTRAL_QCI_GSTATUS_IPV_SHIFT)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">/*</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment"> * STATE (RO)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment"> *</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment"> * Operational stream gate state</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (b))</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment"> */</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#accb7aea5010873716234030fcbdf0dff"> 2149</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_STATE_MASK (0x10U)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e6d3b77112f105f4a56444598f01bb8"> 2150</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_STATE_SHIFT (4U)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ec355d9b90345f62342f143af08ded7"> 2151</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_STATE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GSTATUS_STATE_MASK) &gt;&gt; TSW_CENTRAL_QCI_GSTATUS_STATE_SHIFT)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment">/*</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment"> * CDOE (WC)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> *</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> * Gate – ClosedDueToOctetsExceeded. Write &lt;1&gt; to</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> * clear.</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (g))</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment"> */</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c73a4800ac23594b90249bd77029512"> 2160</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDOE_MASK (0x8U)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a95c25e9704f0d9845289b74fb04ac4a8"> 2161</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDOE_SHIFT (3U)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab01a1da9b1603d507d0c670b644d743e"> 2162</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDOE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GSTATUS_CDOE_SHIFT) &amp; TSW_CENTRAL_QCI_GSTATUS_CDOE_MASK)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a01b0a43dbbeccdea9843938fb41bb498"> 2163</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDOE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GSTATUS_CDOE_MASK) &gt;&gt; TSW_CENTRAL_QCI_GSTATUS_CDOE_SHIFT)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">/*</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment"> * CDIR (WC)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> *</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> * Gate – ClosedDueToInvalidRx. Write &lt;1&gt; to clear.</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment"> * (802.1Qci – 8.6.5.1.2 (e))</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment"> */</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae17e9bc6d4709288a84f500e5e0d1b80"> 2171</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDIR_MASK (0x4U)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0354bf1868005d51d4c963b8f37c99b1"> 2172</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDIR_SHIFT (2U)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0ac3887f10229e6f784ff2e9f2ceef37"> 2173</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDIR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GSTATUS_CDIR_SHIFT) &amp; TSW_CENTRAL_QCI_GSTATUS_CDIR_MASK)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ca0b78da93ad09cc95e0ae9de597ae5"> 2174</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CDIR_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GSTATUS_CDIR_MASK) &gt;&gt; TSW_CENTRAL_QCI_GSTATUS_CDIR_SHIFT)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">/*</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment"> * CFGP (RO)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment"> *</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment"> * Configuration change pending</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment"> */</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ffdc5192e439f6ebd444f954dbb41a4"> 2181</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGP_MASK (0x2U)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adc4bd35f39a328712dfd283ca562397e"> 2182</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGP_SHIFT (1U)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aacdacb5c75e3146a0c483eeeee79dbf1"> 2183</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGP_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GSTATUS_CFGP_MASK) &gt;&gt; TSW_CENTRAL_QCI_GSTATUS_CFGP_SHIFT)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span> </div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">/*</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> * CFGERR (WC)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> *</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> * Configuration change error. Write &lt;1&gt; to clear.</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment"> */</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a586e8b6ebe174960c70f16c77df10c7e"> 2190</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGERR_MASK (0x1U)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad76f5072da3f3e0f8039ae1e1431097b"> 2191</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGERR_SHIFT (0U)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a489a3a0a944cd3cb98bf204d76cab3"> 2192</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GSTATUS_CFGERR_SHIFT) &amp; TSW_CENTRAL_QCI_GSTATUS_CFGERR_MASK)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1583ab613d697cd487eff77534495b79"> 2193</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GSTATUS_CFGERR_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GSTATUS_CFGERR_MASK) &gt;&gt; TSW_CENTRAL_QCI_GSTATUS_CFGERR_SHIFT)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span> </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_GLISTINDEX */</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment">/*</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment"> * IDX (R/W)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment"> *</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"> * Admin list pointer, select entry 0 – 15.</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment"> */</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb000fc4d291dff473ec9ebd7fcfa217"> 2201</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GLISTINDEX_IDX_MASK (0xFU)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab1408a51b179cfa3c829128e1bcff39c"> 2202</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GLISTINDEX_IDX_SHIFT (0U)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a10da74e0882e0c26438361457aab300c"> 2203</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GLISTINDEX_IDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_GLISTINDEX_IDX_SHIFT) &amp; TSW_CENTRAL_QCI_GLISTINDEX_IDX_MASK)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a51d9ac35478b23374c14274f4c691822"> 2204</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_GLISTINDEX_IDX_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_GLISTINDEX_IDX_MASK) &gt;&gt; TSW_CENTRAL_QCI_GLISTINDEX_IDX_SHIFT)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span> </div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_LISTLEN */</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">/*</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment"> * OLEN (RO)</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment"> *</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> * Operational list length</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment"> */</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a471f967616e4fc6881add2229f3baba3"> 2212</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_OLEN_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19da9fa5dd080ac01ca1f1d376cbb56f"> 2213</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_OLEN_SHIFT (16U)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a89bedc2965bf8e4af05b30d2116971"> 2214</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_OLEN_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_LISTLEN_OLEN_MASK) &gt;&gt; TSW_CENTRAL_QCI_LISTLEN_OLEN_SHIFT)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">/*</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment"> * ALEN (R/W)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment"> *</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment"> * Administrative list length</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> */</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e0a720574037f8c2a86162b00746803"> 2221</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_ALEN_MASK (0xFU)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab420e7c22bf523366bde64f74b771b77"> 2222</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_ALEN_SHIFT (0U)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a60372f59f7332a749410d1b62910988a"> 2223</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_ALEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_LISTLEN_ALEN_SHIFT) &amp; TSW_CENTRAL_QCI_LISTLEN_ALEN_MASK)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8f0f3919dc2686987361ba327cc1abd2"> 2224</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_LISTLEN_ALEN_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_LISTLEN_ALEN_MASK) &gt;&gt; TSW_CENTRAL_QCI_LISTLEN_ALEN_SHIFT)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span> </div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_ACYCLETM */</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">/*</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment"> * ACT (R/W)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment"> *</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment"> * Administrative cycle time length, nanoseconds.</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment"> */</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4423f4bd352b67cba840e9323d1dc92"> 2232</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ACYCLETM_ACT_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa964a5a0ab9e452fe1efb1fbcebf6b70"> 2233</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ACYCLETM_ACT_SHIFT (0U)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc8b5cc1496cd11501c25b95b47a0ddb"> 2234</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ACYCLETM_ACT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_ACYCLETM_ACT_SHIFT) &amp; TSW_CENTRAL_QCI_ACYCLETM_ACT_MASK)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a48a96215a18828020b78322c83ff05b7"> 2235</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ACYCLETM_ACT_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_ACYCLETM_ACT_MASK) &gt;&gt; TSW_CENTRAL_QCI_ACYCLETM_ACT_SHIFT)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span> </div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_ABASETM_L */</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment">/*</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment"> * ABTL (R/W)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment"> *</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment"> * Administrative base time. Nanoseconds and seconds part. Cycle starts after becoming operational when time is reached by inputs &lt;rtc_sec&gt; and &lt;rtc_ns&gt;.</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment"> */</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf5935052b5766c06d5762b69d575265"> 2243</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_L_ABTL_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a0ea86d8f14f21c1482d8d72fdcd8d7"> 2244</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_L_ABTL_SHIFT (0U)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e7d412218d642146960cf76007abfa8"> 2245</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_L_ABTL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_ABASETM_L_ABTL_SHIFT) &amp; TSW_CENTRAL_QCI_ABASETM_L_ABTL_MASK)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98af39feed22217f30d3936b2933f420"> 2246</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_L_ABTL_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_ABASETM_L_ABTL_MASK) &gt;&gt; TSW_CENTRAL_QCI_ABASETM_L_ABTL_SHIFT)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span> </div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_ABASETM_H */</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">/*</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment"> * ABTH (R/W)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment"> *</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> */</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a20bb13614de1447b1f6bade2e46b4081"> 2253</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_H_ABTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac962bbdedfd47b48c6906335cb7d5885"> 2254</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_H_ABTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e54e0b8860847f4852a48f1033b5d89"> 2255</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_H_ABTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_ABASETM_H_ABTH_SHIFT) &amp; TSW_CENTRAL_QCI_ABASETM_H_ABTH_MASK)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa6bb3f852f91230f5618a26a2a93ca25"> 2256</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_ABASETM_H_ABTH_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_ABASETM_H_ABTH_MASK) &gt;&gt; TSW_CENTRAL_QCI_ABASETM_H_ABTH_SHIFT)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span> </div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_AENTRY_CTRL */</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">/*</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment"> * STATE (R/W)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment"> *</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> * AdminList – gate state (1: open)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment"> */</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a0399e6f712b92fb805075756af4996"> 2264</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90485a8f10cc3eadea45a7bdad508481"> 2265</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_SHIFT (31U)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab28c6e14b74a0532b2eac018a3d8effe"> 2266</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_SHIFT) &amp; TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_MASK)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9cc227a0feffe589054913d9d3025ef1"> 2267</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_CTRL_STATE_SHIFT)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">/*</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment"> * IPV (R/W)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment"> *</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment"> * AdminList – IPV</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment"> */</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab60b3cafb62bde9e0b4c0b02e2468dd1"> 2274</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_MASK (0x70000000UL)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7de03f5da594a8e2ec87c5a3f950cdb9"> 2275</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_SHIFT (28U)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a20b7576c63fc23f359440170a36137fe"> 2276</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_SHIFT) &amp; TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_MASK)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a006b9632e5478f6c13361931abb30881"> 2277</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_CTRL_IPV_SHIFT)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span> </div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment">/*</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> * OCT (R/W)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment"> *</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment"> * AdminList – maximum octets (0 – disabled)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment"> */</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e0839c2f0a002ce464422bcb2dbb063"> 2284</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c9e96a7380571e748bfcb1512f6bfd2"> 2285</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_SHIFT (0U)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a94cdda94438e17a754962241be278a2d"> 2286</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_SHIFT) &amp; TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_MASK)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ddac46478986d91d8200a35837a995f"> 2287</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_CTRL_OCT_SHIFT)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span> </div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_AENTRY_AENTRY_IVAL */</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">/*</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment"> * IVAL (R/W)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment"> *</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment"> * AdminList – time interval in clock ticks</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment"> */</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68e3abfe7b0181364079679563b9e9fe"> 2295</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28db65ea1e0d237b779266b247b6a5b8"> 2296</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_SHIFT (0U)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b9f20ac800bbb1d9491fc9a0df618a7"> 2297</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_SHIFT) &amp; TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_MASK)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55202425d38dcffee99ad2a9e0624187"> 2298</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_AENTRY_IVAL_IVAL_SHIFT)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span> </div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_AENTRY_OCYCLETM */</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">/*</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment"> * OCT (RO)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment"> *</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="comment"> * OperCycleTime in nanoseconds</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment"> */</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac64b83460ca7d7c204178b4963f25cef"> 2306</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OCYCLETM_OCT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b3f6e10d9ca8732a81c969380d73867"> 2307</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OCYCLETM_OCT_SHIFT (0U)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab00a0346487b93dc86ca00ca0f87477f"> 2308</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OCYCLETM_OCT_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_OCYCLETM_OCT_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_OCYCLETM_OCT_SHIFT)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span> </div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_AENTRY_OBASETM_L */</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment">/*</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment"> * OBTL (RO)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment"> *</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment"> * OperBaseTime – nanoseconds and seconds. Constantly</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment"> * updated – OperBaseTime + N * OperCycleTimt. Might</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment"> * be non-normalized.</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment"> */</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9267fc6ebb1cedb71b21fd022f46bdc1"> 2318</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OBASETM_L_OBTL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac000c7412b90cb25f37a3096e867f5b0"> 2319</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OBASETM_L_OBTL_SHIFT (0U)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90c0b46375ab8d0a83a75e835624c265"> 2320</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OBASETM_L_OBTL_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_OBASETM_L_OBTL_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_OBASETM_L_OBTL_SHIFT)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span> </div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">/* Bitfield definition for register: CENTRAL_QCI_AENTRY_OBASETM_H */</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">/*</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment"> * OBTH (RO)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment"> *</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment"> */</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a71e3321950c4b76835326bab284860fb"> 2327</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OBASETM_H_OBTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1eae131cd5995dd7859011606d106f23"> 2328</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OBASETM_H_OBTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a96957a6f505b57f86f5a4cd075e41632"> 2329</a></span><span class="preprocessor">#define TSW_CENTRAL_QCI_AENTRY_OBASETM_H_OBTH_GET(x) (((uint32_t)(x) &amp; TSW_CENTRAL_QCI_AENTRY_OBASETM_H_OBTH_MASK) &gt;&gt; TSW_CENTRAL_QCI_AENTRY_OBASETM_H_OBTH_SHIFT)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span> </div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment">/* Bitfield definition for register: MM2S_DMA_CR */</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment">/*</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment"> * MXLEN (RW)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span><span class="comment"> *</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span><span class="comment"> * max axi burst size</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment"> */</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78244a2da19dc99886030fdeaa5f2c87"> 2337</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_MXLEN_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a97a11f26d4f3f2236f7f9acfd6770bd3"> 2338</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_MXLEN_SHIFT (24U)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f5be439fce7d92f68b59919a420ffdc"> 2339</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_MXLEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_DMA_CR_MXLEN_SHIFT) &amp; TSW_MM2S_DMA_CR_MXLEN_MASK)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c6e6decdacba9e80a11b8e0ed7c6939"> 2340</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_MXLEN_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CR_MXLEN_MASK) &gt;&gt; TSW_MM2S_DMA_CR_MXLEN_SHIFT)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span> </div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment">/*</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> * IRQEN (RW)</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment"> *</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment"> * interrupt request enable</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment"> */</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a356b315913345caae8a8c08ddba9a25d"> 2347</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_IRQEN_MASK (0x8U)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d67a943d8b7aac6d681274aba431b1d"> 2348</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_IRQEN_SHIFT (3U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1615be824df659f2908274a20b606982"> 2349</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_IRQEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_DMA_CR_IRQEN_SHIFT) &amp; TSW_MM2S_DMA_CR_IRQEN_MASK)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af47849a2f302cc39211331404de7550a"> 2350</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_IRQEN_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CR_IRQEN_MASK) &gt;&gt; TSW_MM2S_DMA_CR_IRQEN_SHIFT)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">/*</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> * RESET (WO)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment"> *</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment"> * do reset when active</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment"> */</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab02d98ed87e15e8ad8d4d65b0ab8266f"> 2357</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RESET_MASK (0x4U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade10ce9f18ed78edbdeab92fa2a76500"> 2358</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RESET_SHIFT (2U)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78d563d9c8e9839110363b672ee1c0f9"> 2359</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_DMA_CR_RESET_SHIFT) &amp; TSW_MM2S_DMA_CR_RESET_MASK)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a720f871172cf7a9f8c8be194ebd0d185"> 2360</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RESET_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CR_RESET_MASK) &gt;&gt; TSW_MM2S_DMA_CR_RESET_SHIFT)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span> </div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">/*</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment"> * SOE (RW)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment"> *</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment"> * stop on error flag</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment"> */</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a70bda4f378a402ca1036cf26fdd8f59d"> 2367</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_SOE_MASK (0x2U)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace670e595f0ce45e25d987fedeba1bb8"> 2368</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_SOE_SHIFT (1U)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af421bde364e68d4001449efbfe54a156"> 2369</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_SOE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_DMA_CR_SOE_SHIFT) &amp; TSW_MM2S_DMA_CR_SOE_MASK)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1495e299a1e95d8698b773b889d81c9c"> 2370</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_SOE_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CR_SOE_MASK) &gt;&gt; TSW_MM2S_DMA_CR_SOE_SHIFT)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span> </div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">/*</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment"> * RUN (RW)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment"> *</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment"> * run command from queue to data mover</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment"> */</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e534ed71d27e79f550bd4a1553877bb"> 2377</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RUN_MASK (0x1U)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afd2516b8fe37d3471c2ed12c9f597a3f"> 2378</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RUN_SHIFT (0U)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a16e58515d6bd3d52bb8a18a35c4db627"> 2379</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RUN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_DMA_CR_RUN_SHIFT) &amp; TSW_MM2S_DMA_CR_RUN_MASK)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2d78b60a761e02bcf607a68710fb480"> 2380</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CR_RUN_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CR_RUN_MASK) &gt;&gt; TSW_MM2S_DMA_CR_RUN_SHIFT)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span> </div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment">/* Bitfield definition for register: MM2S_DMA_SR */</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">/*</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment"> * RBUFF (RO)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment"> *</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment"> * response buffer full</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment"> */</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2af568973dc8679d4f834c6155ab255c"> 2388</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RBUFF_MASK (0x80U)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc05d1254628a22713db4bb0bb18351d"> 2389</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RBUFF_SHIFT (7U)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7951666d79971293c5ca71fbbb1fafc8"> 2390</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RBUFF_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_RBUFF_MASK) &gt;&gt; TSW_MM2S_DMA_SR_RBUFF_SHIFT)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span> </div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">/*</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment"> * RBUFE (RO)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment"> *</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment"> * response buffer empty</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment"> */</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a255fdb0c90f025d33274a5d813dfc472"> 2397</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RBUFE_MASK (0x40U)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4bcce29f0f5ec72dba751426485cde4d"> 2398</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RBUFE_SHIFT (6U)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe7bbf5c4f78235164cb8d80e64dee35"> 2399</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RBUFE_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_RBUFE_MASK) &gt;&gt; TSW_MM2S_DMA_SR_RBUFE_SHIFT)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span> </div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment">/*</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment"> * CBUFF (RO)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment"> *</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment"> * command buffer full</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment"> */</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a598f941be56a3e6a3fdfb13a2c689764"> 2406</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_CBUFF_MASK (0x20U)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a148bfd7c12e034c28a600ed541ffdbc4"> 2407</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_CBUFF_SHIFT (5U)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a162140a9a1093c80be6820078f02a645"> 2408</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_CBUFF_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_CBUFF_MASK) &gt;&gt; TSW_MM2S_DMA_SR_CBUFF_SHIFT)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span> </div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment">/*</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * CBUFE (RO)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> *</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment"> * command buffer empty</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment"> */</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab74a50b02f0b9b775d7c0f8114e30dc5"> 2415</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_CBUFE_MASK (0x10U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e541a33f888246e9b9a8dcd9fed7c72"> 2416</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_CBUFE_SHIFT (4U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2da05e0f8f585d50ead30b777d66695c"> 2417</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_CBUFE_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_CBUFE_MASK) &gt;&gt; TSW_MM2S_DMA_SR_CBUFE_SHIFT)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment">/*</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment"> * IRQ (RWC)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> *</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> * interrupt request pending</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> */</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2718cd1dbc7d959387aaef679572395"> 2424</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_IRQ_MASK (0x8U)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad19d3fb3dff9c993a81ed7fddd3a9560"> 2425</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_IRQ_SHIFT (3U)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28c93ef868b2cd9a60ee785c6a8d3041"> 2426</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_DMA_SR_IRQ_SHIFT) &amp; TSW_MM2S_DMA_SR_IRQ_MASK)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66095274d7925407830d029d0f68cc05"> 2427</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_IRQ_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_IRQ_MASK) &gt;&gt; TSW_MM2S_DMA_SR_IRQ_SHIFT)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span> </div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">/*</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment"> * RSET (RO)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment"> *</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment"> * resetting status</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment"> */</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e79cb3f06299693b6f80d40c237e220"> 2434</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RSET_MASK (0x4U)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4a2ebfb95433d7f1db0411d70c3e94f"> 2435</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RSET_SHIFT (2U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab4071f9998500329f29048ca67bfd1f6"> 2436</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_RSET_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_RSET_MASK) &gt;&gt; TSW_MM2S_DMA_SR_RSET_SHIFT)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span> </div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">/*</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment"> *</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * busy</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> */</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a407b80b51b62def3b3a248b1907387c0"> 2443</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a383feda84a1ea2674b4a85e3fc867458"> 2444</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab9d0e88c224470820d1a79fd56b8e9e9"> 2445</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_BUSY_MASK) &gt;&gt; TSW_MM2S_DMA_SR_BUSY_SHIFT)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span> </div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment">/*</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment"> * STOP (RO)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment"> *</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment"> * mm2s is stopped</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment"> */</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a459c41a769a60d3ea972b1ca4b312e56"> 2452</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_STOP_MASK (0x1U)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fa082512d918804e5c73b4917cfbc86"> 2453</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_STOP_SHIFT (0U)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa84009b4ff975a4cfd396470f02c619e"> 2454</a></span><span class="preprocessor">#define TSW_MM2S_DMA_SR_STOP_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_SR_STOP_MASK) &gt;&gt; TSW_MM2S_DMA_SR_STOP_SHIFT)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span> </div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">/* Bitfield definition for register: MM2S_DMA_FILL */</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">/*</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment"> * RFILL (RO)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment"> *</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment"> * response buffer fill level</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment"> */</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4952ad019e933d32e845fb6aae8d3597"> 2462</a></span><span class="preprocessor">#define TSW_MM2S_DMA_FILL_RFILL_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50394de256b53a6e345b9c97aef20058"> 2463</a></span><span class="preprocessor">#define TSW_MM2S_DMA_FILL_RFILL_SHIFT (16U)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aceb82ebbb56e752be589983dfc5f4d39"> 2464</a></span><span class="preprocessor">#define TSW_MM2S_DMA_FILL_RFILL_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_FILL_RFILL_MASK) &gt;&gt; TSW_MM2S_DMA_FILL_RFILL_SHIFT)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span> </div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">/*</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment"> * CFILL (RO)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment"> *</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment"> * command buffer fill level</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment"> */</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69cdf2d2fb37fe0ef1d6c06537e30d1e"> 2471</a></span><span class="preprocessor">#define TSW_MM2S_DMA_FILL_CFILL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a05b1fc964596480264a409bc363a5468"> 2472</a></span><span class="preprocessor">#define TSW_MM2S_DMA_FILL_CFILL_SHIFT (0U)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1204f1a71e55717adbea382384f9cd82"> 2473</a></span><span class="preprocessor">#define TSW_MM2S_DMA_FILL_CFILL_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_FILL_CFILL_MASK) &gt;&gt; TSW_MM2S_DMA_FILL_CFILL_SHIFT)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span> </div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment">/* Bitfield definition for register: MM2S_DMA_CFG */</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">/*</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment"> * DBUFD (RO)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="comment"> *</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="comment"> * data buffer depth</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment"> */</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf9e001e05397c0ff2913b297be7981c"> 2481</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_DBUFD_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7fa8f483e27f47095346fff9c12dacff"> 2482</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_DBUFD_SHIFT (24U)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af8f144c936a95ba40e49d30aec449060"> 2483</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_DBUFD_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CFG_DBUFD_MASK) &gt;&gt; TSW_MM2S_DMA_CFG_DBUFD_SHIFT)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span> </div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">/*</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment"> * CBUFD (RO)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment"> *</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment"> * command buffer depth</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment"> */</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a0bddad9d1b1750fc360eec8b38b11b"> 2490</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_CBUFD_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9789b05c8e71054b1c4ab3d2b42a99fa"> 2491</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_CBUFD_SHIFT (20U)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a922704f3be8c56389da76e6ddd12c159"> 2492</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_CBUFD_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CFG_CBUFD_MASK) &gt;&gt; TSW_MM2S_DMA_CFG_CBUFD_SHIFT)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span> </div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">/*</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment"> * ENA64 (RO)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="comment"> *</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment"> * enable support for 64 bit addressing</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment"> */</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab96b3900101145b60cf9479c11a27452"> 2499</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_ENA64_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68bd4d22ef6abdf35c6d9376799e7f50"> 2500</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_ENA64_SHIFT (19U)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06fea6a7a61b97576677d209363f0391"> 2501</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_ENA64_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CFG_ENA64_MASK) &gt;&gt; TSW_MM2S_DMA_CFG_ENA64_SHIFT)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span> </div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment">/*</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment"> * ASIZE (RO)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="comment"> *</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="comment"> * axi data bus width</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment"> */</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8aebbc991ebb029892ae95e11e96f07b"> 2508</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_ASIZE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6568ff27b96fd5634a33b2be0cbff9a6"> 2509</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_ASIZE_SHIFT (16U)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55a3114f295b97048f6728f07a899271"> 2510</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_ASIZE_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CFG_ASIZE_MASK) &gt;&gt; TSW_MM2S_DMA_CFG_ASIZE_SHIFT)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span> </div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">/*</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment"> * VER (RO)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment"> *</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment"> * ip version</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment"> */</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3978622d8503b6194a2ca91f6dde6d1a"> 2517</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_VER_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a58f74a85c38d6fa771d4c9a659bc9596"> 2518</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_VER_SHIFT (0U)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a659b5a8e20a9c6c23940d359b85a463f"> 2519</a></span><span class="preprocessor">#define TSW_MM2S_DMA_CFG_VER_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_DMA_CFG_VER_MASK) &gt;&gt; TSW_MM2S_DMA_CFG_VER_SHIFT)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span> </div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">/* Bitfield definition for register: MM2S_ADDRLO */</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment">/*</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment"> * ADDRLO (RW)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment"> *</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment"> * axi address</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment"> */</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a253554cdbdbc3117f17aa41aa4736ca2"> 2527</a></span><span class="preprocessor">#define TSW_MM2S_ADDRLO_ADDRLO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6cf822e454a7a4f46701b7757c96a523"> 2528</a></span><span class="preprocessor">#define TSW_MM2S_ADDRLO_ADDRLO_SHIFT (0U)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3103d73975e251e36d007d4bc83d61ee"> 2529</a></span><span class="preprocessor">#define TSW_MM2S_ADDRLO_ADDRLO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_ADDRLO_ADDRLO_SHIFT) &amp; TSW_MM2S_ADDRLO_ADDRLO_MASK)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7937c655d543e07728bc1c0082b46d72"> 2530</a></span><span class="preprocessor">#define TSW_MM2S_ADDRLO_ADDRLO_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_ADDRLO_ADDRLO_MASK) &gt;&gt; TSW_MM2S_ADDRLO_ADDRLO_SHIFT)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span> </div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment">/* Bitfield definition for register: MM2S_LENGTH */</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">/*</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment"> * LENGTH (RW)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment"> *</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment"> * transfer request length in bytes</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment"> */</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08501f84c9b5aa58f147398ba1472839"> 2538</a></span><span class="preprocessor">#define TSW_MM2S_LENGTH_LENGTH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af476f5fb1d752ac53585d7d51aa8c00d"> 2539</a></span><span class="preprocessor">#define TSW_MM2S_LENGTH_LENGTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5de334dee7442bc5ac6b9405bf4d5b2d"> 2540</a></span><span class="preprocessor">#define TSW_MM2S_LENGTH_LENGTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_LENGTH_LENGTH_SHIFT) &amp; TSW_MM2S_LENGTH_LENGTH_MASK)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7509967b5fa9901a568659db5a49d09b"> 2541</a></span><span class="preprocessor">#define TSW_MM2S_LENGTH_LENGTH_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_LENGTH_LENGTH_MASK) &gt;&gt; TSW_MM2S_LENGTH_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span> </div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment">/* Bitfield definition for register: MM2S_CTRL */</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment">/*</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="comment"> * GO (WO)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="comment"> *</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment"> * commit buffered descriptor to command queue</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment"> */</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af77e59a92af4d5adb372895d7a1e5fd0"> 2549</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_GO_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06c5d47c98186babcb7017b80762a638"> 2550</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_GO_SHIFT (31U)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a51722c010aabe0f00ac344b814497b3d"> 2551</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_GO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_CTRL_GO_SHIFT) &amp; TSW_MM2S_CTRL_GO_MASK)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32209e6c37b4446ba7b3c2b28ddc39a6"> 2552</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_GO_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_CTRL_GO_MASK) &gt;&gt; TSW_MM2S_CTRL_GO_SHIFT)</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span> </div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment">/*</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment"> * NGENLAST (RW)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment"> *</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span><span class="comment"> * no generation of TLAST</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span><span class="comment"> */</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19ecae9d2181d550f617e76c32196a2c"> 2559</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_NGENLAST_MASK (0x10U)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fbaf3f5d8a675aedf37503d6e06318d"> 2560</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_NGENLAST_SHIFT (4U)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a009a6f1e63bf0bea70b468b38b242b62"> 2561</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_NGENLAST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_CTRL_NGENLAST_SHIFT) &amp; TSW_MM2S_CTRL_NGENLAST_MASK)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85a2437b18e63559333fba553cc15e9e"> 2562</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_NGENLAST_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_CTRL_NGENLAST_MASK) &gt;&gt; TSW_MM2S_CTRL_NGENLAST_SHIFT)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span> </div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment">/*</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment"> * ID (RW)</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment"> *</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment"> * command id</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment"> */</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac45e0951b7027ac9a212cb9ce8376849"> 2569</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_ID_MASK (0xFU)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a24cc4eab2aec5c2ac07d67a44ec20a0e"> 2570</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_ID_SHIFT (0U)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78340fbed2815122126e773445e081c6"> 2571</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_ID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_MM2S_CTRL_ID_SHIFT) &amp; TSW_MM2S_CTRL_ID_MASK)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98832dfa1a44ba214e6df8aa70603e9e"> 2572</a></span><span class="preprocessor">#define TSW_MM2S_CTRL_ID_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_CTRL_ID_MASK) &gt;&gt; TSW_MM2S_CTRL_ID_SHIFT)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span> </div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">/* Bitfield definition for register: MM2S_RESP */</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment">/*</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment"> * LAST (RO)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment"> *</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment"> * axi-stream with TLAST</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment"> */</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ca4b623b564c4bc2f3b15ed90fc4504"> 2580</a></span><span class="preprocessor">#define TSW_MM2S_RESP_LAST_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa5e8ba368a0b5887fa6bfb6b4b800e56"> 2581</a></span><span class="preprocessor">#define TSW_MM2S_RESP_LAST_SHIFT (30U)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a720276e1f8ebaa1b2fb28a68a2b399d1"> 2582</a></span><span class="preprocessor">#define TSW_MM2S_RESP_LAST_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_RESP_LAST_MASK) &gt;&gt; TSW_MM2S_RESP_LAST_SHIFT)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span> </div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">/*</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment"> * DECERR (RO)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="comment"> *</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment"> * decode error</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment"> */</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92826f215e654c16afcbafcb94728150"> 2589</a></span><span class="preprocessor">#define TSW_MM2S_RESP_DECERR_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07d5d78a622be8341032a4b05754db83"> 2590</a></span><span class="preprocessor">#define TSW_MM2S_RESP_DECERR_SHIFT (29U)</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae3e31fc5e6af049c0e9c26aff06bcd06"> 2591</a></span><span class="preprocessor">#define TSW_MM2S_RESP_DECERR_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_RESP_DECERR_MASK) &gt;&gt; TSW_MM2S_RESP_DECERR_SHIFT)</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span> </div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">/*</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment"> * SLVERR (RO)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment"> *</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment"> * slave error</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment"> */</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaadb1520f7bfe17dfebf6f303e7cc85e"> 2598</a></span><span class="preprocessor">#define TSW_MM2S_RESP_SLVERR_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee68edfc3fceda663ada16c8d0acec4e"> 2599</a></span><span class="preprocessor">#define TSW_MM2S_RESP_SLVERR_SHIFT (28U)</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1dff04590c521a491ff822b038a52e58"> 2600</a></span><span class="preprocessor">#define TSW_MM2S_RESP_SLVERR_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_RESP_SLVERR_MASK) &gt;&gt; TSW_MM2S_RESP_SLVERR_SHIFT)</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span> </div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment">/*</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment"> * ID (RO)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="comment"> *</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment"> * command ID feedback</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment"> */</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9cf5d282663d3a4a1abf624eaab1bce"> 2607</a></span><span class="preprocessor">#define TSW_MM2S_RESP_ID_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae6909d61fe0fedbe47ab2446d3e3b28d"> 2608</a></span><span class="preprocessor">#define TSW_MM2S_RESP_ID_SHIFT (24U)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3be9ec1ec683ff4bdbc7607dc324cd68"> 2609</a></span><span class="preprocessor">#define TSW_MM2S_RESP_ID_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_RESP_ID_MASK) &gt;&gt; TSW_MM2S_RESP_ID_SHIFT)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">/*</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment"> * LENGTH (RO)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment"> *</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="comment"> * requested length of tansfer in bytes from command</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment"> */</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd1ca6bc135efa044777f346cac0cf4d"> 2616</a></span><span class="preprocessor">#define TSW_MM2S_RESP_LENGTH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6dc0e03e5c0e71e4b977998f53a9ed77"> 2617</a></span><span class="preprocessor">#define TSW_MM2S_RESP_LENGTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2016a71d7df8b6d1496a9fa9da4aa879"> 2618</a></span><span class="preprocessor">#define TSW_MM2S_RESP_LENGTH_GET(x) (((uint32_t)(x) &amp; TSW_MM2S_RESP_LENGTH_MASK) &gt;&gt; TSW_MM2S_RESP_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span> </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">/* Bitfield definition for register: S2MM_DMA_CR */</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">/*</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment"> * MXLEN (RW)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment"> *</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment"> * max axi burst size</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment"> */</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2540c7734a5b57eca46b9d96f6f6a0a"> 2626</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_MXLEN_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad82fadfc5dee86cf83148a77b46d75bb"> 2627</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_MXLEN_SHIFT (24U)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a519222357504dafdaefd72384ec021a0"> 2628</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_MXLEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_DMA_CR_MXLEN_SHIFT) &amp; TSW_S2MM_DMA_CR_MXLEN_MASK)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a889a31c674491b98ce5b89248a164092"> 2629</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_MXLEN_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CR_MXLEN_MASK) &gt;&gt; TSW_S2MM_DMA_CR_MXLEN_SHIFT)</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span> </div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment">/*</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="comment"> * IRQEN (RW)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment"> *</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment"> * interrupt request enable</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment"> */</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad39a0eb2a534747fac58440e19ada4e0"> 2636</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_IRQEN_MASK (0x8U)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35ccdb1ae20ba10841add8faac36cb4b"> 2637</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_IRQEN_SHIFT (3U)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae98886a16ad701704185243159e4707a"> 2638</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_IRQEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_DMA_CR_IRQEN_SHIFT) &amp; TSW_S2MM_DMA_CR_IRQEN_MASK)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a61d2c5d90ce9a38b591254675154470e"> 2639</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_IRQEN_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CR_IRQEN_MASK) &gt;&gt; TSW_S2MM_DMA_CR_IRQEN_SHIFT)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span> </div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment">/*</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> * RESET (WO)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment"> *</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment"> * do reset when writing 1</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment"> */</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5997df6aa80581989984423d0712007"> 2646</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RESET_MASK (0x4U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3960ba3dc1827d6f9b7f650bd310c3d1"> 2647</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RESET_SHIFT (2U)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9f2131df3b25f4b75320a851c876044f"> 2648</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RESET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_DMA_CR_RESET_SHIFT) &amp; TSW_S2MM_DMA_CR_RESET_MASK)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f594dbe061209232bfd08f5c84649db"> 2649</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RESET_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CR_RESET_MASK) &gt;&gt; TSW_S2MM_DMA_CR_RESET_SHIFT)</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span> </div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment">/*</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> * SOE (RW)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> *</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> * stop on error flag</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment"> */</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae5ee2d3f30aad8235765b14cfc2d3de"> 2656</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_SOE_MASK (0x2U)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab8ee0aca90dddb73e81b6192dc3d644b"> 2657</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_SOE_SHIFT (1U)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c004fb2a12ba2962f177e6da3882269"> 2658</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_SOE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_DMA_CR_SOE_SHIFT) &amp; TSW_S2MM_DMA_CR_SOE_MASK)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6e9c85167202bec548cb06c6f59a6e4"> 2659</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_SOE_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CR_SOE_MASK) &gt;&gt; TSW_S2MM_DMA_CR_SOE_SHIFT)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span> </div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">/*</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> * RUN (RW)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> *</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> * run commands from queue to data mover</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment"> */</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12f4e79cefd63310aabb16738f6b8d55"> 2666</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RUN_MASK (0x1U)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad4414fc8204edfe47790df34b5e3f76c"> 2667</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RUN_SHIFT (0U)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2cdf81df8d25c2a6962a00ef0476ef8d"> 2668</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RUN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_DMA_CR_RUN_SHIFT) &amp; TSW_S2MM_DMA_CR_RUN_MASK)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc1e56f759506bc44ae7f1259aaaa017"> 2669</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CR_RUN_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CR_RUN_MASK) &gt;&gt; TSW_S2MM_DMA_CR_RUN_SHIFT)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment">/* Bitfield definition for register: S2MM_DMA_SR */</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment">/*</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment"> * RBUFF (RO)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> *</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment"> * response buffer full</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment"> */</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e37bc74ac2824760cb83fe98e150e2a"> 2677</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RBUFF_MASK (0x80U)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a76cb8debc5a6bd8eec2d652b11f69186"> 2678</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RBUFF_SHIFT (7U)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f695181f108d812d6445fc0cfa1acc3"> 2679</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RBUFF_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_RBUFF_MASK) &gt;&gt; TSW_S2MM_DMA_SR_RBUFF_SHIFT)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span> </div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment">/*</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment"> * RBUFE (RO)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment"> *</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment"> * response buffer empty</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment"> */</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a624b0810f2c46e7d24f0d68da64076a8"> 2686</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RBUFE_MASK (0x40U)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d049435bdb268312a3b80db9312ba4b"> 2687</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RBUFE_SHIFT (6U)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f179ce235ed8225c77cf73c2b66e673"> 2688</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RBUFE_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_RBUFE_MASK) &gt;&gt; TSW_S2MM_DMA_SR_RBUFE_SHIFT)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment">/*</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment"> * CBUFF (RO)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> *</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment"> * command buffer full</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment"> */</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ac2bf9e3b33436d5e3683ac7f351988"> 2695</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_CBUFF_MASK (0x20U)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9193f0ecb9821b0f052dbed9731806e9"> 2696</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_CBUFF_SHIFT (5U)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a116adc229392b57386d9fcf43ccb8b58"> 2697</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_CBUFF_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_CBUFF_MASK) &gt;&gt; TSW_S2MM_DMA_SR_CBUFF_SHIFT)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span> </div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">/*</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment"> * CBUFE (RO)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment"> *</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment"> * command buffer empty</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment"> */</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2261db51af97e38fcdc6271e410d15de"> 2704</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_CBUFE_MASK (0x10U)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1d213d2393ae45185f3d9a556321a3b"> 2705</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_CBUFE_SHIFT (4U)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc518f5f4eaeed08ba711f250d88fea7"> 2706</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_CBUFE_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_CBUFE_MASK) &gt;&gt; TSW_S2MM_DMA_SR_CBUFE_SHIFT)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="comment">/*</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment"> * IRQ (RWC)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment"> *</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="comment"> * interrupt request pending</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment"> */</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68ad8440917a58f2b2b3b705cfe6d81d"> 2713</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_IRQ_MASK (0x8U)</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf1281d956fcf1b88215424473da6712"> 2714</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_IRQ_SHIFT (3U)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec0ed4987f4f75702395aedbebf0e262"> 2715</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_IRQ_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_DMA_SR_IRQ_SHIFT) &amp; TSW_S2MM_DMA_SR_IRQ_MASK)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a361f2da5e13a7c5bd164419efb734e66"> 2716</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_IRQ_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_IRQ_MASK) &gt;&gt; TSW_S2MM_DMA_SR_IRQ_SHIFT)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span> </div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="comment">/*</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment"> * RSET (RO)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment"> *</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment"> * resetting status</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span><span class="comment"> */</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7392676f4042718ba64f47a39d60cfab"> 2723</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RSET_MASK (0x4U)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08517bdf465ed610ab08e13781f2c97c"> 2724</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RSET_SHIFT (2U)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0259362184b89969388deadab2c02f0"> 2725</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_RSET_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_RSET_MASK) &gt;&gt; TSW_S2MM_DMA_SR_RSET_SHIFT)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span> </div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment">/*</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment"> *</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment"> * busy, issued command and outstanding response</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment"> */</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52a923c29a16d39e2a1b4b2c1e48fe0c"> 2732</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d77515c93ed1df9c2a7d70f205cdf3a"> 2733</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa49b4222cf8cc59f158ade9596ef84d6"> 2734</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_BUSY_MASK) &gt;&gt; TSW_S2MM_DMA_SR_BUSY_SHIFT)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">/*</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment"> * STOP (RO)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment"> *</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment"> * s2mm is stopped</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment"> */</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afd0de3b68e201461e2512b1e404a33fc"> 2741</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_STOP_MASK (0x1U)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af77f2f2eaf480f9bf526a0f8022642ad"> 2742</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_STOP_SHIFT (0U)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade010981361b56d0ae1e2d97c3fe805e"> 2743</a></span><span class="preprocessor">#define TSW_S2MM_DMA_SR_STOP_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_SR_STOP_MASK) &gt;&gt; TSW_S2MM_DMA_SR_STOP_SHIFT)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span> </div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">/* Bitfield definition for register: S2MM_DMA_FILL */</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">/*</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment"> * RFILL (RO)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment"> *</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment"> * response buffer fill level</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment"> */</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b66b770cf4cdef4b4aa002499e635eb"> 2751</a></span><span class="preprocessor">#define TSW_S2MM_DMA_FILL_RFILL_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5416b4b44ef87edd741e1be8ebca59c"> 2752</a></span><span class="preprocessor">#define TSW_S2MM_DMA_FILL_RFILL_SHIFT (16U)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5addc0656055702d8bfa97f462771ef"> 2753</a></span><span class="preprocessor">#define TSW_S2MM_DMA_FILL_RFILL_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_FILL_RFILL_MASK) &gt;&gt; TSW_S2MM_DMA_FILL_RFILL_SHIFT)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span> </div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment">/*</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="comment"> * CFILL (RO)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="comment"> *</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment"> * command buffer fill level</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="comment"> */</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a268391fe766233420b7fac9da78b8262"> 2760</a></span><span class="preprocessor">#define TSW_S2MM_DMA_FILL_CFILL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a87fa7281259b95911ba043d300000a"> 2761</a></span><span class="preprocessor">#define TSW_S2MM_DMA_FILL_CFILL_SHIFT (0U)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0172382288c9071d3230970a1e8523a"> 2762</a></span><span class="preprocessor">#define TSW_S2MM_DMA_FILL_CFILL_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_FILL_CFILL_MASK) &gt;&gt; TSW_S2MM_DMA_FILL_CFILL_SHIFT)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span> </div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment">/* Bitfield definition for register: S2MM_DMA_CFG */</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment">/*</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment"> * DBUFD (RO)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment"> *</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment"> * data buffer depth</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment"> */</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a81c6977e472309b085b048240b3ef94d"> 2770</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_DBUFD_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7935c05568138ba4b8ad21a5eb5361aa"> 2771</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_DBUFD_SHIFT (24U)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e0bfc9fc7ff666c7739bfe72b6237be"> 2772</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_DBUFD_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CFG_DBUFD_MASK) &gt;&gt; TSW_S2MM_DMA_CFG_DBUFD_SHIFT)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span> </div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment">/*</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment"> * CBUFD (RO)</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment"> *</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment"> * command buffer depth</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment"> */</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35d4d17bf5e20f4b16a4547224171ab2"> 2779</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_CBUFD_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90375fd889f1a0994a835f4536d432cf"> 2780</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_CBUFD_SHIFT (20U)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66ad372dde12adbe3cd656054973bc68"> 2781</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_CBUFD_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CFG_CBUFD_MASK) &gt;&gt; TSW_S2MM_DMA_CFG_CBUFD_SHIFT)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span> </div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">/*</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment"> * ENA64 (RO)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span><span class="comment"> *</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="comment"> * enabled support for 64 bit</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment"> */</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8313896aa0c39ed5752314c8c19597b9"> 2788</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_ENA64_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b1190a8bbc211b1404a815adfeadf42"> 2789</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_ENA64_SHIFT (19U)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8f3a15d483b5e98e643d29ea47719973"> 2790</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_ENA64_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CFG_ENA64_MASK) &gt;&gt; TSW_S2MM_DMA_CFG_ENA64_SHIFT)</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment">/*</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment"> * ASIZE (RO)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment"> *</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment"> * axi data bus width</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment"> */</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66736fa02f33e4cf6698380457032290"> 2797</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_ASIZE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae588cad4050d1bb011d9426caf84eb5"> 2798</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_ASIZE_SHIFT (16U)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0d0d491c17c839a1ce408c8fdd0999b1"> 2799</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_ASIZE_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CFG_ASIZE_MASK) &gt;&gt; TSW_S2MM_DMA_CFG_ASIZE_SHIFT)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span> </div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment">/*</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment"> * VER (RO)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment"> *</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment"> * IP version</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment"> */</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a564a454c4cac3ce3d66a6269ff07a3c3"> 2806</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_VER_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a519a6ecafe4dcb9f17a3f28c4211beaf"> 2807</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_VER_SHIFT (0U)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28860454ea3c818c500b7faa870b0d3c"> 2808</a></span><span class="preprocessor">#define TSW_S2MM_DMA_CFG_VER_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_DMA_CFG_VER_MASK) &gt;&gt; TSW_S2MM_DMA_CFG_VER_SHIFT)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span> </div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">/* Bitfield definition for register: S2MM_ADDRLO */</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment">/*</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment"> * ADDRLO (RW)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment"> *</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment"> * axi address</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment"> */</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca2804f4e9cb1808af16c25694eb2803"> 2816</a></span><span class="preprocessor">#define TSW_S2MM_ADDRLO_ADDRLO_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b5486b49316a626e8d8ed8b878a1651"> 2817</a></span><span class="preprocessor">#define TSW_S2MM_ADDRLO_ADDRLO_SHIFT (0U)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9548758ce6d87693d667fbcce21a4b48"> 2818</a></span><span class="preprocessor">#define TSW_S2MM_ADDRLO_ADDRLO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_ADDRLO_ADDRLO_SHIFT) &amp; TSW_S2MM_ADDRLO_ADDRLO_MASK)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84c1e8225f06fb92c7e78c52a4c438a6"> 2819</a></span><span class="preprocessor">#define TSW_S2MM_ADDRLO_ADDRLO_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_ADDRLO_ADDRLO_MASK) &gt;&gt; TSW_S2MM_ADDRLO_ADDRLO_SHIFT)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span> </div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">/* Bitfield definition for register: S2MM_LENGTH */</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment">/*</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment"> * LENGTH (RW)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment"> *</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment"> * transfer request length in bytes</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment"> */</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afce65d221d9c8de779600a145af0c0ec"> 2827</a></span><span class="preprocessor">#define TSW_S2MM_LENGTH_LENGTH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed2608b04ded41e8f00b4de3e2e1bc94"> 2828</a></span><span class="preprocessor">#define TSW_S2MM_LENGTH_LENGTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a268d683cc9d0c4373fb05bb89b2ed85f"> 2829</a></span><span class="preprocessor">#define TSW_S2MM_LENGTH_LENGTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_LENGTH_LENGTH_SHIFT) &amp; TSW_S2MM_LENGTH_LENGTH_MASK)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aedb6b8bc1b96adbd8edb0a0d9449dbca"> 2830</a></span><span class="preprocessor">#define TSW_S2MM_LENGTH_LENGTH_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_LENGTH_LENGTH_MASK) &gt;&gt; TSW_S2MM_LENGTH_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span> </div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">/* Bitfield definition for register: S2MM_CTRL */</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="comment">/*</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="comment"> * GO (WO)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment"> *</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment"> * commit buffered descriptor to command queue</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment"> */</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8b5da828b49cc1ae923b3a211e52b6c2"> 2838</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_GO_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5d7fd22135f524d4f2b51e964e318d6"> 2839</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_GO_SHIFT (31U)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af03a88add27879cc26217126861adfdf"> 2840</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_GO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_CTRL_GO_SHIFT) &amp; TSW_S2MM_CTRL_GO_MASK)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78cc2036135d789f59d98c50f8b27a52"> 2841</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_GO_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_CTRL_GO_MASK) &gt;&gt; TSW_S2MM_CTRL_GO_SHIFT)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span> </div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment">/*</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment"> * ID (RW)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment"> *</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment"> * command id</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span><span class="comment"> */</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab8433ae01ed4b3ede929e5fc7180e792"> 2848</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_ID_MASK (0xFU)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb8cc715ceeeec057e7b1565276f64f3"> 2849</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_ID_SHIFT (0U)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee89c8de4c7c78673fc798fdcecf9d36"> 2850</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_ID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_S2MM_CTRL_ID_SHIFT) &amp; TSW_S2MM_CTRL_ID_MASK)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a29878ad579e0b4befde1b4c65d3992ed"> 2851</a></span><span class="preprocessor">#define TSW_S2MM_CTRL_ID_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_CTRL_ID_MASK) &gt;&gt; TSW_S2MM_CTRL_ID_SHIFT)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span> </div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment">/* Bitfield definition for register: S2MM_RESP */</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">/*</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment"> * LAST (RO)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="comment"> *</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="comment"> * axi-stream with last</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="comment"> */</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abbb86919254cb5c8ed294430851b14e7"> 2859</a></span><span class="preprocessor">#define TSW_S2MM_RESP_LAST_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a031467f262773cc0672049ba8db73a5e"> 2860</a></span><span class="preprocessor">#define TSW_S2MM_RESP_LAST_SHIFT (30U)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3115d2e168d347b75925831598b8194f"> 2861</a></span><span class="preprocessor">#define TSW_S2MM_RESP_LAST_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_RESP_LAST_MASK) &gt;&gt; TSW_S2MM_RESP_LAST_SHIFT)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span> </div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment">/*</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment"> * DECERR (RO)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment"> *</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment"> * decode error</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment"> */</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e4a7714f556dd355dcc55e3d33e5c4f"> 2868</a></span><span class="preprocessor">#define TSW_S2MM_RESP_DECERR_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0df7c2f199413d6c4dd8a56eec3a1e47"> 2869</a></span><span class="preprocessor">#define TSW_S2MM_RESP_DECERR_SHIFT (29U)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3663a3db77e6bbf518db5b43405add9b"> 2870</a></span><span class="preprocessor">#define TSW_S2MM_RESP_DECERR_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_RESP_DECERR_MASK) &gt;&gt; TSW_S2MM_RESP_DECERR_SHIFT)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment">/*</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment"> * SLVERR (RO)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment"> *</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment"> * slave error</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="comment"> */</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aefac929fac0e5055dc3cb2fbe4cff365"> 2877</a></span><span class="preprocessor">#define TSW_S2MM_RESP_SLVERR_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f39a809721a67f7fe3605b0f279931e"> 2878</a></span><span class="preprocessor">#define TSW_S2MM_RESP_SLVERR_SHIFT (28U)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee876e4255fd43533f4b5df2ffe5b6f7"> 2879</a></span><span class="preprocessor">#define TSW_S2MM_RESP_SLVERR_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_RESP_SLVERR_MASK) &gt;&gt; TSW_S2MM_RESP_SLVERR_SHIFT)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span> </div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">/*</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment"> * ID (RO)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment"> *</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment"> * command ID feedback</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment"> */</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa545711b9154aac0361f03ca3d980f21"> 2886</a></span><span class="preprocessor">#define TSW_S2MM_RESP_ID_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a15ec7ba048a07500dc760d773e2b3e43"> 2887</a></span><span class="preprocessor">#define TSW_S2MM_RESP_ID_SHIFT (24U)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ca64782d01573ef2610b2ed5ca66197"> 2888</a></span><span class="preprocessor">#define TSW_S2MM_RESP_ID_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_RESP_ID_MASK) &gt;&gt; TSW_S2MM_RESP_ID_SHIFT)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span> </div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment">/*</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment"> * LENGTH (RO)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment"> *</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="comment"> * received packet size when terminated by TLAST</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment"> */</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6227e5deb61bc781e35a178c75bf143a"> 2895</a></span><span class="preprocessor">#define TSW_S2MM_RESP_LENGTH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c87feb7cbe3bc86907960a05f2ee8e6"> 2896</a></span><span class="preprocessor">#define TSW_S2MM_RESP_LENGTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebb3368e1f64f4ab0520787ad10aea50"> 2897</a></span><span class="preprocessor">#define TSW_S2MM_RESP_LENGTH_GET(x) (((uint32_t)(x) &amp; TSW_S2MM_RESP_LENGTH_MASK) &gt;&gt; TSW_S2MM_RESP_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span> </div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">/* Bitfield definition for register: PTP_EVT_TS_CTL */</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">/*</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment"> * ATSEN (RW)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment"> *</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment"> * auxiliay snapshot enable</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment"> */</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7f9121ed4b12bb26588a50dfa06e8ed5"> 2905</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSEN_MASK (0x1E000000UL)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a203fe103afbb5e93a9a6fae4b053dc29"> 2906</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSEN_SHIFT (25U)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aafe90ef88984d7e36faccebc47c80242"> 2907</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_TS_CTL_ATSEN_SHIFT) &amp; TSW_PTP_EVT_TS_CTL_ATSEN_MASK)</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad64c69c8d1a4487541bd255b955327bb"> 2908</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSEN_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TS_CTL_ATSEN_MASK) &gt;&gt; TSW_PTP_EVT_TS_CTL_ATSEN_SHIFT)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span> </div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment">/*</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment"> * ATSFC (W1C)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment"> *</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment"> * auxiliary snapshot fifo clear</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment"> */</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a308f43d93113c0caa67de0c4c897f9a3"> 2915</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSFC_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a23191a0d2e530d7ee35e5eef7ef5d9a6"> 2916</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSFC_SHIFT (24U)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a94036dc17ab010a12a2d882d60b719f8"> 2917</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSFC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_TS_CTL_ATSFC_SHIFT) &amp; TSW_PTP_EVT_TS_CTL_ATSFC_MASK)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a857d384895ba4ea169073cf943889713"> 2918</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_ATSFC_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TS_CTL_ATSFC_MASK) &gt;&gt; TSW_PTP_EVT_TS_CTL_ATSFC_SHIFT)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span> </div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">/*</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment"> * TSTIG (RW)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment"> *</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment"> * timestamp interrupt trigger enable</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment"> */</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a897c47e8c492faabb4cb3f13ce536e34"> 2925</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_TSTIG_MASK (0x10U)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68d1d87f2a7b8cbba3e65e0c0719400c"> 2926</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_TSTIG_SHIFT (4U)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f435aaaf2e70c6d03ac10cc79a3f8d2"> 2927</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_TSTIG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_TS_CTL_TSTIG_SHIFT) &amp; TSW_PTP_EVT_TS_CTL_TSTIG_MASK)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2701b73f1def5370905260a8860c54fd"> 2928</a></span><span class="preprocessor">#define TSW_PTP_EVT_TS_CTL_TSTIG_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TS_CTL_TSTIG_MASK) &gt;&gt; TSW_PTP_EVT_TS_CTL_TSTIG_SHIFT)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span> </div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS_TOD_SEC */</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment">/*</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment"> * PPS_TOD_SEC (RO)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment"> *</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span><span class="comment"> * pps tod seconds</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="comment"> */</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab93c02e8e061553e3f685abdb5b1a8ee"> 2936</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_TOD_SEC_PPS_TOD_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb2ddb3c74bee7ee98cda850418a9e19"> 2937</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_TOD_SEC_PPS_TOD_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace44af6533c57326edf175bc4ee45318"> 2938</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_TOD_SEC_PPS_TOD_SEC_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_TOD_SEC_PPS_TOD_SEC_MASK) &gt;&gt; TSW_PTP_EVT_PPS_TOD_SEC_PPS_TOD_SEC_SHIFT)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span> </div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS_TOD_NS */</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment">/*</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment"> * PPS_TOD_NS (RO)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment"> *</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment"> * pps tod sub seconds</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="comment"> */</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af7a06804e854fe7a8e77ced0c6b4b65e"> 2946</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_TOD_NS_PPS_TOD_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c6faf03de194fdf56e904725865685d"> 2947</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_TOD_NS_PPS_TOD_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade6d552677f31298e45be29c67294483"> 2948</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_TOD_NS_PPS_TOD_NS_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_TOD_NS_PPS_TOD_NS_MASK) &gt;&gt; TSW_PTP_EVT_PPS_TOD_NS_PPS_TOD_NS_SHIFT)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_SEC0 */</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">/*</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment"> * SCP_SEC (RW)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment"> *</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment"> * target time seconds</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="comment"> */</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5be7f362f5ce1ab669a5dc7815f4f66c"> 2956</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC0_SCP_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab1c5e18b88f50f040953414010aeffd0"> 2957</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC0_SCP_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e773aed5855336a521b1b8b6e61f417"> 2958</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC0_SCP_SEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_SEC0_SCP_SEC_SHIFT) &amp; TSW_PTP_EVT_SCP_SEC0_SCP_SEC_MASK)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0d8f4991351b9a650bda6b9bde0a9a2d"> 2959</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC0_SCP_SEC_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_SEC0_SCP_SEC_MASK) &gt;&gt; TSW_PTP_EVT_SCP_SEC0_SCP_SEC_SHIFT)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span> </div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_NS0 */</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment">/*</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment"> * SCP_NS (RW)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment"> *</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment"> * target time sub seconds</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment"> */</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae80862ea2bd75e5569abb49f7de3a537"> 2967</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS0_SCP_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a51aa9a0172c62f329b460ca00dc0efd7"> 2968</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS0_SCP_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6153ed12b4738e47eb0e77c7c294298"> 2969</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS0_SCP_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_NS0_SCP_NS_SHIFT) &amp; TSW_PTP_EVT_SCP_NS0_SCP_NS_MASK)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9bb97c11a67e07c7c5f58e377ed519ec"> 2970</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS0_SCP_NS_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_NS0_SCP_NS_MASK) &gt;&gt; TSW_PTP_EVT_SCP_NS0_SCP_NS_SHIFT)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span> </div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment">/* Bitfield definition for register: PTP_EVT_TMR_STS */</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment">/*</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="comment"> * RD_CNT (RO)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment"> *</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment"> * fifo valid count</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment"> */</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acccf5c9c5c1f7db70587ce4cb82d33d5"> 2978</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_RD_CNT_MASK (0x3E000000UL)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2efc652210987157c4822596d0e128f3"> 2979</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_RD_CNT_SHIFT (25U)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa633b40fc0cdf4a2e5d92cd2809de640"> 2980</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_RD_CNT_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_RD_CNT_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_RD_CNT_SHIFT)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">/*</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment"> * ATSSTM (RO)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment"> *</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment"> * auxiliary fifo full error</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment"> */</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa48edc7e4a41525b502a15e99c59450"> 2987</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_ATSSTM_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac9ffa01724c56cde62d9b78906f4e747"> 2988</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_ATSSTM_SHIFT (24U)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5cce4defa50282fa9bafb233aeab5851"> 2989</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_ATSSTM_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_ATSSTM_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_ATSSTM_SHIFT)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span> </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment">/*</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment"> * ATPORT (RO)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment"> *</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment"> * auxiliary port</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment"> */</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fecf346bfd413e5d0dad584b1d8dbb3"> 2996</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_ATPORT_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2b833d4ee293dedcd3fbe46812c4cf6"> 2997</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_ATPORT_SHIFT (16U)</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad49a4eba05f2397736a66209f68c1988"> 2998</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_ATPORT_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_ATPORT_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_ATPORT_SHIFT)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment">/*</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment"> * PPS_TOD_INTR (RC)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment"> *</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment"> * pps tod intrrupt</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment"> */</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a048f4044a2aee1a7526ebd524bce86c0"> 3005</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_PPS_TOD_INTR_MASK (0x400U)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4df0b676a9a134dda5cf0ba80c82dad5"> 3006</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_PPS_TOD_INTR_SHIFT (10U)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeaf81cc6a84bfa618697f44da9fc455d"> 3007</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_PPS_TOD_INTR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_PPS_TOD_INTR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_PPS_TOD_INTR_SHIFT)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span> </div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">/*</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment"> * TARGET_TIME3_CFG_ERR (RO)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment"> *</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment"> * target time3 configure error</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment"> */</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0745fb1d591baf4dac6d20adff198a1f"> 3014</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME3_CFG_ERR_MASK (0x200U)</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec63ef1c84ef0dc97e9e1bea0a57b7c2"> 3015</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME3_CFG_ERR_SHIFT (9U)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9cf1de05a3464b342a15efc1a00dc603"> 3016</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME3_CFG_ERR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME3_CFG_ERR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME3_CFG_ERR_SHIFT)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span> </div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">/*</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment"> * TARGET_TIME3_REACH_INTR (RC)</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment"> *</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment"> * target time3 reached</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment"> */</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6d7cc06755f7f07232448e2d5d1c947f"> 3023</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME3_REACH_INTR_MASK (0x100U)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a956eaf94fea338610f709b2e84e2d943"> 3024</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME3_REACH_INTR_SHIFT (8U)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae3305a8dc879f78f100a905fb064eda4"> 3025</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME3_REACH_INTR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME3_REACH_INTR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME3_REACH_INTR_SHIFT)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span> </div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment">/*</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment"> * TARGET_TIME2_CFG_ERR (RO)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment"> *</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment"> * target time2 configure error</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment"> */</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12a0aab8bd58e7baacc69a448e54ddbf"> 3032</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME2_CFG_ERR_MASK (0x80U)</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3fa6659b8cc3c6768caab0b64845456e"> 3033</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME2_CFG_ERR_SHIFT (7U)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abcd35d412505b422d073cf85d0dae90c"> 3034</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME2_CFG_ERR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME2_CFG_ERR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME2_CFG_ERR_SHIFT)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span> </div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="comment">/*</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment"> * TARGET_TIME2_REACH_INTR (RC)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment"> *</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment"> * target time2 reached</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment"> */</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac05bf9b454aac86d4b538f84d6929d71"> 3041</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME2_REACH_INTR_MASK (0x40U)</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a607cbfcb508404f918c1691132548336"> 3042</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME2_REACH_INTR_SHIFT (6U)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a57f25460128ec12ca39d13b236f81c32"> 3043</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME2_REACH_INTR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME2_REACH_INTR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME2_REACH_INTR_SHIFT)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span> </div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="comment">/*</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment"> * TARGET_TIME1_CFG_ERR (RO)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment"> *</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment"> * target time1 configure error</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment"> */</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f728c0becd60d5a29e27dce9524d3ad"> 3050</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME1_CFG_ERR_MASK (0x20U)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37d13bc74f3995b38e55b7391a2e02a1"> 3051</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME1_CFG_ERR_SHIFT (5U)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e49675998e7ad1c3dce54e54e9dbe4e"> 3052</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME1_CFG_ERR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME1_CFG_ERR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME1_CFG_ERR_SHIFT)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span> </div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment">/*</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="comment"> * TARGET_TIME1_REACH_INTR (RC)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="comment"> *</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment"> * target time1 reached</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment"> */</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aede468ee6431e87e2f1faf335387db9f"> 3059</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME1_REACH_INTR_MASK (0x10U)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a861e026e4850defbf04f71aa4114e532"> 3060</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME1_REACH_INTR_SHIFT (4U)</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2098b5598ccb5f50e4300330b82035d9"> 3061</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME1_REACH_INTR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME1_REACH_INTR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME1_REACH_INTR_SHIFT)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span> </div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment">/*</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span><span class="comment"> * TARGET_TIME0_CFG_ERR (RO)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="comment"> *</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment"> * target time0 configure error</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment"> */</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1251ac5fb48503f22a9922b819cf11db"> 3068</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME0_CFG_ERR_MASK (0x8U)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad680f7f117d04329f64966f9b8adc2d9"> 3069</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME0_CFG_ERR_SHIFT (3U)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98c3280e64cf5d4fbe26bd075b75b567"> 3070</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME0_CFG_ERR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME0_CFG_ERR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME0_CFG_ERR_SHIFT)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span> </div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">/*</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment"> * PTP_FIFO_WR_INTR (RC)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment"> *</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment"> * auxiliary timestamp trigger snapshot</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="comment"> */</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ffc79d0d848f24217a7175ff92db592"> 3077</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_PTP_FIFO_WR_INTR_MASK (0x4U)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55e24c98d154ca366516044ec0c17299"> 3078</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_PTP_FIFO_WR_INTR_SHIFT (2U)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35b5e89eca79ea8ed8a21b3cda9966f8"> 3079</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_PTP_FIFO_WR_INTR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_PTP_FIFO_WR_INTR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_PTP_FIFO_WR_INTR_SHIFT)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span> </div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment">/*</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment"> * TARGET_TIME0_REACH_INTR (RC)</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment"> *</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment"> * target time0 reached</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="comment"> */</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4a2c27a345c57d346d32e3f59380178"> 3086</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME0_REACH_INTR_MASK (0x2U)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ce3c9ecc8947b4ddc3c41493775f2f5"> 3087</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME0_REACH_INTR_SHIFT (1U)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2022e56c14f9afa905aaba9e2d28c63e"> 3088</a></span><span class="preprocessor">#define TSW_PTP_EVT_TMR_STS_TARGET_TIME0_REACH_INTR_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_TMR_STS_TARGET_TIME0_REACH_INTR_MASK) &gt;&gt; TSW_PTP_EVT_TMR_STS_TARGET_TIME0_REACH_INTR_SHIFT)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS_CMD */</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">/*</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> * PPS_MODE3 (RW)</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment"> *</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="comment"> * Target Time Register Mode for PPS3 Output</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="comment"> */</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a49c7a0ca2c7b2a1f79a8e0303f7e5054"> 3096</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE3_MASK (0x60000000UL)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8783d269a984ef7fd8d1ca5ea58aa03"> 3097</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE3_SHIFT (29U)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adbd331fe638474a65a0dc082ae292a72"> 3098</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE3_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_MODE3_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE3_MASK)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad29c1daecae1af442babed6a89304b72"> 3099</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE3_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE3_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_MODE3_SHIFT)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span> </div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">/*</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment"> * PPS_CMD3 (RW)</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment"> *</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment"> * pps3 command</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment"> */</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a995f9624aad0a6193969d5987e2067"> 3106</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD3_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afd4f32475fb2da921585bfe953acff85"> 3107</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD3_SHIFT (24U)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7cb1fec56b6713559db506552e32460"> 3108</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD3_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_CMD3_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD3_MASK)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13cf9a72add3861fcbc9b0939e3d544e"> 3109</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD3_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD3_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_CMD3_SHIFT)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span> </div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">/*</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment"> * PPS_MODE2 (RW)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment"> *</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment"> * Target Time Register Mode for PPS2 Output</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="comment"> */</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a773c23c42cd99efd99642df3df6ada79"> 3116</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE2_MASK (0x600000UL)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd7f7980f091e429d5a392826764b055"> 3117</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE2_SHIFT (21U)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad8ed6af5dff50d5d42737499d75a600"> 3118</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE2_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_MODE2_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE2_MASK)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a75c36c2ad618218a76445f7a8f744a9b"> 3119</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE2_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE2_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_MODE2_SHIFT)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span> </div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">/*</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment"> * PPS_CMD2 (RW)</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment"> *</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment"> * pps2 command</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment"> */</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a434319a2625293e18fd78560c21b1ef5"> 3126</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD2_MASK (0x70000UL)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac3ac5173b2e853d8af5398dabbf39177"> 3127</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD2_SHIFT (16U)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ee3deb2aadd16f75d5b990b846a10b6"> 3128</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD2_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_CMD2_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD2_MASK)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63b064c486d59dcd862b43d88154e112"> 3129</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD2_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD2_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_CMD2_SHIFT)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span> </div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment">/*</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment"> * PPS_MODE1 (RW)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment"> *</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment"> * Target Time Register Mode for PPS1 Output</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment"> */</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26267dce72d02f423faeead8d2b86684"> 3136</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE1_MASK (0x6000U)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f8e153fc06160c809599cb110ae2ca2"> 3137</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE1_SHIFT (13U)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a89fcb5ea9f4699b8ac85a74426332e9d"> 3138</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE1_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_MODE1_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE1_MASK)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae678cfdba10752d1907191cebec856cb"> 3139</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE1_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE1_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_MODE1_SHIFT)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span> </div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment">/*</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment"> * PPS_CMD1 (RW)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="comment"> *</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment"> * pps1 command</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment"> */</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a877f1480a2e3f5411631e7a6ccc8d284"> 3146</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD1_MASK (0x700U)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ff3ad8ed1f3f631baa079e772de624b"> 3147</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD1_SHIFT (8U)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0535a2c45172105ec5c9071865599362"> 3148</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD1_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_CMD1_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD1_MASK)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65dae2458643ba333feacb2dd15af3f5"> 3149</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD1_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD1_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_CMD1_SHIFT)</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span> </div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">/*</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment"> * PPS_MODE0 (RW)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment"> *</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="comment"> * Target Time Register Mode for PPS0 Output</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="comment"> */</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5f9a184cc4a3e564c97d4e50403e10d"> 3156</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE0_MASK (0x60U)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f88a6d9523073d0b0bf5e16a4a40024"> 3157</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE0_SHIFT (5U)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a153e7493583f287a0aab919605e1a163"> 3158</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE0_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_MODE0_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE0_MASK)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c31faec3e4ef4396ee6111952a8b7d6"> 3159</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_MODE0_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_MODE0_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_MODE0_SHIFT)</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span> </div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment">/*</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> * PPS_EN0 (RW)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment"> *</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="comment"> * flexible PPS0 output mode enable</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="comment"> */</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30713a2c1bc7d5ac5d01bf5a645b4179"> 3166</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_EN0_MASK (0x10U)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3554d6c49bbee64c5768e84ae9ba184e"> 3167</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_EN0_SHIFT (4U)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63ed158254467f7321077e18a30ddd34"> 3168</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_EN0_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_EN0_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_EN0_MASK)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a33f054ef1eb9aa03652ed09accf85f04"> 3169</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_EN0_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_EN0_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_EN0_SHIFT)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span> </div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment">/*</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment"> * PPS_CMD0 (RW)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment"> *</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment"> * pps0 command</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment"> */</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec155cb5680330d58a138462c9c4182a"> 3176</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD0_MASK (0xFU)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a841110efd57af3fe5ec70c32db0e5dc8"> 3177</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD0_SHIFT (0U)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c8e344e0816af1a5893408e1b96bd58"> 3178</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD0_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CMD_PPS_CMD0_SHIFT) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD0_MASK)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab468858f93291061eb5904af149dc565"> 3179</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CMD_PPS_CMD0_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CMD_PPS_CMD0_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CMD_PPS_CMD0_SHIFT)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span> </div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment">/* Bitfield definition for register: PTP_EVT_ATSLO */</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment">/*</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment"> * STSLO (RO)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment"> *</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment"> * auxiliary fifo read sub seconds info</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment"> */</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3b6014a535527af71df735862a486dd9"> 3187</a></span><span class="preprocessor">#define TSW_PTP_EVT_ATSLO_STSLO_MASK (0x7FFFFFFFUL)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a82f77de9f3810ff1420666427365ce"> 3188</a></span><span class="preprocessor">#define TSW_PTP_EVT_ATSLO_STSLO_SHIFT (0U)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d123da303c1d96357cb1e62bb7c0b9f"> 3189</a></span><span class="preprocessor">#define TSW_PTP_EVT_ATSLO_STSLO_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_ATSLO_STSLO_MASK) &gt;&gt; TSW_PTP_EVT_ATSLO_STSLO_SHIFT)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span> </div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">/* Bitfield definition for register: PTP_EVT_ATSHI */</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">/*</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment"> * STSHI (RO)</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment"> *</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment"> * auxiliary fifo read  seconds info</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment"> */</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06939281e7bc3302396c6623b5c66316"> 3197</a></span><span class="preprocessor">#define TSW_PTP_EVT_ATSHI_STSHI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a670b2362013c4612c09c2bf6fb219271"> 3198</a></span><span class="preprocessor">#define TSW_PTP_EVT_ATSHI_STSHI_SHIFT (0U)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2a57c8e5f2ed58448f2572d5f249808"> 3199</a></span><span class="preprocessor">#define TSW_PTP_EVT_ATSHI_STSHI_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_ATSHI_STSHI_MASK) &gt;&gt; TSW_PTP_EVT_ATSHI_STSHI_SHIFT)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span> </div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS0_INTERVAL */</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment">/*</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment"> * PPSINT (RW)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment"> *</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment"> * PPS0 output signal interval</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment"> */</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a963291e1026c469674b017e0d9d47d2f"> 3207</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5b4fd9659af95e0bc796de62022059e3"> 3208</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_SHIFT (0U)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa96fc85ca4b6dee4601ea4b075e774f7"> 3209</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_SHIFT) &amp; TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_MASK)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac779a8ef43181b988c547d631a1fb78a"> 3210</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_MASK) &gt;&gt; TSW_PTP_EVT_PPS0_INTERVAL_PPSINT_SHIFT)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span> </div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS0_WIDTH */</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment">/*</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment"> * PPS_WIDTH (RW)</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment"> *</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment"> * pps0 output signal width</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment"> */</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afd97a46acf09f95c61c34f2c4d684b0e"> 3218</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2773ae3d79ffbdc7ebea9d4b5fda9caf"> 3219</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac0e0a0231631a3e2c6854845022d52f1"> 3220</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_SHIFT) &amp; TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_MASK)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8fd781bfdd4d853c7bd5178dcd01b903"> 3221</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_MASK) &gt;&gt; TSW_PTP_EVT_PPS0_WIDTH_PPS_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span> </div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_SEC1 */</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment">/*</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment"> * SCP_SEC (RW)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment"> *</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment"> * target time seconds</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment"> */</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee7a2a21787713b7d46d4ff425ee345f"> 3229</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC1_SCP_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17e40e57e5f47f24fc75c6f8f7fef26c"> 3230</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC1_SCP_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa133e1c28ae387387c9d50364e01af4c"> 3231</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC1_SCP_SEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_SEC1_SCP_SEC_SHIFT) &amp; TSW_PTP_EVT_SCP_SEC1_SCP_SEC_MASK)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab2e6f6ff477bf0b40659eef60b227dc9"> 3232</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC1_SCP_SEC_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_SEC1_SCP_SEC_MASK) &gt;&gt; TSW_PTP_EVT_SCP_SEC1_SCP_SEC_SHIFT)</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span> </div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_NS1 */</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">/*</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment"> * SCP_NS (RW)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment"> *</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="comment"> * target time sub seconds</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="comment"> */</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9f480feae5e7e96fb6910c5b9564d11"> 3240</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS1_SCP_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a639ae1872912753f31435e840577cac8"> 3241</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS1_SCP_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a148167a72a0668703408e8d87ebcc4cd"> 3242</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS1_SCP_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_NS1_SCP_NS_SHIFT) &amp; TSW_PTP_EVT_SCP_NS1_SCP_NS_MASK)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0745b18ec91408a8298ac7d96ac4bfce"> 3243</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS1_SCP_NS_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_NS1_SCP_NS_MASK) &gt;&gt; TSW_PTP_EVT_SCP_NS1_SCP_NS_SHIFT)</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span> </div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS1_INTERVAL */</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="comment">/*</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="comment"> * PPSINT (RW)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment"> *</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment"> * PPS1 output signal interval</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment"> */</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac75bde260cedbeb2b7269ae19fbd85dc"> 3251</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a216ed2bfa9bbd1df7b8c3bedbc75ee92"> 3252</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_SHIFT (0U)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a561731cdee2fd0d91006ec1bb8a961fc"> 3253</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_SHIFT) &amp; TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_MASK)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b549d4f0c082051b53d4d86dfe48887"> 3254</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_MASK) &gt;&gt; TSW_PTP_EVT_PPS1_INTERVAL_PPSINT_SHIFT)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS1_WIDTH */</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">/*</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> * PPS_WIDTH (RW)</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment"> *</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment"> * pps1 output signal width</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment"> */</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a817ca1f5c2eb6728eab06252fd102ba2"> 3262</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe6be372f91cd58c867a24bfb12167e5"> 3263</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0339db6cf6eb0025f1242aeac135776f"> 3264</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_SHIFT) &amp; TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_MASK)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2beff88868a7558f194236a3ed92b30"> 3265</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_MASK) &gt;&gt; TSW_PTP_EVT_PPS1_WIDTH_PPS_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_SEC2 */</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">/*</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment"> * SCP_SEC (RW)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment"> *</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment"> * target time seconds</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment"> */</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab544aede5ab1b9f6768e2dad6c0d060a"> 3273</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC2_SCP_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a004f01e2026e0af8355df6645539046e"> 3274</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC2_SCP_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90214a97895bd78c5291689cd1f1965b"> 3275</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC2_SCP_SEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_SEC2_SCP_SEC_SHIFT) &amp; TSW_PTP_EVT_SCP_SEC2_SCP_SEC_MASK)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa5769ae5c2451831f7f9b4b6795552a7"> 3276</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC2_SCP_SEC_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_SEC2_SCP_SEC_MASK) &gt;&gt; TSW_PTP_EVT_SCP_SEC2_SCP_SEC_SHIFT)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span> </div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_NS2 */</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment">/*</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment"> * SCP_NS (RW)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="comment"> *</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment"> * target time sub seconds</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="comment"> */</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8fdabd3786e821e9eecfd2d56bd04b3b"> 3284</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS2_SCP_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac0c51ec23b376da317469b29dae7cc0"> 3285</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS2_SCP_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a474ffc10b3af35725770e0f50761e1cd"> 3286</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS2_SCP_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_NS2_SCP_NS_SHIFT) &amp; TSW_PTP_EVT_SCP_NS2_SCP_NS_MASK)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa926ccc5af886ae6c35763e4f62de16d"> 3287</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS2_SCP_NS_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_NS2_SCP_NS_MASK) &gt;&gt; TSW_PTP_EVT_SCP_NS2_SCP_NS_SHIFT)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span> </div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS2_INTERVAL */</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment">/*</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment"> * PPSINT (RW)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment"> *</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment"> * PPS2 output signal interval</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment"> */</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af10b761b6f8a04083cabb24d89bc6e00"> 3295</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82afc2f35e4f6ad254b6abb93a4a0425"> 3296</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_SHIFT (0U)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a97afe0d566a22ab2f2471363d76e958e"> 3297</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_SHIFT) &amp; TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_MASK)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6480c8eb476c8535695d10498745d25c"> 3298</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_MASK) &gt;&gt; TSW_PTP_EVT_PPS2_INTERVAL_PPSINT_SHIFT)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span> </div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS2_WIDTH */</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="comment">/*</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="comment"> * PPS_WIDTH (RW)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment"> *</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment"> * pps2 output signal width</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment"> */</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7db5ac0c2f84d264341f7ad1f001daea"> 3306</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6215fbf00dbae540388e5d48857de6a4"> 3307</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d9d1e902f5db973fc4d3cb1d30f9360"> 3308</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_SHIFT) &amp; TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_MASK)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa153a6e5137df4dcf1d7a79cdea2e2b9"> 3309</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_MASK) &gt;&gt; TSW_PTP_EVT_PPS2_WIDTH_PPS_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span> </div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_SEC3 */</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">/*</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment"> * SCP_SEC (RW)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment"> *</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment"> * target time seconds</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment"> */</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a897c105a037985a57371d0a9f2895f2f"> 3317</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC3_SCP_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c63ad6e2650d992385ca7b94bb7401c"> 3318</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC3_SCP_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4744cf45417be22af346174c7fed0e47"> 3319</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC3_SCP_SEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_SEC3_SCP_SEC_SHIFT) &amp; TSW_PTP_EVT_SCP_SEC3_SCP_SEC_MASK)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeea3a520279d783a2a0ce1017f90f6c0"> 3320</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_SEC3_SCP_SEC_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_SEC3_SCP_SEC_MASK) &gt;&gt; TSW_PTP_EVT_SCP_SEC3_SCP_SEC_SHIFT)</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span> </div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment">/* Bitfield definition for register: PTP_EVT_SCP_NS3 */</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="comment">/*</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment"> * SCP_NS (RW)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment"> *</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment"> * target time sub seconds</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment"> */</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d352dabb03a3d565bf65a93bd3e1e7f"> 3328</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS3_SCP_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ea2446e46442c2b1c2c63cc1eecd58e"> 3329</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS3_SCP_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf8bb79dba6ee003d16a8d7c20cd486e"> 3330</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS3_SCP_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_SCP_NS3_SCP_NS_SHIFT) &amp; TSW_PTP_EVT_SCP_NS3_SCP_NS_MASK)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afa0ecc2cbfcd1a5ccee7d042519e7f38"> 3331</a></span><span class="preprocessor">#define TSW_PTP_EVT_SCP_NS3_SCP_NS_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_SCP_NS3_SCP_NS_MASK) &gt;&gt; TSW_PTP_EVT_SCP_NS3_SCP_NS_SHIFT)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span> </div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS3_INTERVAL */</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment">/*</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment"> * PPSINT (RW)</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment"> *</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment"> * PPS3 output signal interval</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment"> */</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a580312a7869c3bd7e9c18e693e9380ec"> 3339</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8159f036f385905e17c8e9c1cfea8fb"> 3340</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_SHIFT (0U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa15a1caff93f44264275d1dbd41c360e"> 3341</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_SHIFT) &amp; TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_MASK)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa4028d2ee80c96df0af0fc960f2887fd"> 3342</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_MASK) &gt;&gt; TSW_PTP_EVT_PPS3_INTERVAL_PPSINT_SHIFT)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span> </div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS3_WIDTH */</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment">/*</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment"> * PPS_WIDTH (RW)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> *</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment"> * pps3 output signal width</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment"> */</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f70d8fefccd01765b00e75d2d445b73"> 3350</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a322d54be7f2f8ac4bbe34a0f9d94500c"> 3351</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_SHIFT (0U)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9876b0aca6866fc8be675f17050e854a"> 3352</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_SHIFT) &amp; TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_MASK)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a604bf11b659fcd1b91706bfa0bfcd769"> 3353</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_MASK) &gt;&gt; TSW_PTP_EVT_PPS3_WIDTH_PPS_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span> </div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS_CTRL0 */</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">/*</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment"> * PPS_TOD_INTR_MSK (RW)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment"> *</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment"> * pps tod interrupt enable</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment"> */</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc9cd9cf9e3e767b22a321201c3bfcaa"> 3361</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_MASK (0x8U)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adfc24268a0416d748e3c586e72e0a35d"> 3362</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_SHIFT (3U)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2b12d93c0573042ecaec9dc736d491c"> 3363</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_SHIFT) &amp; TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_MASK)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0bffb07e6c056e8884c95ddb6aa462fc"> 3364</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CTRL0_PPS_TOD_INTR_MSK_SHIFT)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span> </div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">/*</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment"> * TARGET_RAC_INTR_MSK (RW)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment"> *</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment"> * target timmer interrupt mask</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment"> */</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72d87b837b679034099d882da78edf1b"> 3371</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_MASK (0x4U)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abee5b7d98da46af95a4d10881400a86f"> 3372</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_SHIFT (2U)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2ae53fd92ad3d3733fc9a6a7c05b5e4"> 3373</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_SHIFT) &amp; TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_MASK)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acf522f54f0867573fef15f56efccddeb"> 3374</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CTRL0_TARGET_RAC_INTR_MSK_SHIFT)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span> </div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">/*</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment"> * FIFO_WR_INTR_MSK (RW)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment"> *</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment"> * auxiliary snapshot fifo write interrupt enable</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment"> */</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7efbee96770cfd7d2d3aac8af2a874a"> 3381</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_MASK (0x2U)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a190d8f476c50e8dfc150d390791484f1"> 3382</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_SHIFT (1U)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2fc8074303dc1496f0f5d51d96e99d0b"> 3383</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_SHIFT) &amp; TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_MASK)</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae6ae5e05e135e4d1f91dca2b3e343042"> 3384</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CTRL0_FIFO_WR_INTR_MSK_SHIFT)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span> </div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="comment">/*</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment"> * TIME_SEL (RW)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment"> *</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment"> * timer selection</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment"> */</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8fa49a6cff41f59c6b6f2f007a53504b"> 3391</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_MASK (0x1U)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afccf5e72252e826aa31ebdc43ed82da8"> 3392</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0831427266c0da7cb3ef111eb416889c"> 3393</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_SHIFT) &amp; TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_MASK)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a271511fac2579b0951240d227ef34100"> 3394</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_MASK) &gt;&gt; TSW_PTP_EVT_PPS_CTRL0_TIME_SEL_SHIFT)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">/* Bitfield definition for register: PTP_EVT_PPS_SEL */</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment">/*</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment"> * PPS3_SEL (RW)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment"> *</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment"> * pps selection for pps3</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment"> */</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17a3a61047a207021ba2b55066d1e3d1"> 3402</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS3_SEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b36a04241576d38025409138fd91d0b"> 3403</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17766b3be1eaf750c8e4541c1e5ffcd6"> 3404</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_SEL_PPS3_SEL_SHIFT) &amp; TSW_PTP_EVT_PPS_SEL_PPS3_SEL_MASK)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12b0006d4208b0722d25bc2fbbf70432"> 3405</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS3_SEL_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_SEL_PPS3_SEL_MASK) &gt;&gt; TSW_PTP_EVT_PPS_SEL_PPS3_SEL_SHIFT)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span> </div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="comment">/*</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="comment"> * PPS2_SEL (RW)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment"> *</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment"> * pps selection for pps2</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment"> */</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab7164b68513bbd4758d2a5a006f25c6f"> 3412</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS2_SEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07c845980127b08a4c7ee58b5b81bdda"> 3413</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aabb73c391ecc529285b93500d9cf7c3f"> 3414</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_SEL_PPS2_SEL_SHIFT) &amp; TSW_PTP_EVT_PPS_SEL_PPS2_SEL_MASK)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65926ff4db93fc96d9abaa42202e2003"> 3415</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS2_SEL_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_SEL_PPS2_SEL_MASK) &gt;&gt; TSW_PTP_EVT_PPS_SEL_PPS2_SEL_SHIFT)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span> </div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment">/*</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment"> * PPS1_SEL (RW)</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment"> *</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment"> * pps selection for pps1</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="comment"> */</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ad49309a9dec2fa562a6ab1239c9d28"> 3422</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS1_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a718263ac818fedf522da5729d479791b"> 3423</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad2a9a8e83aaf09c8abca74d972b9503"> 3424</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_SEL_PPS1_SEL_SHIFT) &amp; TSW_PTP_EVT_PPS_SEL_PPS1_SEL_MASK)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a517ee7c7017677395f191bc9edecc6d5"> 3425</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS1_SEL_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_SEL_PPS1_SEL_MASK) &gt;&gt; TSW_PTP_EVT_PPS_SEL_PPS1_SEL_SHIFT)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span> </div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment">/*</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment"> * PPS0_SEL (RW)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="comment"> *</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment"> * pps selection for pps0</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment"> */</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade6ab867c4cc31f4163122c48821eb5d"> 3432</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS0_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeb75261e89d91b4982025b9702c4a63b"> 3433</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06251eb9c220bb79f766bb39bd14207a"> 3434</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_PTP_EVT_PPS_SEL_PPS0_SEL_SHIFT) &amp; TSW_PTP_EVT_PPS_SEL_PPS0_SEL_MASK)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab865fa137c769186252c1d8da6a0ebaa"> 3435</a></span><span class="preprocessor">#define TSW_PTP_EVT_PPS_SEL_PPS0_SEL_GET(x) (((uint32_t)(x) &amp; TSW_PTP_EVT_PPS_SEL_PPS0_SEL_MASK) &gt;&gt; TSW_PTP_EVT_PPS_SEL_PPS0_SEL_SHIFT)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span> </div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">/* Bitfield definition for register: SOFT_RST_CTRL */</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment">/*</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span><span class="comment"> * TSN_CORE_RST (RW)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span><span class="comment"> *</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="comment"> * tsn core reset control</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="comment"> */</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd3f0cf572f2c1c39fedd084ac052c84"> 3443</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_TSN_CORE_RST_MASK (0x800U)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad4c40ef1530bf5e3bbcfa388a35f09f5"> 3444</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_TSN_CORE_RST_SHIFT (11U)</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a520516989697a1bee4e4efcbc98dacfb"> 3445</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_TSN_CORE_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_TSN_CORE_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_TSN_CORE_RST_MASK)</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adaa48e711529c225ac44d2dbf018853b"> 3446</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_TSN_CORE_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_TSN_CORE_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_TSN_CORE_RST_SHIFT)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span> </div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment">/*</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><span class="comment"> * PTP_EVT_RST (RW)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="comment"> *</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment"> * ptp event module reset control</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment"> */</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3bb4e770867e29a91060c7eea7ec86b6"> 3453</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PTP_EVT_RST_MASK (0x400U)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad4588c3c3b43870c91d9e1c458963c0a"> 3454</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PTP_EVT_RST_SHIFT (10U)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae586351f265274ef0f4316f9f53518ba"> 3455</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PTP_EVT_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PTP_EVT_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PTP_EVT_RST_MASK)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7de059fcacefa84f4f840e7f4f23d142"> 3456</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PTP_EVT_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PTP_EVT_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PTP_EVT_RST_SHIFT)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span> </div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment">/*</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment"> * DMA0_RST (RW)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment"> *</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment"> * dma0 reset control</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment"> */</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac2067ce4e1f8c3b6983eb943c31ea713"> 3463</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_DMA0_RST_MASK (0x100U)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5201059fc3558cd5dc6b9a70720f7544"> 3464</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_DMA0_RST_SHIFT (8U)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65e739ebe6adad5a1dba3b836167de21"> 3465</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_DMA0_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_DMA0_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_DMA0_RST_MASK)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab69cc735839a722ae278d5d0de8e5a55"> 3466</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_DMA0_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_DMA0_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_DMA0_RST_SHIFT)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span> </div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment">/*</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment"> * PORT3_RX_RST (RW)</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment"> *</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment"> * port3 rx reset control</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment"> */</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9e7d41f74fc7a9348ac5bc68b39ce3ac"> 3473</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_RX_RST_MASK (0x20U)</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9e8df3f06ac3c3b2f7e397885ff6df2e"> 3474</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_RX_RST_SHIFT (5U)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a539640fb6aa770ad0f70891e7f4a130a"> 3475</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_RX_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PORT3_RX_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PORT3_RX_RST_MASK)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af63c086631c37d9a3a18eeeace5ea7d4"> 3476</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_RX_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PORT3_RX_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PORT3_RX_RST_SHIFT)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span> </div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment">/*</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment"> * PORT3_TX_RST (RW)</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment"> *</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment"> * port3 tx reset control</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment"> */</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af546de9681cae8067c7d285b8a1d4059"> 3483</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_TX_RST_MASK (0x10U)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac8335d22678a42d1cbe01852b5aef6ee"> 3484</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_TX_RST_SHIFT (4U)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6607060232a2e84d4cb97bf6946a1537"> 3485</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_TX_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PORT3_TX_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PORT3_TX_RST_MASK)</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad06db7e9c3cd1a16940114bf5082b033"> 3486</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT3_TX_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PORT3_TX_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PORT3_TX_RST_SHIFT)</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span> </div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment">/*</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment"> * PORT2_RX_RST (RW)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment"> *</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="comment"> * port2 rx reset control</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment"> */</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a874d7c06e4d71492401491dac6c96584"> 3493</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_RX_RST_MASK (0x8U)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ee74083d44a967e0e4341e73c6c7acf"> 3494</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_RX_RST_SHIFT (3U)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0126c60dc2ec13a4e9ef640bb60dc85f"> 3495</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_RX_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PORT2_RX_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PORT2_RX_RST_MASK)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a041ef95d5277f431864b053b375760b8"> 3496</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_RX_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PORT2_RX_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PORT2_RX_RST_SHIFT)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span> </div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment">/*</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment"> * PORT2_TX_RST (RW)</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment"> *</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment"> * port2 tx reset control</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment"> */</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e40044e3c2574098f2356d7d55f2c3e"> 3503</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_TX_RST_MASK (0x4U)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a975e5871a188b3297e68522df119ceef"> 3504</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_TX_RST_SHIFT (2U)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3dfe5b3ee913c7270a11109577df4a2a"> 3505</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_TX_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PORT2_TX_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PORT2_TX_RST_MASK)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a03db726bd0589ee96677c373bff81cc8"> 3506</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT2_TX_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PORT2_TX_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PORT2_TX_RST_SHIFT)</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span> </div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">/*</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment"> * PORT1_RX_RST (RW)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment"> *</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment"> * port1 rx reset control</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment"> */</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ee45a26a0e7119f3aad34bdc0731f47"> 3513</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_RX_RST_MASK (0x2U)</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ee518ee7f4b2969c4a6c4cbee7b0d77"> 3514</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_RX_RST_SHIFT (1U)</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e3b7631073ab27fb1bc5d2072d6a304"> 3515</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_RX_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PORT1_RX_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PORT1_RX_RST_MASK)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4db2a0ca4f123b6c5cecedaa8cb68ee4"> 3516</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_RX_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PORT1_RX_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PORT1_RX_RST_SHIFT)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span> </div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="comment">/*</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="comment"> * PORT1_TX_RST (RW)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment"> *</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment"> * port1 tx reset control</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment"> */</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae20362a78c2306902918fd4220f8a5da"> 3523</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_TX_RST_MASK (0x1U)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4cf9a1e22b317499914cd2e19a8e4c9a"> 3524</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_TX_RST_SHIFT (0U)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5046217e831db52525141f881165127"> 3525</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_TX_RST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_SOFT_RST_CTRL_PORT1_TX_RST_SHIFT) &amp; TSW_SOFT_RST_CTRL_PORT1_TX_RST_MASK)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1bd4733a8644c752cbf76bf5ce6a5ca5"> 3526</a></span><span class="preprocessor">#define TSW_SOFT_RST_CTRL_PORT1_TX_RST_GET(x) (((uint32_t)(x) &amp; TSW_SOFT_RST_CTRL_PORT1_TX_RST_MASK) &gt;&gt; TSW_SOFT_RST_CTRL_PORT1_TX_RST_SHIFT)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span> </div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment">/* Bitfield definition for register: CPU_PORT_PORT_MAIN_TAGGING */</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment">/*</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span><span class="comment"> * FORCE (R/W)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="comment"> *</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment"> * The VLAN-TAG with PVID will be inserted in every frame from Host as their first VLAN-TAG. This can be used for double tagging of tagged/trunk ports</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment"> */</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae5306d4750a3cba09f566e27bc058651"> 3534</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69dea5d37d6bd13df52a95e7d6e2fa3a"> 3535</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_SHIFT (17U)</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37fba5bd060a15b7affb992fb0093d29"> 3536</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_MASK)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b52c8a7a27c9f0ffa46ba385918900f"> 3537</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_TAGGING_FORCE_SHIFT)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span> </div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment">/*</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment"> * ACCESS (R/W)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment"> *</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment"> * Every tagged frame not matching PVID is filtered out. Every untagged ingress  frame will be tagged with PVID. Every egress frame with PVID will be untagged</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment"> */</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad7c70794ba3260aa6bb6503704435a26"> 3544</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a5fb07a431aeb1460f2e83d654911f0"> 3545</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_SHIFT (16U)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7160ddaac8528d8c1eb16b65e6804c96"> 3546</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_MASK)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac2bcafc126850720767f1130b587e34"> 3547</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_TAGGING_ACCESS_SHIFT)</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span> </div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment">/*</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment"> * PCP (R/W)</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment"> *</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment"> * VLAN-TCI: Priority Code Point, used when tagged.</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="comment"> */</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aab5247f5ceb4ec338671bc2eda51ab99"> 3554</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_MASK (0xE000U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83425b9e28d202867f2a571bb77f39e3"> 3555</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_SHIFT (13U)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba68c9e23eecbc83107ea752a2cbcc90"> 3556</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_MASK)</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe92ca542e9518f7bf2f5f84256ac768"> 3557</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_TAGGING_PCP_SHIFT)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span> </div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment">/*</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment"> * DEI (R/W)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment"> *</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment"> * VLAN-TCI: Drop Eligible Indicator, used when tagged.</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="comment"> */</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c8d41aee16107e049615bf5d8abd21f"> 3564</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_MASK (0x1000U)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4146e3abb5dfba0a1ee2f2bf4c0dd910"> 3565</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_SHIFT (12U)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a09fe71179219c43dacaa43c2d8e916ca"> 3566</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_MASK)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac1118244fb979be6674a0b52d887a23f"> 3567</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_TAGGING_DEI_SHIFT)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span> </div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment">/*</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment"> * PVID (R/W)</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment"> *</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment"> * Native VLAN of Port. Untagged traffic will be tagged with the native VLAN-ID By default the Port uses VLAN 1.</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment"> */</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e4c76e03abb441e1c24648918cbc684"> 3574</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_MASK (0xFFFU)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73d120d8ae0f5af2733547098efbe34d"> 3575</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_SHIFT (0U)</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1de56b80d5160edf1fcda79650595c00"> 3576</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_MASK)</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6a81f239c88f646e7ac6454730c38de8"> 3577</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_TAGGING_PVID_SHIFT)</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span> </div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment">/* Bitfield definition for register: CPU_PORT_PORT_MAIN_ENNABLE */</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="comment">/*</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="comment"> * EN_SF (R/W)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="comment"> *</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment"> * only applicable for CPU-Port at egress: &#39;1&#39; to use S&amp;F FIFO and &#39;0&#39; disable S&amp;F FIFO. Changing during frame operation can lead to frame corruption</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment"> */</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0a265f477c9266c122b8fd321f8df524"> 3585</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_MASK (0x2U)</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8c9582a61532934ac567221576fb409"> 3586</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_SHIFT (1U)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a22092cb157e8054c4ae46666990fac5f"> 3587</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_MASK)</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac45bf44b3436d54bd07ff96043d0e29e"> 3588</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_SF_SHIFT)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span> </div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><span class="comment">/*</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="comment"> * EN_QCI (R/W)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="comment"> *</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment"> * if QCI is present at selected egress port, &#39;1&#39; to use QCI and &#39;0&#39; disable QCI. Changing during frame operation can lead to frame corruption.</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment"> */</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a75d7a08a90658658490248992b51a176"> 3595</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_MASK (0x1U)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a858a9182ef7e665f9b148308fbd0af4b"> 3596</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_SHIFT (0U)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a71d5072d33692171d45d5c86036a316a"> 3597</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_SHIFT) &amp; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_MASK)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a000579362cf22215646806817dd828dc"> 3598</a></span><span class="preprocessor">#define TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_MASK) &gt;&gt; TSW_CPU_PORT_PORT_MAIN_ENNABLE_EN_QCI_SHIFT)</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span> </div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_ESELECT */</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="comment">/*</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment"> * ESEL (RO)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment"> *</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="comment"> * Select entry. Selected entry mapped to 0x40 – 0x5C.</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment"> */</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a693185e3561f428fdb629e26e835593e"> 3606</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_ESELECT_ESEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1948cfded2c11c5b0082a4d04a49c976"> 3607</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_ESELECT_ESEL_SHIFT (0U)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ef174423ec67f5ffc8b4b85fc7cab10"> 3608</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_ESELECT_ESEL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_ESELECT_ESEL_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_ESELECT_ESEL_SHIFT)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span> </div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_CONTROL */</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment">/*</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment"> * SID (R/W)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment"> *</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span><span class="comment"> * Stream ID – inserted to header on match</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment"> */</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5b2107c1929e295dbe53796d9889581f"> 3616</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_MASK (0xFF00U)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7c5093aa0b46fc5d94cfd0a598d251c5"> 3617</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_SHIFT (8U)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a29da9b0332eece116395ce6fcb5f6abc"> 3618</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_MASK)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1bb095f8ab1a00d0bc38f7307fade902"> 3619</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SID_SHIFT)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span> </div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="comment">/*</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="comment"> * SEQGEN (R/W)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span><span class="comment"> *</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span><span class="comment"> * Sequence number generation enable</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span><span class="comment"> */</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7f5653478b45b5ef4a4d4e9e4f711607"> 3626</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_MASK (0x80U)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a8fc8e8bc8db4cb287f4d1f51c86eaa"> 3627</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_SHIFT (7U)</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a03d50178ba4ffcf96e1492b92bf165ce"> 3628</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_MASK)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a908cc8ce3710f1fb88a2337d2a091f31"> 3629</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SEQGEN_SHIFT)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span> </div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="comment">/*</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="comment"> * ACTCTL (R/W)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment"> *</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="comment"> * Active Destination MAC – control. See Table 6-6.</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span><span class="comment"> */</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a81d702d82e76ba23e5b36c1dd99eee81"> 3636</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_MASK (0x30U)</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a34e147c449f128a6683e67de6dc3d51d"> 3637</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_SHIFT (4U)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d85fda7655a685e716cc4ef0d3d7f53"> 3638</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_MASK)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06bed0c8f30e6a06a3f65763caec9e6c"> 3639</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_ACTCTL_SHIFT)</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span> </div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment">/*</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="comment"> * SMAC (R/W)</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment"> *</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment"> * 0: Lookup by Destination MAC 1: Lookup by Source MAC</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment"> */</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa1383c88e21f4b7a11007e8b17056301"> 3646</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_MASK (0x8U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a137f5100588c9237cd320aae098c00a0"> 3647</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_SHIFT (3U)</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a53ef974ce029650bb474b83f3c6f6f60"> 3648</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_MASK)</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a01edba1fd506c44c90ace65c45531a25"> 3649</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_SMAC_SHIFT)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span> </div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="comment">/*</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span><span class="comment"> * MODE (R/W)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="comment"> *</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="comment"> * Lookup mode. 1:Priority – a frame must be untagged or priority tagged ; 2:Tagged – a frame must have a VLAN tag ; 3:All – a frame can be tagged or untagged</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment"> */</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a262a101296fa5124f684bd91eb93b1b9"> 3656</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_MASK (0x6U)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada0e045712904904de54da80c25f2740"> 3657</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_SHIFT (1U)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a4449edd35058f046fbe3d9399d0dd6"> 3658</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_MASK)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93ce0cd7315388907570d00f96157c70"> 3659</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_MODE_SHIFT)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span> </div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment">/*</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="comment"> * EN (R/W)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span><span class="comment"> *</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="comment"> * Enable entry</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span><span class="comment"> */</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae6a53174747563ab8366b001a89a4653"> 3666</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69e2efb14aea58b348a1cc465d81043f"> 3667</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a1afa3becc873f4d1005e3bdf7395db"> 3668</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_MASK)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5426f982149b828c5b534607c3b036c1"> 3669</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_CONTROL_EN_SHIFT)</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span> </div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_SEQNO */</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment">/*</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="comment"> * SEQNO (R/WC)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span><span class="comment"> *</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="comment"> * Sequence number – next number when generating,any write access to clear.</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="comment"> */</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a559d61d8bab1f59f7add6acc87600ded"> 3677</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a56b8e14c08125daa84baea161eea4390"> 3678</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_SHIFT (0U)</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25bcd5df33e5e4468e7ca3c42293b721"> 3679</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_MASK)</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b28137c1d853ceada846bc81db9dce0"> 3680</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_SEQNO_SEQNO_SHIFT)</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span> </div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_MATCHCNT */</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment">/*</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="comment"> * MATCH (R/WC)</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span><span class="comment"> *</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span><span class="comment"> * Entry match counter – any write access to clear.</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="comment"> */</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab024f3209ab66636095a1863989a08d8"> 3688</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a10d3a3c10ddd78ae9a4a217577292226"> 3689</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2d432c1fb8dd8e642e3c1a4f003634a"> 3690</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_MASK)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7dd735cd14a6dd5e8afe0dc46dd26a44"> 3691</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_MATCHCNT_MATCH_SHIFT)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span> </div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_MACLO */</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span><span class="comment">/*</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span><span class="comment"> * MACL (R/WC)</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="comment"> *</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span><span class="comment"> * MAC-Address [31:0] used by lookup.</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span><span class="comment"> */</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0a3c0b21a5b06e751b509fdb5470fe3"> 3699</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ede5bed9a35984de5dcc0a82cdcc940"> 3700</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_SHIFT (0U)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac98c198d76a9d0cf0379df98913a7d1f"> 3701</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_MASK)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a587b179df12db820c3ab70c41fe4c519"> 3702</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_MACLO_MACL_SHIFT)</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_MACHI */</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">/*</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment"> * VID (R/W)</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment"> *</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="comment"> * VLAN ID used by lookup.</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span><span class="comment"> */</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ee4d37f4d1956b013f0d76cf1e59b4b"> 3710</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a939139101897590ae455c5466e84e569"> 3711</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_SHIFT (16U)</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa045b522a834f70d19f6c0876bdc38b8"> 3712</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_MASK)</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32f9153b500d8d89239f441bb896d21d"> 3713</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_MACHI_VID_SHIFT)</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span> </div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment">/*</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment"> * MATCH (R/W)</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment"> *</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment"> * MAC-Address [47:31] used by lookup.</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment"> */</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a04e4342f3a312232c574309f679177cc"> 3720</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a856b34438b984b149d9c2af6d5904e3e"> 3721</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a02064f3b4bae9d6140de3a7252f8acde"> 3722</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_MASK)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab956f694c1a2148c215424387c4fa7d2"> 3723</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_MACHI_MATCH_SHIFT)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span> </div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_STMID_AMACHI */</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span><span class="comment">/*</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="comment"> * APCP (R/W)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span><span class="comment"> *</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment"> * Active Destination MAC, PCP</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="comment"> */</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d67198f364718e8a1b755c3b26065a0"> 3731</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38afdd9f88a6afa4839aaf5bee62fc9b"> 3732</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_SHIFT (28U)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad16ca72fc43ba7ef8d66f1856dc26967"> 3733</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_MASK)</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e65b63c0fd22c93226bd9a86d85cf68"> 3734</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_AMACHI_APCP_SHIFT)</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span> </div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment">/*</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment"> * AVID (R/W)</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span><span class="comment"> *</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span><span class="comment"> * Active Destination MAC, VLAN ID</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span><span class="comment"> */</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8120b3f07acbfb3527983b2b6c8d5442"> 3741</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4780c9a1700c9e8fd0f97e54bd87aafb"> 3742</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_SHIFT (16U)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade2d265602eb116cc195c2caf418e6ab"> 3743</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_MASK)</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acfcfa249e17bcc647b915e56aaf114ff"> 3744</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AVID_SHIFT)</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span> </div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment">/*</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="comment"> * AMACH (R/W)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="comment"> *</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment"> * Active Destination MAC, MAC-Address [47:32]</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="comment"> */</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae6a9b3499e7fa7f8b7d49a7ba7a7baff"> 3751</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a872be44f7ee4fa9578cb1145555a91a8"> 3752</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_SHIFT (0U)</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d7ae8fc308cf22c7f3d9ff5a9ec294f"> 3753</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_SHIFT) &amp; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_MASK)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada60406708b7dc76c1f153f0a7674445"> 3754</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_STMID_AMACHI_AMACH_SHIFT)</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span> </div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_CONTROL */</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="comment">/*</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="comment"> * LATER (R/WC)</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="comment"> *</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment"> * Latent error flag – write 1 to clear</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment"> */</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc7ea2c0a7d717f8d922b7fb3bc59479"> 3762</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_MASK (0x2U)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a168c847bc3d3ec01a0e3add3fa58adea"> 3763</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_SHIFT (1U)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2cf340f1a8498d10f647344b61cb8611"> 3764</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_MASK)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99d52dff30b9c848c2ee39db70329153"> 3765</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_CONTROL_LATER_SHIFT)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span> </div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment">/*</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="comment"> * RTENC (R/W)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment"> *</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment"> * R-TAG encoding enable.</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment"> */</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e3c2205535c063ed24bd6e72aa0453b"> 3772</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_MASK (0x1U)</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a64f48de7c10188d14e6262104e275417"> 3773</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_SHIFT (0U)</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5216a30fb78e7a4c4aaa949c5aa42ef0"> 3774</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_MASK)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff2580fa055ddba38b2ca1d6759374c6"> 3775</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_CONTROL_RTENC_SHIFT)</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span> </div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_SIDSEL */</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">/*</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span><span class="comment"> * SID (R/W)</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="comment"> *</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment"> * Stream ID selection for host access to IRFUNC and SRFUNC.</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment"> */</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac2c8a275425e805c0a53526a0d9093c4"> 3783</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_MASK (0xFFU)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ae08a9e267c35996c08131f928381de"> 3784</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_SHIFT (0U)</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f2c98aadd54d33275eb45d5e55b7415"> 3785</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_MASK)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c3e5cc858a5edc4ac6590d35572b912"> 3786</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_SIDSEL_SID_SHIFT)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span> </div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_IRFUNC */</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="comment">/*</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span><span class="comment"> * FEN (R/W)</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span><span class="comment"> *</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="comment"> * Individual recovery function: FEN – enable function for stream SIDSEL.SID. FIDX – function index for stream SIDSEL.SID If function does not exists (FIDX &gt;= 2**FD), FEN will be set to 0.</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span><span class="comment"> */</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b3a6f709dbdf4076cce64a5516e32ef"> 3794</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a89dfdc09cca3458c43e9e452363bea0a"> 3795</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_SHIFT (31U)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab6d9a13dcdd572ec17975969bb25af3a"> 3796</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_MASK)</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae3857183c29a47adb2a503eb756d26b8"> 3797</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FEN_SHIFT)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span> </div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment">/*</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment"> * FIDX (R/W)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span><span class="comment"> *</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span><span class="comment"> */</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2050213523c3797b3c23ab7e5b503ca6"> 3803</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_MASK (0xFFU)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad866c72c9888a693edfb1aaee1b949e5"> 3804</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a023510f2804f3f392455f3357bb5615d"> 3805</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_MASK)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c5280aa9a66a4a25f0fd28aab0f66f7"> 3806</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_IRFUNC_FIDX_SHIFT)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span> </div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_SRFUNC */</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment">/*</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment"> * FEN (R/W)</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment"> *</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment"> * Sequence recovery function: FEN – enable function for stream SIDSEL.SID. FIDX – function index for stream SIDSEL.SID If function does not exists (FIDX &gt;= 2**FD), FEN will be set to 0.</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment"> */</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5edf344808e7410dc839b598a9ab901a"> 3814</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f79148e9acd6869ff3fbe849cc3f0f5"> 3815</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_SHIFT (31U)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08a063c8431279b40aef79c6ec38fcf0"> 3816</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_MASK)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a45d7694ab182587034d320a7fabe5dda"> 3817</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FEN_SHIFT)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span> </div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span><span class="comment">/*</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="comment"> * FIDX (R/W)</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment"> *</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment"> */</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ab3ab5623068a27dcadf08e16d9be24"> 3823</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_MASK (0xFFU)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa07a5d2a72903cc7f26b3e072f3af4f6"> 3824</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa93889732ce72b0b26cf0af51a7cb46f"> 3825</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_MASK)</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace85bbf6013b834ba9a2373ed98bb8c6"> 3826</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_SRFUNC_FIDX_SHIFT)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span> </div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_FSELECT */</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment">/*</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="comment"> * FIDX (R/W)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment"> *</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span><span class="comment"> * Recovery function selection for host access at offset 0x140+</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span><span class="comment"> */</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d9a73aa11990e7eed2f42969afabb7f"> 3834</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_MASK (0xFFU)</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a646865f74431dfec8cf158d0ad555cc0"> 3835</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a213b17f4b5efad4299f3b35c070a7290"> 3836</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_MASK)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a10764af70e274dfcc11543200ceb9568"> 3837</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FSELECT_FIDX_SHIFT)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span> </div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_FCTRL */</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment">/*</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="comment"> * FRSET (WO)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment"> *</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="comment"> * Reset recovery function – self-resetting to 0</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span><span class="comment"> */</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a95efc4348c2e8d3207c3abd2a20c8be6"> 3845</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac25fbdf497f7507374b71ddbc9078af0"> 3846</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_SHIFT (31U)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8cdd86e1e9b70ca565e2bc410d4069ed"> 3847</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_MASK)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba184f69cf67eca3b9b350dfa1c3d0a2"> 3848</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_FRSET_SHIFT)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span> </div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">/*</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment"> * PATHS (R/W)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span><span class="comment"> *</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="comment"> * Number of paths (used by latent error detection)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span><span class="comment"> */</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab53514e4470b10b406e240bf6e06028b"> 3855</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a324c9ff91762f5e77535699f8b670fda"> 3856</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_SHIFT (16U)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe0c882b3653505a93bb50135c0b49ce"> 3857</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_MASK)</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ae6f3e1743cb5bceabdd65fbda5ae98"> 3858</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_PATHS_SHIFT)</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span> </div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="comment">/*</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span><span class="comment"> * HLEN (R/W)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span><span class="comment"> *</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span><span class="comment"> * History length (used by Vector recovery algorithm)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span><span class="comment"> */</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a80577016728cf0992a28ea7eb9d821"> 3865</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a58c5141bcd9779df599b57aaf5ba1c58"> 3866</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_SHIFT (8U)</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2341cc41e7bd2e3521acf2c235cc3abe"> 3867</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_MASK)</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab67cfcd166536fa4fdab3902cd6eb979"> 3868</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_HLEN_SHIFT)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span> </div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span><span class="comment">/*</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="comment"> * ALGO (R/W)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span><span class="comment"> *</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span><span class="comment"> * Recovery function algorithm: 0 – Vector recovery algorithm 1 – Match recovery algorithm</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="comment"> */</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa18ac3e9f2d4184f0b753505bf5a3b9d"> 3875</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_MASK (0x10U)</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9422e82228ebd26e5ad290f5df292541"> 3876</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_SHIFT (4U)</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8d32d8570f88c027449e6a3ab001933"> 3877</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_MASK)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a153a79281d8ed8599a603bc720c69621"> 3878</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_ALGO_SHIFT)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span> </div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="comment">/*</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span><span class="comment"> * LATEN (R/W)</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span><span class="comment"> *</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span><span class="comment"> * Latent error detection enable</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span><span class="comment"> */</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6dfd8b1480b5d318e6e9aedf1ab636af"> 3885</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_MASK (0x8U)</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99c20850c2d3edab309295861abfd24b"> 3886</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_SHIFT (3U)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8001044f1421944b02b4cd0717f55921"> 3887</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_MASK)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa10e4415b96d51b8fc7c143994a26308"> 3888</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_LATEN_SHIFT)</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span> </div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment">/*</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment"> * IND (R/W)</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="comment"> *</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span><span class="comment"> * Individual function (802.1CB 10.4.1.10)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span><span class="comment"> */</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0fdc042fbadc13a2a7d572ac4cebd1f2"> 3895</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_MASK (0x4U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8702da93404f2fd49ea5ad4ede0e40ac"> 3896</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_SHIFT (2U)</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2659ff7dd660d31041b289d9f9827814"> 3897</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_MASK)</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85f2aa47662e810be56c3e1e0f8a745f"> 3898</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_IND_SHIFT)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span> </div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment">/*</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="comment"> * TNS (R/W)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment"> *</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span><span class="comment"> * TakeNoSequence (802.1CB 10.4.1.9)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="comment"> */</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a684010e7e63410617ea34ba81f1a2adb"> 3905</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_MASK (0x2U)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a073f154c03a0e7a680e0cc6fe53171"> 3906</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_SHIFT (1U)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2bc34cb623dfe1cd1211cc7b64a1f26b"> 3907</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_MASK)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f3d8e3d59041ef08a08730fe7a71184"> 3908</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_FCTRL_TNS_SHIFT)</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span> </div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_RESETMSEC */</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment">/*</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="comment"> * FSRMS (R/W)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="comment"> *</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span><span class="comment"> * frerSeqRcvyResetMSec (802.1CB 10.4.1.7)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span><span class="comment"> */</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae1e0c497e0c66a7915fd3aa49e467c9b"> 3916</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a019820eacd4b9cf3c94dd7b2a87eb7f3"> 3917</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_SHIFT (0U)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad84ae5261c414f3959afe3f234670042"> 3918</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_MASK)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a499b52466b97e2143a18bca55dbe26b8"> 3919</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_RESETMSEC_FSRMS_SHIFT)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span> </div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_LATRSPERIOD */</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment">/*</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment"> * FLATR (R/W)</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment"> *</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="comment"> * frerSeqRcvyLatentResetPeriod (802.1CB 10.4.1.12.4)</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="comment"> */</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3b77ebb29d475d9cd4b21e08e38b7f4a"> 3927</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af1665ac502beaa2b832f54ba546e9bf6"> 3928</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_SHIFT (0U)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a463bbe57d31b92556213552825748ef6"> 3929</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_MASK)</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca4df2a34204b16ad75803f6529871e8"> 3930</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_LATRSPERIOD_FLATR_SHIFT)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span> </div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_LATTESTPERIOD */</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment">/*</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="comment"> * FLATT (R/W)</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="comment"> *</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="comment"> * frerSeqRcvyLatentErrorPeriod (802.1CB 10.4.1.12.2)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment"> */</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a650d396f599c592f8c75dc9ff93a1704"> 3938</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92f67be975004ef2eb93541e30030c39"> 3939</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_SHIFT (0U)</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab232e3d1cb87358685b4ba6bd89e7b0e"> 3940</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_MASK)</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52ac20b0ea308fffb26cddfc2c513511"> 3941</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_LATTESTPERIOD_FLATT_SHIFT)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span> </div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_LATERRDIFFALW */</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="comment">/*</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span><span class="comment"> * FDIFF (R/W)</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="comment"> *</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span><span class="comment"> * frerSeqRcvyLatentErrorDifference (802.1CB 10.4.1.12.1)</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment"> */</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9885e2088de5643bbb8989aff3d544af"> 3949</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7c1b6a051f55b66120df39998fdae64b"> 3950</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_SHIFT (0U)</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d4cfb2d975ae432532b92e7a88b0254"> 3951</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_MASK)</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaf7f89613620321143d08bb78c098084"> 3952</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_LATERRDIFFALW_FDIFF_SHIFT)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span> </div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="comment">/* Bitfield definition for register: CPU_PORT_EGRESS_FRER_LATERRCNT */</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment">/*</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment"> * LATERR (R/WC)</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment"> *</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="comment"> * Counter – latent error detect. Write any value to clear</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="comment"> */</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae1e02b66e999c5b37c5059b9e53753dc"> 3960</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb0247550ad990c5556a189b45787c5b"> 3961</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_SHIFT (0U)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35a595458b12ab368840fe7fb9e77732"> 3962</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_SHIFT) &amp; TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_MASK)</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6b8778c4363ec3c20565faef78d8fa47"> 3963</a></span><span class="preprocessor">#define TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_MASK) &gt;&gt; TSW_CPU_PORT_EGRESS_FRER_LATERRCNT_LATERR_SHIFT)</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span> </div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment">/* Bitfield definition for register array: EGFRCNT */</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment">/*</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="comment"> *</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment"> * Frame counters</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="comment"> */</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb53d7f8b4147dfa8a9971ab856e0b1b"> 3971</a></span><span class="preprocessor">#define TSW_EGFRCNT_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a619ced62da9edc07db35932004a20810"> 3972</a></span><span class="preprocessor">#define TSW_EGFRCNT_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a825a623837b6d90312f452839c3b239a"> 3973</a></span><span class="preprocessor">#define TSW_EGFRCNT_VALUE_GET(x) (((uint32_t)(x) &amp; TSW_EGFRCNT_VALUE_MASK) &gt;&gt; TSW_EGFRCNT_VALUE_SHIFT)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span> </div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE */</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment">/*</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment"> * FDMEM_CNT_BYTE (RO)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment"> *</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment"> * Number of bytes stored in frame drop FIFO</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment"> */</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab12b2d4d1538e23a63c298d0ae716672"> 3981</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a61914173bc5a49376c86ce92cba73958"> 3982</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa788ce2096e51ae25edd37d641acf240"> 3983</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_SHIFT)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span> </div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS */</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span><span class="comment">/*</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span><span class="comment"> * WAIT_FOR_LU (RO)</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment"> *</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment"> * FD FIFO waits for LookUp information.</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment"> */</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a36ed6f4beb0a81d7ce3fc4d0018b2c5e"> 3991</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_LU_MASK (0x800U)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3f0fd5409f3eb842421c1e1e3ebb44f"> 3992</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_LU_SHIFT (11U)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afcb6b2435edcc76f25eeee9823e24c25"> 3993</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_LU_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_LU_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_LU_SHIFT)</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span> </div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="comment">/*</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span><span class="comment"> * WAIT_FOR_FRAME (RO)</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span><span class="comment"> *</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="comment"> * FD FIFO waits for more frame data.</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment"> */</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7dd2b3c4bf6e8d8bf7150f34cad28004"> 4000</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_FRAME_MASK (0x400U)</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a260f1612bfd99ab5e171299d659af228"> 4001</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_FRAME_SHIFT (10U)</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac25a2f6bf9ea2f78ed043fc2335eb446"> 4002</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_FRAME_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_FRAME_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_WAIT_FOR_FRAME_SHIFT)</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span> </div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><span class="comment">/*</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span><span class="comment"> *</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment"> * FD FIFO processes data.</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment"> */</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acabe20239fea9ce270c9fc484ece4ece"> 4009</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_BUSY_MASK (0x200U)</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf0ed1254ffd717d32f34c3c918746d3"> 4010</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_BUSY_SHIFT (9U)</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af757bb03290e42b7aebf72f7f79c2ca8"> 4011</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_BUSY_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span> </div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="comment">/*</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="comment"> *</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment"> * FD FIFO ready to work or working.</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment"> */</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa7c8ae392d6f1d88e2cca58dbc9f886e"> 4018</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_READY_MASK (0x100U)</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa749da6bb0c77da03f2031e2e0f1d2f7"> 4019</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_READY_SHIFT (8U)</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae65f5c85e2df5c24df48833871270e52"> 4020</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_READY_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_READY_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_READY_SHIFT)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span> </div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span><span class="comment">/*</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><span class="comment"> *</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment"> * FD FIFO full</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment"> */</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac499e225fa4493e59b106515878d047c"> 4027</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_FULL_MASK (0x8U)</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9b1a4d6cad740f79d57885116aa09a40"> 4028</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_FULL_SHIFT (3U)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9b1ddbf8962e7106af5edcebd3c9fc40"> 4029</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_FULL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_FULL_SHIFT)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span> </div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="comment">/*</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span><span class="comment"> * AMST_FULL (RO)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment"> *</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment"> * FD FIFO almost full. Less than 1600 Byte left.</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment"> */</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38a4cfa33e78adf8156e0bf283767af5"> 4036</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_FULL_MASK (0x4U)</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac259c2409aaec77936b0be42be42e9f0"> 4037</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_FULL_SHIFT (2U)</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78d5ad135d5ccb2bfd58ae83897adb6a"> 4038</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_FULL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_FULL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_FULL_SHIFT)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span> </div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span><span class="comment">/*</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span><span class="comment"> * AMST_EMPTY (RO)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="comment"> *</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment"> * FD FIFO almost empty. Few bytes in FIFO.</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment"> */</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a717c98e8831890a8c0ee9b852809aebe"> 4045</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_EMPTY_MASK (0x2U)</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adea10da6bbad14661a671a6f99af0783"> 4046</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_EMPTY_SHIFT (1U)</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6a46ac2bf63c5973f28e5a434d9d6703"> 4047</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_EMPTY_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_AMST_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span> </div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment">/*</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="comment"> *</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="comment"> * FD FIFO empty</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span><span class="comment"> */</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8880511ec7bc9624c05f02c6861376d8"> 4054</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66dfd53254229444775fae0d74868ab6"> 4055</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afecff1bd44fedae55eb96b28e1dd86c1"> 4056</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_EMPTY_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span> </div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG */</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="comment">/*</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="comment"> * LU_DESC_ERR (R/W1C)</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="comment"> *</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="comment"> * LookUp Descriptor lost, because of unknown frame burst by MAC. If there is no  MAC mailfunction then this flag will never be raised. FDFIFO requires reset.</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span><span class="comment"> */</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d300045df1545811f465e2c5cdce189"> 4064</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae78d5aa60ee12d2794fe19dd2d16f4e"> 4065</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e22f58fc7ffefd1b45aa3d06626fe01"> 4066</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_MASK)</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad7a643cedd834028e9892dc687fa39b3"> 4067</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_LU_DESC_ERR_SHIFT)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span> </div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="comment">/*</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="comment"> * WRFAIL_FULL (R/W1C)</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="comment"> *</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span><span class="comment"> * Set if a frame is partially written into FIFO which had insufficient space. The frame is cut and frame error is set.</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment"> */</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ecc91d3f4698c4f98ee10b03f5eb8c9"> 4074</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_MASK (0x20U)</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a590073b18fa454d23c97fae2ab6953db"> 4075</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_SHIFT (5U)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a836b933e24eaec50db21c8964388e84b"> 4076</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_MASK)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a664ca07832b5662a98620f890eac618b"> 4077</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_WRFAIL_FULL_SHIFT)</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span> </div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment">/*</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span><span class="comment"> * DROP_NRDY (R/W1C)</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment"> *</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="comment"> * Frame was dropped because the FIFO was not ready. That can typically happen after a reset of the FIFO</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment"> */</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6a68b9585d720f80f3f6a2032ac5395a"> 4084</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_MASK (0x10U)</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26c00db1749b162e1df7f687390093af"> 4085</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_SHIFT (4U)</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a681112deb145ee450b20c6c1342393fd"> 4086</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_MASK)</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4e0235767f4568578dd87567906e55dc"> 4087</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_NRDY_SHIFT)</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span> </div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="comment">/*</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span><span class="comment"> * DROP_FULL_DESC (R/W1C)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="comment"> *</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="comment"> * Frame was dropped because the internal descriptor FIFO is full. Full by too many frames.</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="comment"> */</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37d37568dc99b0c03a20373e599af7c2"> 4094</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_MASK (0x8U)</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab745dd5a279aee20fe3edf21cdd4a074"> 4095</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_SHIFT (3U)</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0cadb40c38b6151357a7115d78c4cf0a"> 4096</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_MASK)</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae38f3d4a9c79d5a3249a065f7ef72190"> 4097</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_DESC_SHIFT)</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span> </div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="comment">/*</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="comment"> * DROP_FULL_MEM (R/W1C)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="comment"> *</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="comment"> * Frame was dropped because the FIFO is full. Full by too much data.</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="comment"> */</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace54777e1e1c319729d05cf83680c1cd"> 4104</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_MASK (0x4U)</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe3b4be7cd1a6e19e43bd0ebaa9ab9d1"> 4105</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_SHIFT (2U)</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac34c06f9c14bb235160c795b0c232429"> 4106</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_MASK)</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc1a342043daa9ab345f8872a93e05a7"> 4107</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DROP_FULL_MEM_SHIFT)</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span> </div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="comment">/*</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="comment"> * DESC_NRDY_ERR (R/W1C)</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="comment"> *</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span><span class="comment"> * FD FIFO failure. Descriptor not received correctly.</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span><span class="comment"> */</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a6562a84fb6d2da77961d58cb35e87e"> 4114</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb1d526aaf9e276b826571689bb0c9a0"> 4115</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf79feac25b1d69bb5a32342fe5a7055"> 4116</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_MASK)</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae52ed376b832e7b453451ad65dac272f"> 4117</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_NRDY_ERR_SHIFT)</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span> </div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="comment">/*</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span><span class="comment"> * DESC_SEQ_ERR (R/W1C)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span><span class="comment"> *</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="comment"> * FD FIFO failure. Internal controller lost synchronization.</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment"> */</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2aab331e87225321c4f49ba09bf3f156"> 4124</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa65157e60316df00e30c78d96513dfa"> 4125</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83c21c74e80c9926382bdf28b463db16"> 4126</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_MASK)</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad99b428542b2a9b4e6f3c273ac148b74"> 4127</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG_DESC_SEQ_ERR_SHIFT)</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span> </div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG */</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment">/*</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="comment"> * IE (R/W)</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="comment"> *</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span><span class="comment"> * Interrupt enable of ERROR_FLAG.</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><span class="comment"> */</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90a1ba8d4da3a6429fa6600ff0f864b9"> 4135</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_MASK (0x7FU)</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acaedfd5bc48447019e03e1221d718a9d"> 4136</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_SHIFT (0U)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c3f210d85f65d4310d8abe5a8b6b6a5"> 4137</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_MASK)</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adbf3291b25d0039945ffe59ef7cb392d"> 4138</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG_IE_SHIFT)</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span> </div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG */</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="comment">/*</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="comment"> * NOCUT_ERROR (R/W)</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="comment"> *</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span><span class="comment"> * FD_FIFO does not shorten frames which contain an error.</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment"> */</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a820b9d3b9921a94ef45de9d6380344d9"> 4146</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_MASK (0x1U)</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a133c383f00f8cf6856abfd825769d722"> 4147</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab2e88e4284c2ee4b749a6f3580a1ef41"> 4148</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_MASK)</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a40195163f5a37ccdbc485c780a23b4f5"> 4149</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG_NOCUT_ERROR_SHIFT)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span> </div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG */</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">/*</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="comment"> * DROP_DEST (R/W)</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="comment"> *</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment"> * Bit mapped Destination for dropped frames. Typically, frames are cleared at destination 0. Use another value to stream frames for analysis. Supports only max range of port[15:0].</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment"> */</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82255caa0c7686404a1ff06e19a12b09"> 4157</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2d9728646a3b39e7f24661539a500d5"> 4158</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_SHIFT (16U)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae504379662cf2cae78fe04b97d22ca7e"> 4159</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_MASK)</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38537c7ae5bc17c2f899d24fa1ff04e1"> 4160</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_DEST_SHIFT)</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span> </div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment">/*</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="comment"> * MIRROR_TX_EN (R/W)</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment"> *</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span><span class="comment"> * Incoming frames of this port will be mirrored to the given destination in MIRROR if their destination match with MIRROR_TX.</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="comment"> */</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12e6782f237d4f10da29f1a16b12a3d9"> 4167</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a95594ca84cfcb73ac1df91ea1837bcb7"> 4168</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c342b1c3845a785e7f9f70159ab0867"> 4169</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_MASK)</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5508e4c0ea4e6cd5b7cc41b01d4ff061"> 4170</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TX_EN_SHIFT)</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span> </div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment">/*</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="comment"> * MIRROR_RX_EN (R/W)</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="comment"> *</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="comment"> * Incoming frames of this port will be mirrored to the given destination in MIRROR_RX.</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span><span class="comment"> */</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0a0c5195024d72f47da8ac0b4293e44"> 4177</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a41770e313523b9a8fd1756e7f4c1cde4"> 4178</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d62f72381b80ac91d501a260d630949"> 4179</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_MASK)</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa111e7370ba62254bffde5a96ddd0a6a"> 4180</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_RX_EN_SHIFT)</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span> </div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment">/*</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment"> * CT_FPE_OVRD (R/W)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="comment"> *</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span><span class="comment"> * If any Store&amp;Forward option in RX_FDFIFO is set then this flag will still force preemptable traffic to be forwarded in Cut-Through mode. This is a useful option to save latency by double buffering if the used MAC/TSN-EP already does S&amp;F.</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment"> */</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec9b5a8f989370005683046a0c48f3ba"> 4187</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_MASK (0x40U)</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adb2ed7b91e73dff14e3cf91bb7895769"> 4188</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_SHIFT (6U)</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab4bf425519e8fdc97a19ff7d483c7f5a"> 4189</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_MASK)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afbe287d6b57af259aee90c2d56b84914"> 4190</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_CT_FPE_OVRD_SHIFT)</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span> </div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="comment">/*</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span><span class="comment"> * DISABLE (R/W)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="comment"> *</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment"> * Disable input of FD FIFO. Take care that also descriptor generation of LookUp is disabled. Remaining frames should be cleared with DROP_ALL.</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="comment"> */</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aabc4f16cadce3ec5fb8022059ddc61c6"> 4197</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_MASK (0x20U)</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a34aeb7c5a3d241737c2508f8b395103a"> 4198</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_SHIFT (5U)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d1926e8a4186103a61fe79a04521b35"> 4199</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_MASK)</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92acc35f3f83a4ce815476e2bac6188d"> 4200</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span> </div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment">/*</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment"> * DROP_ALL (R/W)</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="comment"> *</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="comment"> * Route all frames to DROP_DEST.</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="comment"> */</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebfae9110c88db4c348f8de09c48f12c"> 4207</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_MASK (0x10U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf611c990e3bc67c562e8a05ef1d7862"> 4208</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_SHIFT (4U)</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb70e0117aabadfdfe029de57159e5fb"> 4209</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_MASK)</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6d0fa51e556199c78505ccf55a87cdc"> 4210</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_DROP_ALL_SHIFT)</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span> </div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment">/*</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="comment"> * ERROR_TO_CPU (R/W)</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment"> *</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment"> * Send error frames to CPU.</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="comment"> */</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25a796d773dd342f118b25904d630da0"> 4217</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_MASK (0x8U)</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6708a13ffbc5362ddc1d2d7e82cdbbc1"> 4218</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_SHIFT (3U)</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78cdab305f8b4ce6bbf311614aaee159"> 4219</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_MASK)</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c2f4f7c5d7be41f9878bf1bb2b869c6"> 4220</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_ERROR_TO_CPU_SHIFT)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span> </div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span><span class="comment">/*</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="comment"> * MIRROR_TO_CPU (R/W)</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="comment"> *</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="comment"> * Duplicate frames to CPU.</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment"> */</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a64be25eef66b68ab66f42344f0b61a"> 4227</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_MASK (0x4U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae5dde682266575ffb019b9e599697a12"> 4228</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_SHIFT (2U)</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aedf5db31f177dc8f1ae214f7411a5fe8"> 4229</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_MASK)</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0960b2e6b98e692ae8da4fb2617ad0c1"> 4230</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MIRROR_TO_CPU_SHIFT)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span> </div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span><span class="comment">/*</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span><span class="comment"> * NODROP_ERROR (R/W)</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="comment"> *</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="comment"> * Do not drop frame errors.</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="comment"> */</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0256ff5a8e6bc2b5b31c36b18eddfec0"> 4237</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_MASK (0x2U)</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7254e3d7e6734b9ec56c6ef74cad0db8"> 4238</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_SHIFT (1U)</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac3e5bd664d97e60c0278b4af6b259515"> 4239</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_MASK)</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38cdafeb56a762ffeb4740b28a215887"> 4240</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_NODROP_ERROR_SHIFT)</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span> </div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment">/*</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span><span class="comment"> * MODE_STORE_FW (R/W)</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span><span class="comment"> *</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span><span class="comment"> * Switch between Cut-Through and Store&amp;Forward mode. 0 - Cut-Through 1 - Store&amp;Forward</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span><span class="comment"> */</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7fc719ec50a54d8955c2cf62fd8876c4"> 4247</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_MASK (0x1U)</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb63abee64cacd1d18c7f57ac2883021"> 4248</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_SHIFT (0U)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c8d7448b8e02328ed76b20c7c0c42fd"> 4249</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_MASK)</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba1f1a3421e98e027f40aaae35c43dd8"> 4250</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG_MODE_STORE_FW_SHIFT)</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span> </div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_RESET */</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="comment">/*</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="comment"> * SOFTRS (W)</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span><span class="comment"> *</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="comment"> * Write 1 to reset FD controller and memory pointers. Register Map content remains untouched</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="comment"> */</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acf60ac3823c03af96f9c5963a639fbf9"> 4258</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_MASK (0x1U)</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9b4127eca8c43c15cbc94a99444f21ce"> 4259</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_SHIFT (0U)</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ebd53a01e8b8c415382cdbc12d13008"> 4260</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_MASK)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19220770f2fd425a3e119a16ccefb8d6"> 4261</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_RESET_SOFTRS_SHIFT)</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span> </div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_PARAM */</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">/*</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment"> * LU_FIFO_DEPTH (RO)</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment"> *</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment"> * Number of MAC lookup descriptors the FIFO can store.</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="comment"> */</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38b1bff230101fe2dbd4c6d113d87b98"> 4269</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_LU_FIFO_DEPTH_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af4ef29187a38d5a7693f5e741522c3f1"> 4270</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_LU_FIFO_DEPTH_SHIFT (24U)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4452f41fb3ec6302eeb7b8fb26bb9a7"> 4271</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_LU_FIFO_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_LU_FIFO_DEPTH_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_LU_FIFO_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span> </div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="comment">/*</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment"> * FD_DESC_FIFO_DESC (RO)</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span><span class="comment"> *</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="comment"> * Number of FD descriptors the FIFO can store. Two descriptors need to be stored per frame.</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="comment"> */</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12b73361ff77dc2ad73875318f6d8914"> 4278</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_DESC_FIFO_DESC_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae5826415a3e9fabf2aa29209677f63b8"> 4279</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_DESC_FIFO_DESC_SHIFT (16U)</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a48aaf094becca4db7e22b1b2eae31e48"> 4280</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_DESC_FIFO_DESC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_DESC_FIFO_DESC_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_DESC_FIFO_DESC_SHIFT)</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span> </div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment">/*</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="comment"> * FD_FIFO_DESC (RO)</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="comment"> *</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span><span class="comment"> * Number of words (4byte) the Frame Drop FIFO can store.</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span><span class="comment"> */</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a888a1b2904347cc85258b34ab11df1d7"> 4287</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_FIFO_DESC_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6b646e7135f628019f53070adf27ab8"> 4288</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_FIFO_DESC_SHIFT (0U)</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a34ddcf16187538c22f14829aa3c8a006"> 4289</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_FIFO_DESC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_FIFO_DESC_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PARAM_FD_FIFO_DESC_SHIFT)</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span> </div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_STRFWD */</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><span class="comment">/*</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span><span class="comment"> *</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span><span class="comment"> * If selected port is set then the frame is transmitted in Store &amp; Forward mode. This is necessary when the ingress rate of this port is slower than the egress rate of the transmitting port. In S&amp;F, the ingress module is able to drop frames with bad CRC.bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment"> */</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1794c151740adb57579c945496eb764b"> 4298</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acff8a23242101cd5f36bfdf70f2f700d"> 4299</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe911475c31e42e16c5915718fd598d3"> 4300</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_MASK)</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a53bea1d2954c1319e0729686e1ea93ae"> 4301</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_STRFWD_PORT_SHIFT)</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span> </div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK */</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span><span class="comment">/*</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="comment"> *</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span><span class="comment"> * Port grouping via port mask. If the selected port is not set then the destination will be filtered out. This register allows the realization of port-based-VLAN (no VLAN tags required, only set it by ports).</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="comment"> * bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment"> */</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abec2f1181e1fb373b1ff6681b968314c"> 4311</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa56e681ae2168478ed5acbe13ccb5fe9"> 4312</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3bd7c1c17b5a5aaa4836ea83ab7889e3"> 4313</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_MASK)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a536a52758ec8846229e77c66b9c692bb"> 4314</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK_PORT_SHIFT)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span> </div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_MIRROR */</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="comment">/*</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="comment"> *</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="comment"> * Mirror Port. If port mirroring is enabled TX/RX traffic will also be forwarded to this port.</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment"> * bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="comment"> */</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4229643a62d1ac950023bfb08029f6fe"> 4324</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adda82b4020251e675eb5859efc255f91"> 4325</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abac3cf3fe876519741445ebecfd755fe"> 4326</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_MASK)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0228a41166e4e41e558b962de5cbcfe5"> 4327</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_PORT_SHIFT)</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span> </div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX */</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="comment">/*</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span><span class="comment"> *</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><span class="comment"> * Mirror Selection TX. The destination of the frame is compared with this vector. All matching TX probe ports will be mirrored to MIRROR. It is necessary to configure all ingress ports to mirror the complete TX traffic.</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="comment"> * bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="comment"> */</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a233842cb6331b51c71536f43c1ae76e0"> 4337</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac85e4841891b33985a59e47bacc261d0"> 4338</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21939815cf03f6fb47bfdafdb0d52034"> 4339</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_SHIFT) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_MASK)</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e78840554d051489e70d79ad8089370"> 4340</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX_PORT_SHIFT)</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span> </div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_ESELECT */</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="comment">/*</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="comment"> * ESEL (RO)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span><span class="comment"> *</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span><span class="comment"> * Select entry. Selected entry mapped to 0x40 – 0x5C.</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span><span class="comment"> */</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a166f5b1399f679cb80be1c80511c807f"> 4348</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_ESELECT_ESEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0902ff69accef8c8ec8df666d4646cc6"> 4349</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_ESELECT_ESEL_SHIFT (0U)</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6166752d0e016c387e5d7f8292adb7a"> 4350</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_ESELECT_ESEL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_ESELECT_ESEL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_ESELECT_ESEL_SHIFT)</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span> </div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_CONTROL */</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="comment">/*</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><span class="comment"> * SID (RW)</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="comment"> *</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span><span class="comment"> * Stream ID – inserted to header on match</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span><span class="comment"> */</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adaf039d0c1dc1dc000a790a95cedb18e"> 4358</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_MASK (0xFF00U)</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd330c441b4a3596dadbc5d57ef9f50b"> 4359</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_SHIFT (8U)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a133ea01657cd78241055482189a40bfb"> 4360</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_MASK)</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a494b0e1bf7fd200dfcf301a8b90050fc"> 4361</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SID_SHIFT)</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span> </div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="comment">/*</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="comment"> * SEQGEN (RW)</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="comment"> *</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment"> * Sequence number generation enable</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="comment"> */</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a18c915ae15cc508ec5769ded45fb550a"> 4368</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_MASK (0x80U)</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac7e3362ee9497da53e0e32d41cdd2019"> 4369</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_SHIFT (7U)</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a797daf4d11e358ebdd50e790b891ac3c"> 4370</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_MASK)</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30bcc12f2c339f2e5e5b8f361bbc2d8b"> 4371</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SEQGEN_SHIFT)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span> </div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span><span class="comment">/*</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="comment"> * ACTCTL (RW)</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span><span class="comment"> *</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><span class="comment"> * Active Destination MAC – control. See Table 6-6.</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span><span class="comment"> */</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae9bf0e7af82c72405bef84d672e8adf3"> 4378</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_MASK (0x30U)</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13da85f230cc555300c4723c9c005b54"> 4379</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_SHIFT (4U)</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b56e894e1102126cb1533d572ef108c"> 4380</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_MASK)</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf4bbc59ca42fdbb545cf98f4dca253b"> 4381</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_ACTCTL_SHIFT)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span> </div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span><span class="comment">/*</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span><span class="comment"> * SMAC (RW)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="comment"> *</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span><span class="comment"> * 0: Lookup by Destination MAC 1: Lookup by Source MAC</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><span class="comment"> */</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c54b898b5282cebf23aec0ec337b418"> 4388</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_MASK (0x8U)</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2654ed8939f428dfddd824ef86a73329"> 4389</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_SHIFT (3U)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a15b0f847f129beac5288f076a6abf638"> 4390</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_MASK)</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a222ba953108b1c95d8d06a4a4e9b69"> 4391</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_SMAC_SHIFT)</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span> </div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><span class="comment">/*</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><span class="comment"> *</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span><span class="comment"> * Lookup mode. 1:Priority – a frame must be untagged or priority tagged ; 2:Tagged – a frame must have a VLAN tag ; 3:All – a frame can be tagged or untagged</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span><span class="comment"> */</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abdb49e03c4e3198b6e4b643cf592ab60"> 4398</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_MASK (0x6U)</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad41e6b5959f902f6f3878bb86307d3f5"> 4399</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_SHIFT (1U)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3af332c3e750d4e5f17eba0187bcb082"> 4400</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_MASK)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12216a22d7108d2252e145cfddddf16f"> 4401</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_MODE_SHIFT)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span> </div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="comment">/*</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="comment"> *</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment"> * Enable entry</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="comment"> */</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f3943f534123bcbbca86b9620c49cd9"> 4408</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a31eb9d166b680d8f66bf547902174ec3"> 4409</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc0520aec7197f1c4d6e714511621e83"> 4410</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_MASK)</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00816d917918015db6480dbf253168d9"> 4411</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_CONTROL_EN_SHIFT)</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span> </div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_SEQNO */</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span><span class="comment">/*</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span><span class="comment"> * SEQNO (RWC)</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment"> *</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment"> * Sequence number – next number when generating,any write access to clear.</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment"> */</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc47f5ce37a73a6a4a5c0c0077fbb5fd"> 4419</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a286f7982042ab7108f3a759f374a6ec9"> 4420</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_SHIFT (0U)</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a214c675bc53d480dd2a2611be43d458b"> 4421</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_MASK)</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a946d42c7de3b68741c64a1f9171807b1"> 4422</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_SEQNO_SEQNO_SHIFT)</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span> </div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_MATCHCNT */</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="comment">/*</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="comment"> * MATCH (RWC)</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="comment"> *</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span><span class="comment"> * Entry match counter – any write access to clear.</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><span class="comment"> */</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a048bf56a3e6c9d08e8ba024191e2bd8e"> 4430</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5f0e91fa33eb53faaed4b98b03e5df5"> 4431</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a374982dac9bd6a776a0ecc763881b6ee"> 4432</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_MASK)</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa21f0acb6231e46f2b416a87d18065a2"> 4433</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_MATCHCNT_MATCH_SHIFT)</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span> </div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_MACLO */</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="comment">/*</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="comment"> * MACL (RWC)</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span><span class="comment"> *</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="comment"> * MAC-Address [31:0] used by lookup.</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="comment"> */</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a227a5a5fa6c7e9fc8d46d23acbc17b26"> 4441</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac91962ab75ecaec29309a12502bd2502"> 4442</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_SHIFT (0U)</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25ee6df82c64e81861ab90a7a9eb629d"> 4443</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_MASK)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6721786d600f086d6c9d128e4be3ea63"> 4444</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_MACLO_MACL_SHIFT)</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span> </div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_MACHI */</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span><span class="comment">/*</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="comment"> * VID (RW)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="comment"> *</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><span class="comment"> * VLAN ID used by lookup.</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="comment"> */</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a583fd4fe762d5fa658e07ff3947931e4"> 4452</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08bf52214939d93aa93d6124bf32c6ad"> 4453</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_SHIFT (16U)</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0f6b9e716d4d646ab6461a04f69c24b"> 4454</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_MASK)</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ec46198867cc41302b157c39f307b94"> 4455</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_MACHI_VID_SHIFT)</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span> </div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span><span class="comment">/*</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span><span class="comment"> * MATCH (RW)</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span><span class="comment"> *</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><span class="comment"> * MAC-Address [47:31] used by lookup.</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment"> */</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab5393bde7cb8ccfd98a49c72f74b4e6a"> 4462</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab198e6370ff2f8db0576668190a7074e"> 4463</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_SHIFT (0U)</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5682af49b9cf7d0c897dcd9d9623876d"> 4464</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_MASK)</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a673574680cb33666e46d8319c10ab1a7"> 4465</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_MACHI_MATCH_SHIFT)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span> </div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_STMID_AMACHI */</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span><span class="comment">/*</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span><span class="comment"> * APCP (RW)</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="comment"> *</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span><span class="comment"> * Active Destination MAC, PCP</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="comment"> */</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c70eba04012a32b8f3cbd9fb8b8a911"> 4473</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3206089d7622fafb5e6bb699e68059cc"> 4474</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_SHIFT (28U)</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a496587327e1243fb8b34e94b19729410"> 4475</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_MASK)</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a111de756bde83d39ce1f3ce51c34ecc4"> 4476</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_AMACHI_APCP_SHIFT)</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span> </div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="comment">/*</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span><span class="comment"> * AVID (RW)</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="comment"> *</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span><span class="comment"> * Active Destination MAC, VLAN ID</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span><span class="comment"> */</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae26e6dd85458910f01b3249fb5521b8e"> 4483</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe1d5a79647598e3ee3cd2f6d4575759"> 4484</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_SHIFT (16U)</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3cf4f6e448a89cdace94812e4e3ff7d8"> 4485</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_MASK)</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0164920158bbc0b057ab0685ec07040e"> 4486</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AVID_SHIFT)</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span> </div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span><span class="comment">/*</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="comment"> * AMACH (RW)</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="comment"> *</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span><span class="comment"> * Active Destination MAC, MAC-Address [47:32]</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="comment"> */</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a448765bbe9c8b6d379cfb2ad034e6ed7"> 4493</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9661154b6f7657bb698b229bbb492269"> 4494</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_SHIFT (0U)</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaef10bc0def5786a226ddd8da4b2ec23"> 4495</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_SHIFT) &amp; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_MASK)</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68cd88c97f8de5b0fcab41249108593e"> 4496</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_STMID_AMACHI_AMACH_SHIFT)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span> </div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_CONTROL */</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span><span class="comment">/*</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><span class="comment"> * LATER (RWC)</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span><span class="comment"> *</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="comment"> * Latent error flag – write 1 to clear</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span><span class="comment"> */</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8987933d8b72c9c6188971ac09f07ca"> 4504</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_MASK (0x2U)</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac5b346aa3b3eaeccbf0c7a6ed4dbb50d"> 4505</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_SHIFT (1U)</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#affaff28cc6fe3f5341303298d7c56e44"> 4506</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_MASK)</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a75f39e8017a2cebc2c252f693468c0d8"> 4507</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_CONTROL_LATER_SHIFT)</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span> </div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="comment">/*</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="comment"> * RTENC (RW)</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="comment"> *</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span><span class="comment"> * R-TAG encoding enable.</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="comment"> */</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad6c35bb0171ef1652b3e7cef4cb898ad"> 4514</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_MASK (0x1U)</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ec912aac0fa30109fe696fd7b85b420"> 4515</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_SHIFT (0U)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca4f16879b76fbb66720d0cf3eef1966"> 4516</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_MASK)</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b6bd1b128d732b33c467baac0a57983"> 4517</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_CONTROL_RTENC_SHIFT)</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span> </div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_SIDSEL */</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="comment">/*</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span><span class="comment"> * SID (RW)</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="comment"> *</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span><span class="comment"> * Stream ID selection for host access to IRFUNC and SRFUNC.</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="comment"> */</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a4ff47e1d87fb7ca98a870cad2705a0"> 4525</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_MASK (0xFFU)</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21627871b09a1205876faf94fa72d8ea"> 4526</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_SHIFT (0U)</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13fa492a4864cbd53da8f7ef01c31b07"> 4527</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_MASK)</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d8ac8364ac036809ace9a8c206b899a"> 4528</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_SIDSEL_SID_SHIFT)</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span> </div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_IRFUNC */</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="comment">/*</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="comment"> * FEN (RW)</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="comment"> *</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="comment"> * Individual recovery function: FEN – enable function for stream SIDSEL.SID. FIDX – function index for stream SIDSEL.SID If function does not exists (FIDX &gt;= 2**FD), FEN will be set to 0.</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="comment"> */</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab7ac317fa9622e4ccb2bd37be3c033e7"> 4536</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4493910545cbe6cee275446636e6e9f0"> 4537</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_SHIFT (31U)</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a05d60f7d585bafe21a0006e774f103bd"> 4538</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_MASK)</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1401e532acba033580f3fe9a920c8356"> 4539</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FEN_SHIFT)</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span> </div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="comment">/*</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span><span class="comment"> * FIDX (RW)</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="comment"> *</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span><span class="comment"> */</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a4bd7665c82657a1e04418951302332"> 4545</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_MASK (0xFFU)</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2d346479a10144d6ea1462d25dae94d8"> 4546</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6468cab8bf5ebb91968f153ce992aa91"> 4547</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_MASK)</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f2b5db319cbef0f6d1738833bff9947"> 4548</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_IRFUNC_FIDX_SHIFT)</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span> </div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_SRFUNC */</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="comment">/*</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span><span class="comment"> * FEN (RW)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span><span class="comment"> *</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span><span class="comment"> * Sequence recovery function: FEN – enable function for stream SIDSEL.SID. FIDX – function index for stream SIDSEL.SID If function does not exists (FIDX &gt;= 2**FD), FEN will be set to 0.</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span><span class="comment"> */</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a43931161cacbfc90bf66248abea7aeba"> 4556</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9b3c9ef69ab2493fb364ced038fb9bd9"> 4557</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_SHIFT (31U)</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a59668d0574f68de49316f91f52512375"> 4558</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_MASK)</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a41f488b2829c4ee84032acffbb7a08eb"> 4559</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FEN_SHIFT)</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span> </div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="comment">/*</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment"> * FIDX (RW)</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="comment"> *</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment"> */</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85cabca56b84a3a806b5baaeba2bb7cb"> 4565</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_MASK (0xFFU)</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30b2c7a7b54f0631c82c3abb84fa5206"> 4566</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abff765c40cfce549c895c6348fa1587e"> 4567</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_MASK)</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8272dd0ba46e8629c6844630164d683d"> 4568</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_SRFUNC_FIDX_SHIFT)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span> </div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_FSELECT */</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span><span class="comment">/*</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment"> * FIDX (RW)</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="comment"> *</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><span class="comment"> * Recovery function selection for host access at offset 0x140+</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="comment"> */</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa593716736efa335a84a9891cf3e0bb7"> 4576</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_MASK (0xFFU)</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae24fc09804963d8fd3ef7c49a68c72e1"> 4577</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_SHIFT (0U)</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93e1b3ff18ff212a42e307d5a667d88c"> 4578</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_MASK)</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3af52dccd4e8af70854e6937f6c198e7"> 4579</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FSELECT_FIDX_SHIFT)</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span> </div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_FCTRL */</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment">/*</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment"> * FRSET (WO)</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span><span class="comment"> *</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="comment"> * Reset recovery function – self-resetting to 0</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="comment"> */</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8f297a45691836baab19554be6f1d9f"> 4587</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ee6a3a1d5047ac4717ed6033a3b39f8"> 4588</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_SHIFT (31U)</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd59f9d44ab6c7f2d75ab5e47054aeb7"> 4589</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_MASK)</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7c7e05de62c288f9b631369bf3921687"> 4590</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_FRSET_SHIFT)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span> </div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="comment">/*</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="comment"> * PATHS (RW)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="comment"> *</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="comment"> * Number of paths (used by latent error detection)</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="comment"> */</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6dcb8a6360ff150c8fc92009c45a3b73"> 4597</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d0d8be33c35e9726b6f52dbbb17d7d1"> 4598</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_SHIFT (16U)</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2b76da9697162c4a1879324f839f8fad"> 4599</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_MASK)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a53ee0e056842477986fa3cf06f0f5e4b"> 4600</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_PATHS_SHIFT)</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span> </div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span><span class="comment">/*</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"> 4603</span><span class="comment"> * HLEN (RW)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span><span class="comment"> *</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="comment"> * History length (used by Vector recovery algorithm)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="comment"> */</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af883226abd00aea613f0a15682fa392f"> 4607</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_MASK (0x1F00U)</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a180c535cb729c3c5f26707a1f0cc4d85"> 4608</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_SHIFT (8U)</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0af0efe0278de5287938d24148120b6f"> 4609</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_MASK)</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4af9fa9185abd33685c845ce556c31f8"> 4610</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_HLEN_SHIFT)</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span> </div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="comment">/*</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span><span class="comment"> * ALGO (RW)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span><span class="comment"> *</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="comment"> * Recovery function algorithm: 0 – Vector recovery algorithm 1 – Match recovery algorithm</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="comment"> */</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d90f7623c60344669c47d737bf0d4ae"> 4617</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_MASK (0x10U)</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90a69aebd38e6b22cdfc56dc02433cfa"> 4618</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_SHIFT (4U)</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac21ffbd83ce10727686ce118dce6157a"> 4619</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_MASK)</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa967497bd00bee079c701b36c9bed4c8"> 4620</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_ALGO_SHIFT)</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span> </div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span><span class="comment">/*</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span><span class="comment"> * LATEN (RW)</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="comment"> *</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="comment"> * Latent error detection enable</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="comment"> */</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12ec43aff67d5ed36153ec48802ab402"> 4627</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_MASK (0x8U)</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adc88e37a41315bd2caaab289759397ac"> 4628</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_SHIFT (3U)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a36e7ea97b0f0c457037d1a5cdb20a5"> 4629</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_MASK)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa05f8eb0244a2d17302f1bbdb33cce66"> 4630</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_LATEN_SHIFT)</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span> </div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span><span class="comment">/*</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="comment"> * IND (RW)</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="comment"> *</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="comment"> * Individual function (802.1CB 10.4.1.10)</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="comment"> */</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe8ff2aabe64f71f267e6aff074a6be9"> 4637</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_MASK (0x4U)</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab0dd4b48132048d4387df45325b24a1a"> 4638</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_SHIFT (2U)</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada054107f2f2ad8a158f0d38e65ee525"> 4639</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_MASK)</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a820436f67c40000384679fcc3eb70250"> 4640</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_IND_SHIFT)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span> </div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span><span class="comment">/*</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="comment"> * TNS (RW)</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"> 4644</span><span class="comment"> *</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span><span class="comment"> * TakeNoSequence (802.1CB 10.4.1.9)</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span><span class="comment"> */</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4af51f33dcac1beb2398c67140002718"> 4647</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_MASK (0x2U)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6eb5fe374b0a333b85160b8f5f262c62"> 4648</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_SHIFT (1U)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a74d831a7a80d53b0b78adff0a8b5e396"> 4649</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_MASK)</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab9fcca4ff487ac80767b1f4cfeb97b61"> 4650</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_FCTRL_TNS_SHIFT)</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span> </div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_RESETMSEC */</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="comment">/*</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment"> * FSRMS (RW)</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="comment"> *</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="comment"> * frerSeqRcvyResetMSec (802.1CB 10.4.1.7)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span><span class="comment"> */</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e5267efb8fadf739792c166a1e7986b"> 4658</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6a3d89b5e007026dc7fd83c0fa433e1"> 4659</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_SHIFT (0U)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9bf35ee8cd260b5a4846d0b508ab9fd8"> 4660</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_MASK)</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32c9b32d04ec9a1b708b6b86b94937b6"> 4661</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_RESETMSEC_FSRMS_SHIFT)</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span> </div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_LATRSPERIOD */</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="comment">/*</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span><span class="comment"> * FLATR (RW)</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="comment"> *</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span><span class="comment"> * frerSeqRcvyLatentResetPeriod (802.1CB 10.4.1.12.4)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span><span class="comment"> */</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad7255b0f2ebf42260945935f727db062"> 4669</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7af96cc310acf886a9544b97404fdfca"> 4670</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_SHIFT (0U)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af465195190cfca5df324ebe7850122ae"> 4671</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_MASK)</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8fbcb57a86c244461b6ad9109d35129a"> 4672</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_LATRSPERIOD_FLATR_SHIFT)</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span> </div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_LATTESTPERIOD */</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="comment">/*</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="comment"> * FLATT (RW)</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="comment"> *</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="comment"> * frerSeqRcvyLatentErrorPeriod (802.1CB 10.4.1.12.2)</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="comment"> */</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4930f46683baab59c4435aaf8bdbc15e"> 4680</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b2e0efb12a630492267d5fac0bd8f0a"> 4681</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_SHIFT (0U)</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a94a0d337093c8b7c8c4f47eadb7a0dc0"> 4682</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_MASK)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a56422cdf4dbe7c188214c697fdec57c0"> 4683</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_LATTESTPERIOD_FLATT_SHIFT)</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span> </div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_LATERRDIFFALW */</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="comment">/*</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="comment"> * FDIFF (RW)</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="comment"> *</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment"> * frerSeqRcvyLatentErrorDifference (802.1CB 10.4.1.12.1)</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="comment"> */</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a728e051297e574ba58d226a899e1d1fe"> 4691</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa83eabb49a8e104c046040ad7790e74"> 4692</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_SHIFT (0U)</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6151e6872ebbd57631053ac9b047579"> 4693</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_MASK)</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a999a4adebbfe4e6d6769936563da36c7"> 4694</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_LATERRDIFFALW_FDIFF_SHIFT)</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span> </div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="comment">/* Bitfield definition for register: CPU_PORT_IGRESS_FRER_LATERRCNT */</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="comment">/*</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="comment"> * LATERR (RWC)</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"> 4699</span><span class="comment"> *</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="comment"> * Counter – latent error detect. Write any value to clear</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span><span class="comment"> */</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6074d32ad8c69eed0e3acbaa87a21fff"> 4702</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c584bbcb6e1869d45e2b648ea8ed112"> 4703</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_SHIFT (0U)</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adadead97aac13d3882889d5dc07265a8"> 4704</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_SHIFT) &amp; TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_MASK)</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe78b8102eeae4556ec94d852484c3e2"> 4705</a></span><span class="preprocessor">#define TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_MASK) &gt;&gt; TSW_CPU_PORT_IGRESS_FRER_LATERRCNT_LATERR_SHIFT)</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span> </div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="comment">/* Bitfield definition for register array: IGFRCNT */</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"> 4708</span><span class="comment">/*</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span><span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span><span class="comment"> *</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="comment"> * Frame counters</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span><span class="comment"> */</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90c3fcb1d8874483e4d71b7f1e8aefb3"> 4713</a></span><span class="preprocessor">#define TSW_IGFRCNT_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb36f857bb0253115ed347a96319005e"> 4714</a></span><span class="preprocessor">#define TSW_IGFRCNT_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4dee09dfdc69f5ea6cfc403712d00a57"> 4715</a></span><span class="preprocessor">#define TSW_IGFRCNT_VALUE_GET(x) (((uint32_t)(x) &amp; TSW_IGFRCNT_VALUE_MASK) &gt;&gt; TSW_IGFRCNT_VALUE_SHIFT)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span> </div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_CTRL */</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span><span class="comment">/*</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="comment"> * EN (R/W)</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="comment"> *</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span><span class="comment"> * Enables counter. If deasserted the counter process stops and the counters hold their value.</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"> 4722</span><span class="comment"> */</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acdcdfa314f7700f704f42c8adff4bef0"> 4723</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_CTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afa0426982cbf6a5f11ffbaed92720400"> 4724</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_CTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3c09a19759180372a058289ea7382a3"> 4725</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_CTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_MONITOR_CTRL_EN_SHIFT) &amp; TSW_CPU_PORT_MONITOR_CTRL_EN_MASK)</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8704bb30a4e87b1278013b6120f35c2a"> 4726</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_CTRL_EN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_CTRL_EN_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_CTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span> </div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RESET */</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="comment">/*</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span><span class="comment"> * RSRX (WO)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span><span class="comment"> *</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="comment"> * Write &#39;1&#39; to reset all RX counters.</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span><span class="comment"> */</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08aa213fb0ff5b05bf1c857ba39a2a9e"> 4734</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSRX_MASK (0x4U)</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af27ee6b6f2bbb955ec9cfcfe434c6e17"> 4735</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSRX_SHIFT (2U)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32234aadfd965816fa6b3d427e1c6a21"> 4736</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSRX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_MONITOR_RESET_RSRX_SHIFT) &amp; TSW_CPU_PORT_MONITOR_RESET_RSRX_MASK)</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93825ab579a3d120e3cd638b5de3a917"> 4737</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSRX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RESET_RSRX_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RESET_RSRX_SHIFT)</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span> </div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span><span class="comment">/*</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span><span class="comment"> * RSTX (WO)</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="comment"> *</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><span class="comment"> * Write &#39;1&#39; to reset all TX counters</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"> 4743</span><span class="comment"> */</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a59f204423db38565b9df48ef7a67ce"> 4744</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSTX_MASK (0x2U)</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab255c0ea1e27bfb4ee55699383f03091"> 4745</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSTX_SHIFT (1U)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7bd5c57920cefb1d3ad415044f243f47"> 4746</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSTX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_MONITOR_RESET_RSTX_SHIFT) &amp; TSW_CPU_PORT_MONITOR_RESET_RSTX_MASK)</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68bab71fb9bf2290716e03c2241b7919"> 4747</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSTX_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RESET_RSTX_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RESET_RSTX_SHIFT)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span> </div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="comment">/*</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="comment"> * RSALL (WO)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span><span class="comment"> *</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="comment"> * Write &#39;1&#39; to reset all TX&amp;RX counters.</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="comment"> */</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abbc525fda82728457373e2eac7a0d830"> 4754</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSALL_MASK (0x1U)</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec53773dd6f1ca7cff8b63834bc180b6"> 4755</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSALL_SHIFT (0U)</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a864830dca4015608372fd6ff4835b72b"> 4756</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSALL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_CPU_PORT_MONITOR_RESET_RSALL_SHIFT) &amp; TSW_CPU_PORT_MONITOR_RESET_RSALL_MASK)</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f73cfd92fe2a15e7feecb404af01d49"> 4757</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RESET_RSALL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RESET_RSALL_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RESET_RSALL_SHIFT)</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span> </div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_PARAM */</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"> 4760</span><span class="comment">/*</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="comment"> * RX_CNT_EN_VEC (RO)</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="comment"> *</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="comment"> * Vector of implemented RX counters. E.g. 0x000F means only the first 4 RX counter are available.</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment"> */</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92db1b403c8a8f2f7394bf25dce66a2f"> 4765</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_RX_CNT_EN_VEC_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b9ca32faa0489c5d8c448e215bb3e5f"> 4766</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_RX_CNT_EN_VEC_SHIFT (16U)</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af816c92ed59f25fbecfd734eabae1844"> 4767</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_RX_CNT_EN_VEC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_PARAM_RX_CNT_EN_VEC_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_PARAM_RX_CNT_EN_VEC_SHIFT)</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span> </div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"> 4769</span><span class="comment">/*</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span><span class="comment"> * TX_CNT_EN_VEC (RO)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span><span class="comment"> *</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment"> * Vector of implemented RX counters. E.g. 0x000F means only the first 4 RX counter are available.</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment"> */</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acce75777329af172e093e0190440e9c4"> 4774</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_TX_CNT_EN_VEC_MASK (0xFF00U)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a019a6b881e150ddfe04dbf0cd8dba619"> 4775</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_TX_CNT_EN_VEC_SHIFT (8U)</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba04588fcd406f36a7251ced028b5535"> 4776</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_TX_CNT_EN_VEC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_PARAM_TX_CNT_EN_VEC_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_PARAM_TX_CNT_EN_VEC_SHIFT)</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span> </div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment">/*</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment"> * CNTW (RO)</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment"> *</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment"> * Vector of implemented RX counters. E.g. 0x000F means only the first 4 RX counter</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment"> * are available.</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"> 4783</span><span class="comment"> */</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a62c87da52abc46e6a812a1dbb37dc8ca"> 4784</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_CNTW_MASK (0x7FU)</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8f621c5fa16123bf064c18a8a24b0033"> 4785</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_CNTW_SHIFT (0U)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6199a1e885dba5b755df184f49d1b19a"> 4786</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_PARAM_CNTW_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_PARAM_CNTW_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_PARAM_CNTW_SHIFT)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span> </div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD */</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">/*</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment"> * TX_FGOOD (RO)</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment"> *</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment"> * Good transmitted Frames to TX TSN-EP.</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="comment"> */</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae536f39c9ea0b35a6c392e1dd5e72b88"> 4794</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d40d6e630aa7ce14e120ad00aae0a74"> 4795</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_SHIFT (0U)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9457158c79f72651d4356c586d68aeab"> 4796</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_SHIFT)</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span> </div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR */</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span><span class="comment">/*</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="comment"> * TX_FERROR (RO)</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="comment"> *</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span><span class="comment"> * Transmitted Frames with Error to TX TSN-EP.</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="comment"> */</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f8fe689c09cbb07c0ee33c67be7c4ba"> 4804</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1373183d9e7e6adc869857a3a9ca85a3"> 4805</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4e51b7c5bdceeb58185e9c01190db969"> 4806</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_SHIFT)</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span> </div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL */</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="comment">/*</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="comment"> * TX_DROP_OVFL (RO)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="comment"> *</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="comment"> * Dropped frames by full queue of TSN-EP.</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span><span class="comment"> */</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab6937daef78ccff1ebf7a92c4f083d48"> 4814</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec0f153d58feb759a768ed2ec85fb6e7"> 4815</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_SHIFT (0U)</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a47fb02bdc1f56439f1a15015ea893a49"> 4816</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_SHIFT)</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span> </div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD */</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span><span class="comment">/*</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="comment"> * RX_FGOOD (RO)</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="comment"> *</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment"> * Good received frame by ingress buffer.</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment"> */</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35c57e5b15846b8a7fab798edc9cd4c9"> 4824</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ed9238f61f5244909432af2a34d8157"> 4825</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_SHIFT (0U)</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a86dd46d88060d601446c432eca046cfc"> 4826</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_SHIFT)</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span> </div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR */</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="comment">/*</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="comment"> * RX_FERROR (RO)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="comment"> *</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="comment"> * Bad received frame by ingress buffer.</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="comment"> */</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a703712de4a94eb1f37ad1cd37466b257"> 4834</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a383f48b1d137152eebe73ebc4db53c3a"> 4835</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e6a9df9b65d82ae1eb8eb86fd8c978c"> 4836</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_SHIFT)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span> </div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN */</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment">/*</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="comment"> * RX_KNOWN (RO)</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment"> *</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="comment"> * Number of frames passed ingress with hit by MAC Table. This includes Broadcast and non-relayed frames.</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment"> */</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50599c494e97ef64d176af70b740a765"> 4844</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2ec4ed8a00fb1f2f7b40a74b8e55115"> 4845</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_SHIFT (0U)</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4d0a5d6d70afd2d9b5a0238266ef2a82"> 4846</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_SHIFT)</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span> </div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN */</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="comment">/*</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="comment"> * RX_UNKNOWN (RO)</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"> 4851</span><span class="comment"> *</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="comment"> * Number of frames passed ingress without hit by MAC table.</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="comment"> */</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a417a142e92caa68c6e43301063262d93"> 4854</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ee76b0166e735f42839718e680d2fda"> 4855</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_SHIFT (0U)</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac057e26f0be35c820065a8e2e1af000b"> 4856</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_SHIFT)</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span> </div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_UC */</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span><span class="comment">/*</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span><span class="comment"> * RX_UC (RO)</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="comment"> *</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="comment"> * Number of unicast frames</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span><span class="comment"> */</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad01ea8da6737997b2af0e31cbf2c2b93"> 4864</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a811a2d5b8d7ad052e78c38d83d46c153"> 4865</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_SHIFT (0U)</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad740b25b76e97dfcd2b5c8cd61d5f8fe"> 4866</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_SHIFT)</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"> 4867</span> </div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN */</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span><span class="comment">/*</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"> 4870</span><span class="comment"> * RX_INTERN (RO)</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span><span class="comment"> *</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span><span class="comment"> * Number of non-relay frames</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span><span class="comment"> */</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc2e90e5a20128bd28582b940c0ae09d"> 4874</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5fa61cbc9632ee200031987ce7f68dc0"> 4875</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_SHIFT (0U)</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a71cedefed67f66df65b776242622d582"> 4876</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_SHIFT)</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span> </div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_BC */</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="comment">/*</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"> 4880</span><span class="comment"> * RX_BC (RO)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="comment"> *</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="comment"> * Number of Broadcast frames</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="comment"> */</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac4f60eb5262181f25b808ee9c8db2f6e"> 4884</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a489b14a194881112b484f37d37cbfe5b"> 4885</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_SHIFT (0U)</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6088617adbbfe56e8cffc3cd848f21db"> 4886</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_SHIFT)</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span> </div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"> 4888</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI */</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span><span class="comment">/*</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span><span class="comment"> * RX_MULTI (RO)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"> 4891</span><span class="comment"> *</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span><span class="comment"> * Number of Multicast frames</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span><span class="comment"> */</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6630e0bdc5eeebe1b270222bfcdadf9e"> 4894</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aacf04fdf5a704ce95862256e7087a752"> 4895</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_SHIFT (0U)</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0fce23160af3f72e062cb06434cd1c6"> 4896</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_SHIFT)</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span> </div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN */</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><span class="comment">/*</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="comment"> * RX_VLAN (RO)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="comment"> *</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span><span class="comment"> * Number of VLAN tagged frames</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span><span class="comment"> */</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a18f4f5b26518a7deb078fca598fda0c2"> 4904</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82848a771f7be11e4462dc371335e732"> 4905</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_SHIFT (0U)</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72b9066b83395f35ed910d2d5c7bf22d"> 4906</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_SHIFT)</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span> </div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL */</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span><span class="comment">/*</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span><span class="comment"> * RX_DROP_OVFL (RO)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span><span class="comment"> *</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="comment"> * Dropped frames by ingress overflow.</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="comment"> */</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2582b68a2b3fea25c61c0cefe3b6cf5d"> 4914</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#accb9dcc7740a1b0641689fa498ad27e3"> 4915</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_SHIFT (0U)</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2f84d17072dbf77f0eb2af73aa6642a6"> 4916</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_SHIFT)</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span> </div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU */</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span><span class="comment">/*</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="comment"> * RX_DROP_LU (RO)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><span class="comment"> *</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="comment"> * Dropped frames by LookUp decision.</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="comment"> */</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c1fde79565d3e9776448146f0ea365d"> 4924</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d70d3f7a106e48d30978c30a528b535"> 4925</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_SHIFT (0U)</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68daba6780677d52850ba5fba03b295e"> 4926</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_SHIFT)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"> 4927</span> </div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"> 4928</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR */</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="comment">/*</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"> 4930</span><span class="comment"> * RX_DROP_ERR (RO)</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span><span class="comment"> *</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span><span class="comment"> * Dropped frames with error by ingress. Possible in S&amp;F mode or when frame is queued in ingress.</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span><span class="comment"> */</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab0f99695e72ad89a46ef4f179a8deb19"> 4934</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a556f2aa83e9f0cd7606218d6926f3609"> 4935</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2b1521b5fe0ed4b8669be59acd0fd2b4"> 4936</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_SHIFT)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"> 4937</span> </div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN */</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"> 4939</span><span class="comment">/*</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"> 4940</span><span class="comment"> * RX_DROP_VLAN (RO)</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span><span class="comment"> *</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="comment"> * Dropped frames by incompatible VLAN.</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="comment"> */</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a36e99116bc2839f08be428d64842ec35"> 4944</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a584fc492b4accc86fc619275db689d88"> 4945</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_SHIFT (0U)</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada464db4690483b9acae6603da7101a7"> 4946</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_SHIFT)</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"> 4947</span> </div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span><span class="comment">/* Bitfield definition for register: CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD */</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><span class="comment">/*</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span><span class="comment"> * RX_FPE_FGOOD (RO)</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="comment"> *</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="comment"> * Number of preemptable frames. Subset of RX_FGOOD</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><span class="comment"> */</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#addd3957edb91926f3cc7d34c950368eb"> 4954</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1a9d6465c09e868a8eefff63aba0dd4c"> 4955</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_SHIFT (0U)</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0722e35b14e34b257335c23cf5eda5a2"> 4956</a></span><span class="preprocessor">#define TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_GET(x) (((uint32_t)(x) &amp; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_MASK) &gt;&gt; TSW_CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_SHIFT)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span> </div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_VER */</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span><span class="comment">/*</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="comment"> * VER_H (R)</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="comment"> *</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="comment"> * Major version number (higher part of the version)</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="comment"> */</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a01447d4f2e80b38496d22a5682176c89"> 4964</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_VER_VER_H_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aedad536c2bbbdeb2f576b253a4816b87"> 4965</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_VER_VER_H_SHIFT (16U)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a342079c93b5c85d212bd89a68d6532f9"> 4966</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_VER_VER_H_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_VER_VER_H_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_VER_VER_H_SHIFT)</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span> </div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span><span class="comment">/*</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="comment"> * VER_L (R)</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment"> *</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="comment"> * Minor version number (lower part of the version)</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span><span class="comment"> */</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a500e7755247845d3adc8b21c23b8249a"> 4973</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_VER_VER_L_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e7f0de7fbb376dda3ebccb21b0d5272"> 4974</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_VER_VER_L_SHIFT (0U)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aade853a9fc4cb17184680fb3d1d88f6d"> 4975</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_VER_VER_L_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_VER_VER_L_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_VER_VER_L_SHIFT)</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"> 4976</span> </div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"> 4977</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MACADDR_L */</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="comment">/*</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span><span class="comment"> * MACADDR (R/W)</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span><span class="comment"> *</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><span class="comment"> * MAC address</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span><span class="comment"> * Lower bits of MAC address (31:0).</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span><span class="comment"> * MACADDR only be modified if TX_EN=0 and RX_EN=0.</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="comment"> */</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa9f390b8017503f2bf408964245574bc"> 4985</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af954754e991716cd37bcc958fddea56b"> 4986</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83cacc810cbb6b7bb7fafb23264efaf9"> 4987</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_MASK)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ecd8530c5fc89d545830705cf8565c4"> 4988</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MACADDR_L_MACADDR_SHIFT)</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span> </div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MACADDR_H */</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span><span class="comment">/*</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="comment"> * PROMISC (R/W)</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"> 4993</span><span class="comment"> *</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span><span class="comment"> * 0 – disabled</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span><span class="comment"> * 1 – enabled</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span><span class="comment"> * If promiscuous mode is enabled, then reception of all frames independent from the</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span><span class="comment"> * Ethernet destination address is enabled.</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span><span class="comment"> * PROMISC can be changed at any time.</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="comment"> */</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a80f6d791ebfc94a1369264c142414e2f"> 5000</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_MASK (0x10000UL)</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93b7845e7dc0c700de062bde55811086"> 5001</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_SHIFT (16U)</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad4583f1c08528f3427d2d03669a4573d"> 5002</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_MASK)</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2cd4653cb70ab0a85f229fbce010e630"> 5003</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MACADDR_H_PROMISC_SHIFT)</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span> </div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span><span class="comment">/*</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span><span class="comment"> * MACADDR (R/W)</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="comment"> *</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="comment"> * MAC address (see Chapter 4.1)</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"> 5009</span><span class="comment"> * Upper bits of MAC address (47:32).</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="comment"> * MACADDR can only be modified if TX_EN=0 and RX_EN=0.</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="comment"> */</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aafd870b71c9accb17ba8e81c6b1a1f1f"> 5012</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc15bd70d48c155e8619fefce5e88b3e"> 5013</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a903f7c91a3538de8629c33f9f54a442a"> 5014</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_MASK)</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ee24098ab3931a32b8a7f8c4e075236"> 5015</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MACADDR_H_MACADDR_SHIFT)</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span> </div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MAC_CTRL */</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="comment">/*</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span><span class="comment"> * FSTIM (R/W)</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"> 5020</span><span class="comment"> *</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="comment"> * Fault Stimulation</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span><span class="comment"> * See Chapter 11.3, Table 11-1 for details.</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="comment"> * FSTIM is write-locked if CSA=1.</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="comment"> */</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8eac2bb31e40cc04ef1540c8277fb7c2"> 5025</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0ed9ac687c4b16c15751682fa55e4238"> 5026</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_SHIFT (24U)</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a980a1054539ba3966a412c9a6ac01ddb"> 5027</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_MASK)</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac14abe3df154ab7adb86a70395346b13"> 5028</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_FSTIM_SHIFT)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span> </div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="comment">/*</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span><span class="comment"> * RCA (R)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span><span class="comment"> *</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span><span class="comment"> * &lt;ref_clk&gt; active</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span><span class="comment"> * 0 – not active</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span><span class="comment"> * 1 – active</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="comment"> * See chapter 11.2.3 for details.</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="comment"> */</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a781c2b81f5a8c9d293890d5a41b70fb2"> 5038</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCA_MASK (0x100000UL)</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa3240df92e1a2fd7a7f83c9321f70655"> 5039</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCA_SHIFT (20U)</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17f58c34439041af54afafb0dc2ab8af"> 5040</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCA_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCA_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCA_SHIFT)</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span> </div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span><span class="comment">/*</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="comment"> * MCA (R)</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span><span class="comment"> *</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span><span class="comment"> * &lt;mii_clk&gt; active</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="comment"> * 0 – not active</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span><span class="comment"> * 1 – active</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="comment"> * See chapter 11.2.3 for details.</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span><span class="comment"> */</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f5fdcb77167a87c28df85b7b3e6df78"> 5050</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCA_MASK (0x80000UL)</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c3f42680b2dfcb7b3adadc1dfa2ef02"> 5051</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCA_SHIFT (19U)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9367ae32e99c1a06e984c8ad9ad35393"> 5052</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCA_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCA_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCA_SHIFT)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span> </div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span><span class="comment">/*</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span><span class="comment"> * SEN (R/W)</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"> 5056</span><span class="comment"> *</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span><span class="comment"> * Safety Enable</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="comment"> * 0 – disabled</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="comment"> * 1 – enabled</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="comment"> * If enabled, then two instances of the logic core of LLEMAC-1G are compared at</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment"> * runtime to each other.</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="comment"> * SEN can only be changed if RX_EN and TX_EN can be read as 0. Deactivation delays</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="comment"> * of RX_EN and TX_EN have to be considered. It is possible to change SEN together</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="comment"> * with the activation of RX_EN and TX_EN.</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="comment"> */</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc8bf9948fb73de57d9a9cec66b4f61f"> 5066</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65319b05c4e372a2fa5e003160bc115f"> 5067</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_SHIFT (16U)</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa63305d8ad50f41b729cf48536f08771"> 5068</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_MASK)</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb53c3515df9e5586c0d52016117e157"> 5069</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_SEN_SHIFT)</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span> </div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="comment">/*</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span><span class="comment"> * CSA (R)</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span><span class="comment"> *</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span><span class="comment"> * Clock switching active (&lt;tx_clk&gt;)</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span><span class="comment"> * 0 – not active</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="comment"> * 1 – active</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="comment"> * Switching of &lt;tx_clk&gt; is commanded if CLKSEL or FSTIM (see Table 11-1) are</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="comment"> * written. Clock switching takes a few clock cycles and this is signaled with CSA=1.</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment"> * When CSA=1 then CLKSEL and FSTIM are write-locked and cannot be changed.</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment"> */</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af4b1b3c136ea9b80f0db2d3e62a2d196"> 5081</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CSA_MASK (0x2000U)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a40f6e41b43dd5292e10cac9fe0673454"> 5082</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CSA_SHIFT (13U)</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf3eede1ffad6aefdb71055cdec1901a"> 5083</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CSA_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_CSA_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_CSA_SHIFT)</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span> </div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span><span class="comment">/*</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="comment"> * RCE (R/W)</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="comment"> *</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="comment"> * &lt;ref_clk&gt; enable</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span><span class="comment"> * 0 – disabled</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span><span class="comment"> * 1 – enabled</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span><span class="comment"> * RCE can only be modified if CLKSEL=111. See Chapter 7.3.3 for further details.</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="comment"> */</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afc3a8207defc14d9d702b54fe5bdb718"> 5093</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_MASK (0x1000U)</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adb5722515d172e1385eca9720eff6904"> 5094</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_SHIFT (12U)</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa6aaf2257f8b1cec79add7a790b7f187"> 5095</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_MASK)</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac770d7daafce9c84320a2a6449c15ef"> 5096</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RCE_SHIFT)</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span> </div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><span class="comment">/*</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="comment"> * MCE (R/W)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span><span class="comment"> *</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="comment"> * &lt;mii_clk&gt; enable</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="comment"> * 0 – disabled</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="comment"> * 1 – enabled</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="comment"> * MCE can only be modified if CLKSEL=111. See Chapter 7.3.3 for further details.</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="comment"> */</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a04f6864b61249d30e9a6347dedba18b3"> 5106</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_MASK (0x800U)</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9993b17c5a7a3da62b5a06475672b915"> 5107</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_SHIFT (11U)</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae3b9daf39b028a4ad629a3250d925b98"> 5108</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_MASK)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb90e0bd0e0f10a04862aae62c5f4bc5"> 5109</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_MCE_SHIFT)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span> </div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span><span class="comment">/*</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span><span class="comment"> * CLKSEL (R/W)</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span><span class="comment"> *</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="comment"> * TX path clock selector</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span><span class="comment"> * 000 – &lt;mii_clk&gt;</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="comment"> * 001 – &lt;ref_clk&gt; (recommended setting for this selection)</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="comment"> * 010 – &lt;ref_clk&gt; divided by 5</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span><span class="comment"> * 011 – &lt;ref_clk&gt; divided by 10</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="comment"> * 100 – &lt;ref_clk&gt; divided by 50</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span><span class="comment"> * 111 – &lt;ref_clk&gt; and enables modification of RCE and MCE</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span><span class="comment"> * others – &lt;ref_clk&gt;</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span><span class="comment"> * See Chapter 7 for further details.</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span><span class="comment"> * CLKSEL is write-locked if CSA=1.</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span><span class="comment"> */</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afcc50be890c1c3dead1906eb8a29339e"> 5125</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_MASK (0x700U)</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73701d34c2f4da0e4508ac2f6176346a"> 5126</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_SHIFT (8U)</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a59fd24985cdcd9df8282066daed3b0ec"> 5127</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_MASK)</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2d5f801a16a8027ae541896d39f646ba"> 5128</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_CLKSEL_SHIFT)</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span> </div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="comment">/*</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><span class="comment"> * PHYSEL (R/W)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span><span class="comment"> *</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="comment"> * Selection of the PHY (See Chapter 4.6.)</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="comment"> * 00 – MII</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="comment"> * 01 – GMII</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="comment"> * 10 – RGMII</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="comment"> * 11 – reserved</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment"> * PHYSEL can only be changed if RX_EN=0 and TX_EN=0. Deactivation delays of</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span><span class="comment"> * RX_EN and TX_EN have to be considered. PHYSEL can only be changed, if these</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span><span class="comment"> * register bits can be read as 0. It is possible to change PHYSEL together with the</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="comment"> * activation of RX_EN and TX_EN.</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span><span class="comment"> * PHYSEL drives the output &lt;rx_physel&gt;.</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span><span class="comment"> */</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad288512619254a2cb037a62ee85b5b80"> 5144</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_MASK (0x60U)</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a489ad931ec20da97570a62f1d91027d1"> 5145</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_SHIFT (5U)</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73b83e3ca7e902268f055186feb13e0a"> 5146</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_MASK)</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65476c5f360f022f11f24fceefa02928"> 5147</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_PHYSEL_SHIFT)</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span> </div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="comment">/*</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="comment"> * GMIIMODE (R/W)</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="comment"> *</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="comment"> * GMII mode / Ethernet speed selection (See Chapter 4.5.)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"> 5153</span><span class="comment"> * 0 – MII: 10Mbit/s or 100Mbit/s</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="comment"> * 1 – GMII: 1GBit/s</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="comment"> * GMIIMODE can only be changed if RX_EN=0 and TX_EN=0. Deactivation delays of</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span><span class="comment"> * RX_EN and TX_EN have to be considered. GMIIMODE can only be changed, if these</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="comment"> * register bits can be read as 0. It is possible to change GMIIMODE together with the</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="comment"> * activation of RX_EN and TX_EN.</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="comment"> * GMIIMODE drives the outputs &lt;tx_gmiimode&gt; and &lt;rx_gmiimode&gt;.</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="comment"> */</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb50205019b97c3e92e1dd9119c2f1af"> 5161</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_MASK (0x10U)</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a72e71b729bb7f6d0775a89cb99f14cc3"> 5162</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_SHIFT (4U)</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c2f2eb213773aab97a7747cd7ffb7c7"> 5163</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_MASK)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a45e92d237189480d3377caff832029eb"> 5164</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_GMIIMODE_SHIFT)</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span> </div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span><span class="comment">/*</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="comment"> * JUMBO (R/W)</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span><span class="comment"> *</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="comment"> * Jumbo frame support</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="comment"> * 0 – jumbo frames not supported</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="comment"> * 1 – jumbo frame supported (not recommended)</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="comment"> * Jumbo frames are non-standard Ethernet frames with a size bigger than envelope</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="comment"> * frames (which contain 1982 payload bytes). If jumbo frames are not supported, then</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span><span class="comment"> * LLEMAC-1G generates the appropriate error signals (&lt;tx_gmii_er&gt; for the TX path</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="comment"> * and &lt;rx_avst_err&gt; for the RX path).</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="comment"> * Although jumbo frames typically contain up to 9000 bytes, the LLEMAC-1G can handle</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span><span class="comment"> * an infinite frame size. The problem of jumbo frames is the necessary storage space in</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="comment"> * transmission and reception buffers. LLEMAC-1G does not include storage buffers.</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="comment"> * JUMBO can be activated or deactivated at any time. The new setting becomes valid</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="comment"> * immediately after clock domain crossing.</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="comment"> */</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a622ae1c371f32f762e61360681076e7b"> 5182</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_MASK (0x8U)</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af972829e597f9893bca9a689c0c86943"> 5183</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_SHIFT (3U)</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aadaa71c9e511b3173a60623531a7ffbf"> 5184</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_MASK)</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a0020102e74deb374843e4b3db184e7"> 5185</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_JUMBO_SHIFT)</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span> </div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span><span class="comment">/*</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="comment"> * TX_EN (R/W)</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span><span class="comment"> *</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="comment"> * TX path enable</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span><span class="comment"> * 0 – transmission disabled - Avalon-ST READY for the TX path will be set to 0.</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"> 5192</span><span class="comment"> * 1 – transmission enabled</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span><span class="comment"> * TX_EN can be activated or deactivated at any time. Deactivation may take some time.</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"> 5194</span><span class="comment"> * If during deactivation there is a frame in transmission, then this frame will be</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"> 5195</span><span class="comment"> * completed fist. Afterwards bit TX_EN can be read as 0.</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"> 5196</span><span class="comment"> * After the transmission is disabled there may be pending frames left, waiting at the TX</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span><span class="comment"> * stream interface.</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"> 5198</span><span class="comment"> */</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82362069223c0446055e4ef859bb2e44"> 5199</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_MASK (0x4U)</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac1b84c3fc501ec03d8feb04542a12881"> 5200</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_SHIFT (2U)</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac04c54b04196abe12b39b88a370fe87d"> 5201</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_MASK)</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#affd071ef14baaf7eee9ea420e9ef2747"> 5202</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_TX_EN_SHIFT)</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span> </div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="comment">/*</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="comment"> * RX_EN (R/W)</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="comment"> *</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="comment"> * RX path enable</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span><span class="comment"> * 0 – reception disabled – no frames fed to Avalon-ST RX path</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span><span class="comment"> * 1 – reception enabled</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span><span class="comment"> * RX_EN can be activated or deactivated at any time. Deactivation may take some time.</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="comment"> * If during deactivation there is a frame in reception, then this frame will be completed</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="comment"> * first. Afterwards bit RX_EN can be read as 0.</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="comment"> */</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a59c1b0a1ccb1f61b465b43a2bf674e4a"> 5214</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afff3db95a7c01bae47f3892425076d16"> 5215</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abac8ed8da4523f0a62a69a32a48f2db9"> 5216</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_MASK)</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ec61814570e34a22b00b5414223a594"> 5217</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RX_EN_SHIFT)</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span> </div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span><span class="comment">/*</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><span class="comment"> * RESSTAT (R/W)</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="comment"> *</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="comment"> * Software reset of the statistic counters (see Table 3-8)</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="comment"> * 0 – no reset</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="comment"> * 1 – reset active</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="comment"> * RESSTAT will be automatically set to 0 after the counters have been reset</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="comment"> */</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa345c7b09769c68fc5716d7eb8f07ee6"> 5227</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_MASK (0x1U)</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ba350b01dbf2d67e612e8701f8f4b0b"> 5228</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_SHIFT (0U)</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f9ef5eebbf43d2b8cf8940238f731ae"> 5229</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_MASK)</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab8dcc33c1b91e3582e502f22ec0b63f6"> 5230</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MAC_CTRL_RESSTAT_SHIFT)</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span> </div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_TX_FRAMES */</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="comment">/*</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span><span class="comment"> * TX_FRAMES (R)</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="comment"> *</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span><span class="comment"> * Number of successfully transmitted frames.</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="comment"> */</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a04e05095e65f2ce7346f42d64003243b"> 5238</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_TX_FRAMES_TX_FRAMES_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a471da9af9ed9ed05bcb4db9a74a5e68c"> 5239</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_TX_FRAMES_TX_FRAMES_SHIFT (0U)</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaf9fdee2e5741ceee65b20c71ddf54ba"> 5240</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_TX_FRAMES_TX_FRAMES_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_TX_FRAMES_TX_FRAMES_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_TX_FRAMES_TX_FRAMES_SHIFT)</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span> </div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_RX_FRAMES */</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="comment">/*</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span><span class="comment"> * RX_FRAMES (R)</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="comment"> *</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="comment"> * Number of successfully received frames.</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment"> */</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63caaa28b706a57c5e6d685853b279c8"> 5248</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_RX_FRAMES_RX_FRAMES_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9bc4c1c5e8e43bcccbda6f4d9e3e4baf"> 5249</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_RX_FRAMES_RX_FRAMES_SHIFT (0U)</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a33568dc72a6cc3b6577b80f77b88e85d"> 5250</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_RX_FRAMES_RX_FRAMES_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_RX_FRAMES_RX_FRAMES_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_RX_FRAMES_RX_FRAMES_SHIFT)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span> </div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_TX_OCTETS */</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="comment">/*</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span><span class="comment"> * TX_OCTETS (R)</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="comment"> *</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="comment"> * Number of successfully transmitted payload and padding octets.</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment"> */</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0fb9d3f5d8aa6a6cef139dc9be55d324"> 5258</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_TX_OCTETS_TX_OCTETS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a212d89839794820c2f839d9ca855907a"> 5259</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_TX_OCTETS_TX_OCTETS_SHIFT (0U)</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af48163eee20ce0af0aa3c11ecacd533b"> 5260</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_TX_OCTETS_TX_OCTETS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_TX_OCTETS_TX_OCTETS_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_TX_OCTETS_TX_OCTETS_SHIFT)</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span> </div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_RX_OCTETS */</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="comment">/*</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span><span class="comment"> * RX_OCTETS (R)</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span><span class="comment"> *</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"> 5266</span><span class="comment"> * Number of successfully received payload and padding octets.</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="comment"> */</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a39117975b54b54b77f5fd43af9905cda"> 5268</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_RX_OCTETS_RX_OCTETS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b0c9d0b43631f82d99d8566ca32c634"> 5269</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_RX_OCTETS_RX_OCTETS_SHIFT (0U)</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a475623034d93a3bb5cc9cecad8243ff3"> 5270</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_RX_OCTETS_RX_OCTETS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_RX_OCTETS_RX_OCTETS_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_RX_OCTETS_RX_OCTETS_SHIFT)</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span> </div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MDIO_CFG */</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="comment">/*</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="comment"> * NPRE (R/W)</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="comment"> *</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="comment"> * No Preamble</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="comment"> * With NPRE=1 the preamble generation is suppressed and frames are initiated with</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"> 5278</span><span class="comment"> * Start of Frame pattern directly. Suitable in case that all connected PHYs accept</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="comment"> * management frames without a preamble pattern. Recommended to be used if only</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="comment"> * one PHY is connected.</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="comment"> */</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abd625cbe30e06ec77ebbf1a9d9605e40"> 5282</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_MASK (0x8000U)</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0bd9219f000cc8b969fa86be2ec352f"> 5283</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_SHIFT (15U)</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a46ca404b6f5ab57cd43687b035e6f34c"> 5284</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_MASK)</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9942b6b364552132a771f1966db137fd"> 5285</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CFG_NPRE_SHIFT)</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span> </div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span><span class="comment">/*</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"> 5288</span><span class="comment"> * ENABLE (R/W)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"> 5289</span><span class="comment"> *</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"> 5290</span><span class="comment"> * Enable the MDIO controller. If the controller is enabled then MDC will be toggled.</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="comment"> * ENABLE can only be read as 1 if a valid MDC_CLKDIV value is set.</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="comment"> */</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a815fc3a3b74ac83bd52544184bc71412"> 5293</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_MASK (0x100U)</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26a1bbf83293db951dc20de4d659be96"> 5294</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_SHIFT (8U)</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a93dd1d6bfe742eb645f8d74730b52449"> 5295</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_MASK)</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab9c244a269382a9866f0c571519b3737"> 5296</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CFG_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span> </div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="comment">/*</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="comment"> * MDC_CLKDIV (R/W)</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span><span class="comment"> *</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span><span class="comment"> * Clock Divider to configure MDC clock frequency. Refer to 10.1 Clock Divider for more</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><span class="comment"> * details.</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span><span class="comment"> */</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afbc9a41e66ae4ab3b31128f5fa20ca89"> 5304</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_MASK (0xFFU)</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a51530657cf0bc64436f1fe7e32214073"> 5305</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_SHIFT (0U)</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2b66bd6b2c1e332cd86c4bf97e43b2a"> 5306</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_MASK)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f16293b0288d65b82ca4fca573e131c"> 5307</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CFG_MDC_CLKDIV_SHIFT)</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span> </div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MDIO_CTRL */</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="comment">/*</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span><span class="comment"> * OP (R/W)</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="comment"> *</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="comment"> * Opcode to determine transfer type</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span><span class="comment"> * 01 – Write Access</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="comment"> * 10 – Read Access</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span><span class="comment"> */</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1cab8d6cd99bf65554bfc920c4b525df"> 5317</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f695fa3ab932c6ef609405b28434802"> 5318</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_SHIFT (30U)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adcf88c6ba38b2884e76f60f970ae98dd"> 5319</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_MASK)</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17a2b1c4bab5416d0e1159278fc8ac76"> 5320</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_OP_SHIFT)</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span> </div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span><span class="comment">/*</span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"> 5323</span><span class="comment"> * PHYAD (R/W)</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><span class="comment"> *</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="comment"> * Management Frame PHY Address.</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><span class="comment"> */</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa99a307821da5c64913cc5aebcf1ed33"> 5327</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae76fa11972e7a55719465b74ae99269a"> 5328</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_SHIFT (24U)</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad34ecd8f43af47fbc793c4bf2176b08c"> 5329</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_MASK)</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab0dd869fe3394ca8ba8eacc092e21b5b"> 5330</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_PHYAD_SHIFT)</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span> </div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span><span class="comment">/*</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="comment"> * REGAD (R/W)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"> 5334</span><span class="comment"> *</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span><span class="comment"> * Management Frame Register Address.</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"> 5336</span><span class="comment"> */</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32a7b8b7d1fc5fcfb407529f6465a0bc"> 5337</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73f245a6d1965bfaabb34ea29bb6db38"> 5338</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_SHIFT (16U)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73f369f434eef3526c6a62e5facd304a"> 5339</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_MASK)</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a423d8c02b73aed4cc40bf0bd64fec2"> 5340</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_REGAD_SHIFT)</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"> 5341</span> </div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"> 5342</span><span class="comment">/*</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"> 5343</span><span class="comment"> * INIT (R/W)</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="comment"> *</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"> 5345</span><span class="comment"> * INIT=1 results in a MDIO write/read transfer if READY=1. If READY=0 while a</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span><span class="comment"> * transfer is already pending or if ENABLE=0 then settings INIT=1 has no effect and</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span><span class="comment"> * the current transaction is withdrawn.</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span><span class="comment"> */</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5392567e7c2cd58a9ea2636fdfd2beb8"> 5349</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_MASK (0x100U)</span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a11411b1b486fc79f14b4270bacc388"> 5350</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_SHIFT (8U)</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab71466ad7a78d17acdc7a7008bd45b48"> 5351</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_MASK)</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92e51ac48eff382197267d9de8ae6bb4"> 5352</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_INIT_SHIFT)</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span> </div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span><span class="comment">/*</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="comment"> * READY (R)</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span><span class="comment"> *</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><span class="comment"> * READY=1 indicates a finished transfer and also shows that the controller is ready for a</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="comment"> * new transfer. READY=1 is only possible if ENABLE=1.</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span><span class="comment"> * If READY=1 is signaled after a read transfer, then RD_DATA is valid until a new</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"> 5360</span><span class="comment"> * transfer is started.</span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span><span class="comment"> */</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a18ca77b88fda41ef3c1d2bdad56671fa"> 5362</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_READY_MASK (0x1U)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa8fb95968adb567c35bbc3806433e7a"> 5363</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_READY_SHIFT (0U)</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00acd41e930caf80a46fda57eff84e2d"> 5364</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_CTRL_READY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_READY_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_CTRL_READY_SHIFT)</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span> </div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MDIO_RD_DATA */</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><span class="comment">/*</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="comment"> * RD_DATA (R)</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="comment"> *</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"> 5370</span><span class="comment"> * Read Data is available if READY=1 after a transfer has been started. RD_DATA represents the content of the management data field of the read transfer.</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span><span class="comment"> */</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a973221730eff8a9adca0cbef319e4422"> 5372</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_RD_DATA_RD_DATA_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d6de060e91300cda30b8df100601511"> 5373</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_RD_DATA_RD_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a722359cc1aa4283326e9df3d9e812b5b"> 5374</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_RD_DATA_RD_DATA_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_RD_DATA_RD_DATA_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_RD_DATA_RD_DATA_SHIFT)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span> </div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_MDIO_WR_DATA */</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span><span class="comment">/*</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="comment"> * WR_DATA (R/W)</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span><span class="comment"> *</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"> 5380</span><span class="comment"> * Data is used for the management data field after a write transfer has been started</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span><span class="comment"> */</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeed0abc9393920dceef931d9a1d3e3fd"> 5382</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d7443e903c58458f0ad7d664ac8de5f"> 5383</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3cede3014ee1d151b3b4e1d0338f34b4"> 5384</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_MASK)</span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7f179742599e9ff4ffb5f63881506ca5"> 5385</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_MDIO_WR_DATA_WR_DATA_SHIFT)</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span> </div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MAC_IRQ_CTRL */</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span><span class="comment">/*</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"> 5389</span><span class="comment"> * CAIF (R/W)</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="comment"> *</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="comment"> * Clock activity interrupt flag</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"> 5392</span><span class="comment"> * 0 – no interrupt</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="comment"> * 1 – interrupt pending</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="comment"> * See Chapter 11.2.3 for details.</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span><span class="comment"> */</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a371c67804cf114664b42c3f2d8018aed"> 5396</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_MASK (0x800U)</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad9c73864ca089b6aac9eb1fec64aa0cc"> 5397</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_SHIFT (11U)</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a872208e190cccd328132177c9180639b"> 5398</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_MASK)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d211bdff89e0f328fb62c4bf68e316d"> 5399</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIF_SHIFT)</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span> </div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="comment">/*</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="comment"> * SWIF (R/W)</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="comment"> *</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span><span class="comment"> * Safety warning interrupt flag</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="comment"> * 0 – no interrupt</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span><span class="comment"> * 1 – interrupt pending</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span><span class="comment"> * See Chapter 11.2.2 for details</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"> 5408</span><span class="comment"> */</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26e68a84341396557cb5be541d3f3032"> 5409</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_MASK (0x400U)</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f4d7bd16bcb2dab99a8a14b999c1b43"> 5410</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_SHIFT (10U)</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af3cf66ca48a8d2db3fd0edff13c234ee"> 5411</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_MASK)</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae73c0944185ef5e5fb8a0551b0f64a5b"> 5412</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIF_SHIFT)</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span> </div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="comment">/*</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span><span class="comment"> * SEIF (R/W)</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span><span class="comment"> *</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><span class="comment"> * Safety Error Interrupt Flag</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"> 5418</span><span class="comment"> * 0 – no interrupt</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="comment"> * 1 – interrupt pending</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="comment"> * If SEN=1 and if there is a mismatch between both instances of the logic core of</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"> 5421</span><span class="comment"> * LLEMAC-1G then this results in SEIF=1, TX_EN=0 and RX_EN=0.</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span><span class="comment"> */</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abdac5fdfe541abb03d219a031bb3d3fd"> 5423</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_MASK (0x200U)</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ffc1eb34bfa2805062bf018e5ca040f"> 5424</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_SHIFT (9U)</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afad31456ef2fcd7791eddd41bb4eacca"> 5425</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_MASK)</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac474c60c6185d4560597026941b656c3"> 5426</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SEIF_SHIFT)</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span> </div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><span class="comment">/*</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"> 5429</span><span class="comment"> * MDIF (R/W)</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="comment"> *</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span><span class="comment"> * MDIO Interrupt Flag</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span><span class="comment"> * 1 – A transfer has been finished</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="comment"> * 0 – No transfer done</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="comment"> */</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69a5e2fc679f0b31546efbf3e2a5de89"> 5435</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_MASK (0x100U)</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a239428cf8c9c9f76ee8d5d8c7a16962c"> 5436</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_SHIFT (8U)</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e978dfbb79b7f2b2c7b6159dc1b5430"> 5437</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_MASK)</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa025c1a55739761b5d17d6ed8f2391ff"> 5438</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIF_SHIFT)</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span> </div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span><span class="comment">/*</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span><span class="comment"> * CAIE (R/W)</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="comment"> *</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="comment"> * Clock activity interrupt enable</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span><span class="comment"> * 0 – CAIF disabled</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="comment"> * 1 – CAIF enabled</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"> 5446</span><span class="comment"> */</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9218a98df46868e0376d7410bdc12780"> 5447</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_MASK (0x8U)</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a023f3627bdc4ea14c773354a2fe40ca1"> 5448</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_SHIFT (3U)</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a33c1e4c29359d49c27a8775558564044"> 5449</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_MASK)</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa16a166997665fbce63a72fe4b8c10a7"> 5450</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_CAIE_SHIFT)</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span> </div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="comment">/*</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="comment"> * SWIE (R/W)</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="comment"> *</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="comment"> * Safety warning interrupt enable</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="comment"> * 0 – SWIF disabled</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span><span class="comment"> * 1 – SWIF enabled</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span><span class="comment"> */</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f91bc5f0db6bdabed3b6947d32fbf00"> 5459</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_MASK (0x4U)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a544ec654d6512e16bc63785bcc1ae316"> 5460</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_SHIFT (2U)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afbbe80c291473c8171e4265b8e8611bc"> 5461</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_MASK)</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afeec5fd22c89ac793047bc55f9a19cff"> 5462</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_SWIE_SHIFT)</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span> </div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><span class="comment">/*</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span><span class="comment"> * MDIE (R/W)</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="comment"> *</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="comment"> * MDIO Interrupt Enable</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span><span class="comment"> * 0 – Disabled</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="comment"> * 1 – Enabled</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"> 5470</span><span class="comment"> */</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af8b08ba8b6ded9ae9659d27541df0ce2"> 5471</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_MASK (0x1U)</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af31ed315f77bd4a67ebf90a1aad2d0d3"> 5472</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_SHIFT (0U)</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff044547b4a9487dc7cc8ebba6344821"> 5473</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_SHIFT) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_MASK)</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad9a9da1aa2f19dfb5e04ec581bf30e71"> 5474</a></span><span class="preprocessor">#define TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_MASK) &gt;&gt; TSW_TSNPORT_MAC_MAC_IRQ_CTRL_MDIE_SHIFT)</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"> 5475</span> </div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_CR */</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span><span class="comment">/*</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="comment"> * TAIE (R/W)</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"> 5479</span><span class="comment"> *</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span><span class="comment"> * Timer A interrupt enable: interrupt enabled when 1</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span><span class="comment"> */</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aefdda4abbc15d8ffd92ec42b123a91e0"> 5482</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAIE_MASK (0x8U)</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2dc9e4e3f0fbebb29862bafe27840ad"> 5483</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAIE_SHIFT (3U)</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9cb2c98785d0ccfbc1997e6ba20a4d58"> 5484</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_CR_TAIE_SHIFT) &amp; TSW_TSNPORT_RTC_CR_TAIE_MASK)</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82ee9b8257dcca3d38ee81a91b4dec92"> 5485</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CR_TAIE_MASK) &gt;&gt; TSW_TSNPORT_RTC_CR_TAIE_SHIFT)</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span> </div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="comment">/*</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span><span class="comment"> * TAEN (R/W)</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><span class="comment"> *</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="comment"> * Timer A enable: timer enabled when 1</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="comment"> */</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2b5c2b84f80f0d90f8bf55e28aafc811"> 5492</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAEN_MASK (0x4U)</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a543d6c1e4d334a5c09602d2989cb4535"> 5493</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAEN_SHIFT (2U)</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3ecb438e209556434d0dabdf7616999"> 5494</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_CR_TAEN_SHIFT) &amp; TSW_TSNPORT_RTC_CR_TAEN_MASK)</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f418ee0684f090998ebfb83c7ee2c57"> 5495</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_TAEN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CR_TAEN_MASK) &gt;&gt; TSW_TSNPORT_RTC_CR_TAEN_SHIFT)</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span> </div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="comment">/*</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="comment"> * ALIE (R/W)</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="comment"> *</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="comment"> * Alarm interrupt enable: alarm interrupt enabled when 1</span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="comment"> */</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af02f2ecb4ee43f60dda614f712eaf3cb"> 5502</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_ALIE_MASK (0x2U)</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a62a47a5b8a00e0a52116d4a9884253a5"> 5503</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_ALIE_SHIFT (1U)</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5bdbea3b4605f8e8b923f49b61a8ebde"> 5504</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_ALIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_CR_ALIE_SHIFT) &amp; TSW_TSNPORT_RTC_CR_ALIE_MASK)</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ec03eaa4a8de9e6270bc0212e34c1cf"> 5505</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CR_ALIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CR_ALIE_MASK) &gt;&gt; TSW_TSNPORT_RTC_CR_ALIE_SHIFT)</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span> </div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_SR */</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="comment">/*</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span><span class="comment"> * TAIS (R/WC)</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span><span class="comment"> *</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><span class="comment"> * Timer A Interrupt Status: set at rising edge of “timer_clk_a”, write 1 to clear</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span><span class="comment"> */</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d98110353031930414edb144c202110"> 5513</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_TAIS_MASK (0x8U)</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2e442511656cc5a30f6d5d7241fa947"> 5514</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_TAIS_SHIFT (3U)</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3f2d058d173d8eaa6fa3abe27bf7301"> 5515</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_TAIS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_SR_TAIS_SHIFT) &amp; TSW_TSNPORT_RTC_SR_TAIS_MASK)</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e4c53260517627d34d0e0faebebf006"> 5516</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_TAIS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_SR_TAIS_MASK) &gt;&gt; TSW_TSNPORT_RTC_SR_TAIS_SHIFT)</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span> </div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span><span class="comment">/*</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><span class="comment"> * ALIS (RO)</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span><span class="comment"> *</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="comment"> * ALIS ro Alarm Interrupt Status: Always set while RTC-Time &gt;= Alarm-Time</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="comment"> */</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a9b49ad6df114a20b039b32e08938c3"> 5523</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_ALIS_MASK (0x2U)</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5b8fd562ba62cfbff7f56ed2eba62d93"> 5524</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_ALIS_SHIFT (1U)</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4d3d0b8d10b8bac2433b8d8daa932753"> 5525</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_SR_ALIS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_SR_ALIS_MASK) &gt;&gt; TSW_TSNPORT_RTC_SR_ALIS_SHIFT)</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span> </div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_CT_CURTIME_NS */</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="comment">/*</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="comment"> * CT_NS (RO/WU)</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="comment"> *</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="comment"> * Local Time (nanosecond part): Update can be triggered by write access to this register. Value range from 0 – 999999999.</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="comment"> */</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90ce367e300338d961a8f61e9448fd49"> 5533</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab6d54a36ddcb1783035af55328b2568f"> 5534</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30133e8382b28f56679bcc75613d7e62"> 5535</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_SHIFT) &amp; TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_MASK)</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08f4408198ec1797cd1ad49f6439e7ca"> 5536</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_MASK) &gt;&gt; TSW_TSNPORT_RTC_CT_CURTIME_NS_CT_NS_SHIFT)</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span> </div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_CT_CURTIME_SEC */</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="comment">/*</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span><span class="comment"> * CT_SEC (RO)</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span><span class="comment"> *</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"> 5542</span><span class="comment"> * Current Time (second part): Update can be triggered by write access to register CURTIME_NS.</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="comment"> */</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1a460f0c2763c2ae990fb7e42a93a1b"> 5544</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_SEC_CT_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28b8e670d5c746e5d9df93daae0f2572"> 5545</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_SEC_CT_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a590364f4d0008ef7dc62f35eff0c0627"> 5546</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_CURTIME_SEC_CT_SEC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CT_CURTIME_SEC_CT_SEC_MASK) &gt;&gt; TSW_TSNPORT_RTC_CT_CURTIME_SEC_CT_SEC_SHIFT)</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span> </div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_CT_TIMER_INCR */</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><span class="comment">/*</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span><span class="comment"> * NS (RW)</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span><span class="comment"> *</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span><span class="comment"> * Local time increment – nanoseconds (integer)</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="comment"> */</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21d607d00685657cf007f441c0b7f3e3"> 5554</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a273ef2c9c6524b00fc3061a6e1ccdf76"> 5555</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_SHIFT (24U)</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee4e06a5d777f3d5af4017d636b6be29"> 5556</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_SHIFT) &amp; TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_MASK)</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae9847091d984c1f49af0817cfe26c7a5"> 5557</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_MASK) &gt;&gt; TSW_TSNPORT_RTC_CT_TIMER_INCR_NS_SHIFT)</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span> </div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span><span class="comment">/*</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span><span class="comment"> * FNS (RW)</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span><span class="comment"> *</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"> 5562</span><span class="comment"> * Local time increment – fractional ns, unsigned, in (1 / 2^24) n</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span><span class="comment"> */</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2fe52182e7b0f105855c297e44eb4cad"> 5564</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ce0fce6557720014b6eac2096171cd1"> 5565</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_SHIFT (0U)</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99836a268714e44d2ee61866bdde9bc3"> 5566</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_SHIFT) &amp; TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_MASK)</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa1c3d6d1355cf893f2a69f0699b265ee"> 5567</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_MASK) &gt;&gt; TSW_TSNPORT_RTC_CT_TIMER_INCR_FNS_SHIFT)</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span> </div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_OFS_NS */</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="comment">/*</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="comment"> * OFS_NS (R/W)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span><span class="comment"> *</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="comment"> * Real Time Offset (nanoseconds part). Valid value range from 0 – 999999999.</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span><span class="comment"> */</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a88a0e9848062985a46e69a60e397415d"> 5575</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_NS_OFS_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a164943b10a5e55057225b6da7b6a7d34"> 5576</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_NS_OFS_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50b366e232b8bbbbc75fb93ab3fb1f7f"> 5577</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_NS_OFS_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_OFS_NS_OFS_NS_SHIFT) &amp; TSW_TSNPORT_RTC_OFS_NS_OFS_NS_MASK)</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a16aa5db5e2018d268e19c888bca2203e"> 5578</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_NS_OFS_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_OFS_NS_OFS_NS_MASK) &gt;&gt; TSW_TSNPORT_RTC_OFS_NS_OFS_NS_SHIFT)</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span> </div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_OFS_SL */</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="comment">/*</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span><span class="comment"> * OFS_SL (R/W)</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="comment"> *</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="comment"> * 48 Bit Real Time Offset (seconds lo part)</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="comment"> */</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa60232820707297afb1e358d53de0d8c"> 5586</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SL_OFS_SL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a76ed40d4175ea7833e0fc93d8dc8f9aa"> 5587</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SL_OFS_SL_SHIFT (0U)</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c9fd5fc344667c0040d3cc8f04222d7"> 5588</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SL_OFS_SL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_OFS_SL_OFS_SL_SHIFT) &amp; TSW_TSNPORT_RTC_OFS_SL_OFS_SL_MASK)</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b95f26b629decf674cfd2fee61a64ba"> 5589</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SL_OFS_SL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_OFS_SL_OFS_SL_MASK) &gt;&gt; TSW_TSNPORT_RTC_OFS_SL_OFS_SL_SHIFT)</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span> </div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_OFS_SH */</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span><span class="comment">/*</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span><span class="comment"> * OFS_SH (R/W)</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="comment"> *</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="comment"> * 48 Bit Real Time Offset (seconds hi part)</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="comment"> */</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a819dfbe7fddab4393430838a9faae03a"> 5597</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SH_OFS_SH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7dd04339e761ebe97b8225e36f9a6d6e"> 5598</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SH_OFS_SH_SHIFT (0U)</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65bad22263ad85fc5cc952c13b485a16"> 5599</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SH_OFS_SH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_OFS_SH_OFS_SH_SHIFT) &amp; TSW_TSNPORT_RTC_OFS_SH_OFS_SH_MASK)</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6aad1034e9091cf1fbee3dc71faa04ef"> 5600</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_SH_OFS_SH_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_OFS_SH_OFS_SH_MASK) &gt;&gt; TSW_TSNPORT_RTC_OFS_SH_OFS_SH_SHIFT)</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span> </div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"> 5602</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_OFS_CH */</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span><span class="comment">/*</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"> 5604</span><span class="comment"> * SEXT (RO)</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="comment"> *</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span><span class="comment"> * Real Time Offset Change – sign extension of SFNS (Bit 23)</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="comment"> */</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0a3a18054d68f2fabf210ab442a1c8e4"> 5608</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SEXT_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae50eaf897727551af25da3f423b368f8"> 5609</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SEXT_SHIFT (24U)</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada2b668427011832f24a00627476e34f"> 5610</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SEXT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_OFS_CH_SEXT_MASK) &gt;&gt; TSW_TSNPORT_RTC_OFS_CH_SEXT_SHIFT)</span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span> </div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="comment">/*</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span><span class="comment"> * SFNS (R/W)</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"> 5614</span><span class="comment"> *</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span><span class="comment"> * Real Time Offset Change in fractional nanoseconds, signed value; value range from -2^23 / 2^24 to (2^23-1) / 2^24 nanoseconds.</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span><span class="comment"> */</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a249824582fbbe78e7cdb019b78dd5809"> 5617</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SFNS_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a091de402643abd25f866e64e3fc4ffcf"> 5618</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SFNS_SHIFT (0U)</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca8f36cf0e33bd7e1a5c2abff1e34df3"> 5619</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SFNS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_OFS_CH_SFNS_SHIFT) &amp; TSW_TSNPORT_RTC_OFS_CH_SFNS_MASK)</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc48c6220182a7e01ddbb883f429b13e"> 5620</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_OFS_CH_SFNS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_OFS_CH_SFNS_MASK) &gt;&gt; TSW_TSNPORT_RTC_OFS_CH_SFNS_SHIFT)</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span> </div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_ALARM_NS */</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="comment">/*</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="comment"> * AL_NS (R/W)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><span class="comment"> *</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="comment"> * Alarm Time (nanoseconds part). Valid value range from 0 – 999999999.</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="comment"> */</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa67660dc260947df97673731b34cfff1"> 5628</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_NS_AL_NS_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1abdd94119b92da226f42a285c647eb5"> 5629</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_NS_AL_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a54efe0433705e6aa73374ffddfed63d4"> 5630</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_NS_AL_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_ALARM_NS_AL_NS_SHIFT) &amp; TSW_TSNPORT_RTC_ALARM_NS_AL_NS_MASK)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa5c785f9a06f4c7a5ed385a23a176259"> 5631</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_NS_AL_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_ALARM_NS_AL_NS_MASK) &gt;&gt; TSW_TSNPORT_RTC_ALARM_NS_AL_NS_SHIFT)</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span> </div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_ALARM_SL */</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span><span class="comment">/*</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="comment"> * AL_SL (R/W)</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="comment"> *</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span><span class="comment"> * Alarm Time (seconds lo part)</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="comment"> */</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab046f4c4f1296aeb0d9a9e0fe9f5e448"> 5639</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SL_AL_SL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a237575233343c1a8ab7933dcd8d8f952"> 5640</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SL_AL_SL_SHIFT (0U)</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2415a9350f755dd17a74ef7e393f24c"> 5641</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SL_AL_SL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_ALARM_SL_AL_SL_SHIFT) &amp; TSW_TSNPORT_RTC_ALARM_SL_AL_SL_MASK)</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a02d8fddf21585406106a62b03a8f80bd"> 5642</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SL_AL_SL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_ALARM_SL_AL_SL_MASK) &gt;&gt; TSW_TSNPORT_RTC_ALARM_SL_AL_SL_SHIFT)</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span> </div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_ALARM_SH */</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span><span class="comment">/*</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span><span class="comment"> * AL_SH (R/W)</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="comment"> *</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"> 5648</span><span class="comment"> * Alarm Time (seconds hi part)</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"> 5649</span><span class="comment"> */</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a814111d066b86d9a90c621674306a6fe"> 5650</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SH_AL_SH_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af018172908f1a4b65e4e1e55673f92e1"> 5651</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SH_AL_SH_SHIFT (0U)</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a01258ad89df9e6a609974b69554ff3"> 5652</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SH_AL_SH_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_ALARM_SH_AL_SH_SHIFT) &amp; TSW_TSNPORT_RTC_ALARM_SH_AL_SH_MASK)</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba728be160d0db8434392d3ba0e1c31b"> 5653</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_ALARM_SH_AL_SH_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_ALARM_SH_AL_SH_MASK) &gt;&gt; TSW_TSNPORT_RTC_ALARM_SH_AL_SH_SHIFT)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span> </div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: RTC_TIMER_A_PERIOD */</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="comment">/*</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span><span class="comment"> * PERIOD_NS (R/W)</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span><span class="comment"> *</span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="comment"> * Timer A Period in ns. This is the period of the timer until the next event, but the half-period of the signal “timer_a_clk”.</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="comment"> */</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35309d990b5a3ffb3abf5079735f426d"> 5661</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_MASK (0x1FFFFFFFUL)</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d73b1b6e0fc0586ff7b32b59fa362db"> 5662</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78ea6544a751a3e762e26e7b72d4c641"> 5663</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_SHIFT) &amp; TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_MASK)</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0d4d344bf0cd65d86c91cc5f2ea0cbf8"> 5664</a></span><span class="preprocessor">#define TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_MASK) &gt;&gt; TSW_TSNPORT_RTC_TIMER_A_PERIOD_PERIOD_NS_SHIFT)</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"> 5665</span> </div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_CR */</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span><span class="comment">/*</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><span class="comment"> * TMR_ALD (R/W)</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span><span class="comment"> *</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span><span class="comment"> * Timer Auto Load: automatic reloading of timer when reaching 0. Done flag stays set after countdown. Used for periodic events, when following event shall not be delayed by host interaction.</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="comment"> */</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a29fab5219b27501a2a427c1378374d2e"> 5672</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_ALD_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32550f21ee0baf6db6abd4fd4ae4dccc"> 5673</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_ALD_SHIFT (16U)</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a7fbf51220c1a50429a8f0c5a85ee97"> 5674</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_ALD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_CR_TMR_ALD_SHIFT) &amp; TSW_TSNPORT_TSYN_CR_TMR_ALD_MASK)</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2aad5ece16762bab4f14d0c07422d0bc"> 5675</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_ALD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_CR_TMR_ALD_MASK) &gt;&gt; TSW_TSNPORT_TSYN_CR_TMR_ALD_SHIFT)</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span> </div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span><span class="comment">/*</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="comment"> * TMR_EN (R/W)</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="comment"> *</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span><span class="comment"> * Timer Enable: every bit corresponds to Timer 0 – 4</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span><span class="comment"> */</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a54ddff3ea91212a3bf1b607e5e038b"> 5682</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_EN_MASK (0x1F00U)</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab36ba576fd1813a999f3e81bdefc4f19"> 5683</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a239ade79c4c5c2534f66ebce55502bb7"> 5684</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_CR_TMR_EN_SHIFT) &amp; TSW_TSNPORT_TSYN_CR_TMR_EN_MASK)</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a827aa520f1226ee5b6c6f0c8920d378c"> 5685</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMR_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_CR_TMR_EN_MASK) &gt;&gt; TSW_TSNPORT_TSYN_CR_TMR_EN_SHIFT)</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span> </div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="comment">/*</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><span class="comment"> * TMRIE (R/W)</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"> 5689</span><span class="comment"> *</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span><span class="comment"> * Timer Interrupt Enable</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="comment"> */</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af88f4fd15c78f61a5e7b6767123bf620"> 5692</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMRIE_MASK (0x4U)</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6d3e3c195e0333d7b37c5a5b88b076cd"> 5693</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMRIE_SHIFT (2U)</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9d89980cd1757a66d307a8225d16e589"> 5694</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMRIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_CR_TMRIE_SHIFT) &amp; TSW_TSNPORT_TSYN_CR_TMRIE_MASK)</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc9f63f0413a657e48a47fcc0bad0987"> 5695</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TMRIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_CR_TMRIE_MASK) &gt;&gt; TSW_TSNPORT_TSYN_CR_TMRIE_SHIFT)</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span> </div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span><span class="comment">/*</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="comment"> * RXIE (R/W)</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="comment"> *</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="comment"> * Rx Interrupt Enable</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="comment"> */</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35ab2a0423a6e33cd34f37e03585f0e3"> 5702</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_RXIE_MASK (0x2U)</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f6310606bd513a87d7389f1164b9180"> 5703</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_RXIE_SHIFT (1U)</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a556f3b24dc2b7f70f60e27abb6bd12b8"> 5704</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_RXIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_CR_RXIE_SHIFT) &amp; TSW_TSNPORT_TSYN_CR_RXIE_MASK)</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c02f5740dacce027246aef3ac14c4be"> 5705</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_RXIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_CR_RXIE_MASK) &gt;&gt; TSW_TSNPORT_TSYN_CR_RXIE_SHIFT)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span> </div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="comment">/*</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="comment"> * TXIE (R/W)</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="comment"> *</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="comment"> * Tx Interrupt Enable</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="comment"> */</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af183da2a43b5cf44ec8f4870dd3a36fa"> 5712</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TXIE_MASK (0x1U)</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a11af764bc17182c656e1328f125a8a05"> 5713</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TXIE_SHIFT (0U)</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a772393e6d5709a43286a62a967a64b9d"> 5714</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TXIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_CR_TXIE_SHIFT) &amp; TSW_TSNPORT_TSYN_CR_TXIE_MASK)</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9be452384807796322e224de1cf4288f"> 5715</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_CR_TXIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_CR_TXIE_MASK) &gt;&gt; TSW_TSNPORT_TSYN_CR_TXIE_SHIFT)</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span> </div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_SR */</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><span class="comment">/*</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span><span class="comment"> * TMR_DN (R/WC)</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="comment"> *</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span><span class="comment"> * Timer Done: 1 when timer reached 0</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span><span class="comment"> */</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a00e4af0187d011bd6987104f424512"> 5723</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMR_DN_MASK (0x1F00U)</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a406e356ded9d5f866cc82025f8371ef9"> 5724</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMR_DN_SHIFT (8U)</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab79f5533359ad667bb54df2b7fe0c28e"> 5725</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMR_DN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_SR_TMR_DN_SHIFT) &amp; TSW_TSNPORT_TSYN_SR_TMR_DN_MASK)</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c2781e3d411fca520bc349390044516"> 5726</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMR_DN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_SR_TMR_DN_MASK) &gt;&gt; TSW_TSNPORT_TSYN_SR_TMR_DN_SHIFT)</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span> </div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"> 5728</span><span class="comment">/*</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"> 5729</span><span class="comment"> * TMRIS (RO)</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="comment"> *</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="comment"> * Timer Interrupt Status: OR’ed (TMR_DN AND TMR_EN) flags. 1 when timer is enabled and countdown is done</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span><span class="comment"> */</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1647fdd06e1af366558ea170cda2dce2"> 5733</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMRIS_MASK (0x4U)</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a770488e088a340e971fdd75d01901e56"> 5734</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMRIS_SHIFT (2U)</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fb3c14151062004d4bda5645fefc718"> 5735</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TMRIS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_SR_TMRIS_MASK) &gt;&gt; TSW_TSNPORT_TSYN_SR_TMRIS_SHIFT)</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span> </div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span><span class="comment">/*</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><span class="comment"> * RXIS (RO)</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span><span class="comment"> *</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="comment"> * Rx Interrupt Status, RX buffer data available equal to PTP_RX_STS.AV)</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span><span class="comment"> */</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a670b7e5814712ee601a87fa55371ee02"> 5742</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_RXIS_MASK (0x2U)</span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad28e98cf90bfef8864b15c69cc4e4245"> 5743</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_RXIS_SHIFT (1U)</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1fd3940d6c9d7b819c7c9ef5457fe4e6"> 5744</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_RXIS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_SR_RXIS_MASK) &gt;&gt; TSW_TSNPORT_TSYN_SR_RXIS_SHIFT)</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span> </div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="comment">/*</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span><span class="comment"> * TXIS (RO)</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span><span class="comment"> *</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="comment"> * Tx Done Interrupt Status: OR’ed PTP_TX_DONE</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="comment"> */</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe8ca7e449b7d455ac6c25547cda9b57"> 5751</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TXIS_MASK (0x1U)</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8974b7dd6d01881157b8ab895ec24879"> 5752</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TXIS_SHIFT (0U)</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac49eb4a8b5d59ea7225f95174244c7d"> 5753</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_SR_TXIS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_SR_TXIS_MASK) &gt;&gt; TSW_TSNPORT_TSYN_SR_TXIS_SHIFT)</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span> </div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_PTP_TX_STS */</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="comment">/*</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span><span class="comment"> * STS (RO)</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span><span class="comment"> *</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span><span class="comment"> * Transmission status of PTP TX bin n (bit 0 – 7 correspond to tx bin 0 – 7). 1: transmission pending</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span><span class="comment"> */</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a64c788df375bb83042c33e211695ea69"> 5761</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_STS_STS_MASK (0xFFU)</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad21cc51a063916acf88fcf5ec55ac798"> 5762</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_STS_STS_SHIFT (0U)</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a304046d9d06ec10dc86b06ce31690498"> 5763</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_STS_STS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_PTP_TX_STS_STS_MASK) &gt;&gt; TSW_TSNPORT_TSYN_PTP_TX_STS_STS_SHIFT)</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span> </div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_PTP_TX_DONE */</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span><span class="comment">/*</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span><span class="comment"> * DONE (R/WC)</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><span class="comment"> *</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span><span class="comment"> * Transmission done status of PTP TX bin n (bit 0 – 7 correspond to tx bin 0 – 7). 1: transmission done.</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><span class="comment"> * Writing a ‘1’ clears corresponding bit..</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="comment"> */</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19717099eb55b93c950a764dbbf73988"> 5772</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_MASK (0xFFU)</span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e9293d49eedccf1ef7eade91eb481b3"> 5773</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_SHIFT (0U)</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17883d3ea92df63676dd5d936be827b2"> 5774</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_SHIFT) &amp; TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_MASK)</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a256702f6e42d79ebc8a5448d792e2c"> 5775</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_MASK) &gt;&gt; TSW_TSNPORT_TSYN_PTP_TX_DONE_DONE_SHIFT)</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span> </div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_PTP_TX_TRIG */</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span><span class="comment">/*</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="comment"> * TRIG (WO)</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment"> *</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="comment"> * Trigger PTP TX bin n (bit 0 – 7 correspond to tx bin 0 –7). Writing ‘1’ will trigger transmission. Corresponding bit PTP_TX_STS.STS(n) will be set immediately.</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span><span class="comment"> */</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8fa909bec8cc270a8066d9ca822b53d9"> 5783</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_MASK (0xFFU)</span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba306e7e80db1fb4e3d6425782c50b65"> 5784</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_SHIFT (0U)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5182f6c24e3d82c4a0e1dd1edf553020"> 5785</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_SHIFT) &amp; TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_MASK)</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae50dc23034e8814a677f6f286edbf059"> 5786</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_MASK) &gt;&gt; TSW_TSNPORT_TSYN_PTP_TX_TRIG_TRIG_SHIFT)</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span> </div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"> 5788</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_PTP_RX_STS */</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span><span class="comment">/*</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><span class="comment"> * OV (R/WC)</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="comment"> *</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="comment"> * FIFO overflow flag. PTP frame has been received and there was no free buffer available. Data has been lost.</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span><span class="comment"> */</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1cb2dc24846ffd7333e2e81c0ea12963"> 5794</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_OV_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8101144d2756d049f8f516efcd7fac6d"> 5795</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_OV_SHIFT (31U)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a711d0b6d63a36f7c8d0963ae541cca00"> 5796</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_OV_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_PTP_RX_STS_OV_SHIFT) &amp; TSW_TSNPORT_TSYN_PTP_RX_STS_OV_MASK)</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a44e768217d5ab55477fc9ff738911ebf"> 5797</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_OV_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_PTP_RX_STS_OV_MASK) &gt;&gt; TSW_TSNPORT_TSYN_PTP_RX_STS_OV_SHIFT)</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span> </div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">/*</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="comment"> * AV_NXT (R/W)</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="comment"> *</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="comment"> * Read access: buffer data available – reading data from RX_BUF is valid.</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span><span class="comment"> * Write access: switch to next RX buffer – shall only be done when buffer not empty (AV=1). Use field RX_SEL as indication when rx buffer switch has been done.</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="comment"> */</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c1c3b0df7e7107053e1452bb9b1a7d0"> 5805</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a9713b1b0f795f4ac441e1436196e92"> 5806</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_SHIFT (30U)</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac3c46b9c6a8581161a304f3b8c52c18b"> 5807</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_SHIFT) &amp; TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_MASK)</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0353c74fe90adee36785811bf620f33a"> 5808</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_MASK) &gt;&gt; TSW_TSNPORT_TSYN_PTP_RX_STS_AV_NXT_SHIFT)</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span> </div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span><span class="comment">/*</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span><span class="comment"> * RX_SEL (RO)</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"> 5812</span><span class="comment"> *</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"> 5813</span><span class="comment"> * Current selected RX buffer for reading (0-7). Can be used to determine when RX buffer has been switched after setting PTP_RX_STS.NXT</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"> 5814</span><span class="comment"> */</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b3ea08cc0083d3a3e97164fe63e3d09"> 5815</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_RX_SEL_MASK (0x7U)</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa590a2172f0a56f144643e0395f140d9"> 5816</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_RX_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a54e614fafdd36e8bbeb508bdce09ee2b"> 5817</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_PTP_RX_STS_RX_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_PTP_RX_STS_RX_SEL_MASK) &gt;&gt; TSW_TSNPORT_TSYN_PTP_RX_STS_RX_SEL_SHIFT)</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span> </div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_TMR0 */</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="comment">/*</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><span class="comment"> * PERIOD (R/W)</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span><span class="comment"> *</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span><span class="comment"> * Period in ticks, ticks based on register HCLKDIV and host clock &lt;sys_clk&gt;.</span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"> 5824</span><span class="comment"> */</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7192ae7bc4eaccc2e5aa103e12b70643"> 5825</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_PERIOD_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7786e66bd314b59d04eba7d1307c0d7c"> 5826</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0a0354b3de368f9ed8000071ee4aff7a"> 5827</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYNTMR_PERIOD_SHIFT) &amp; TSW_TSNPORT_TSYNTMR_PERIOD_MASK)</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30cfca8832b1684526897d28319f386c"> 5828</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_PERIOD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYNTMR_PERIOD_MASK) &gt;&gt; TSW_TSNPORT_TSYNTMR_PERIOD_SHIFT)</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span> </div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_HCLKDIV */</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span><span class="comment">/*</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span><span class="comment"> * PERIOD (R/W)</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span><span class="comment"> *</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><span class="comment"> * Period in host clocks &lt;sys_clk&gt;. Host clock shall be scaled to ticks of 1/1024th second. Ticks are used by timer TMR0 – TMR4.</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span><span class="comment"> */</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a09e8abac8eab169db19a385b430dbe41"> 5836</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a23ca5225ca0d11bbc1be71d115ecc982"> 5837</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6cebc79effdc13c844cb2cdec9302371"> 5838</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_SHIFT) &amp; TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_MASK)</span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2b41e0140fe9b2c40f017b960f252f1"> 5839</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_MASK) &gt;&gt; TSW_TSNPORT_TSYN_HCLKDIV_PERIOD_SHIFT)</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span> </div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_RXBUF_RX_FRAME_LENGTH_BYTES */</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"> 5842</span><span class="comment">/*</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span><span class="comment"> * RX_FRAME_LENGTH_BYTES (RO)</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"> 5844</span><span class="comment"> *</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span><span class="comment"> * RX frame length bytes [11:0]</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"> 5846</span><span class="comment"> */</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a42a419731b9126d21dbf450cd1d8ab41"> 5847</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_FRAME_LENGTH_BYTES_RX_FRAME_LENGTH_BYTES_MASK (0xFFFU)</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13b4a2a1d3fc6c208b890c6c8cc7bbe8"> 5848</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_FRAME_LENGTH_BYTES_RX_FRAME_LENGTH_BYTES_SHIFT (0U)</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a18c7ab3c636760686d3d9b2640f232e5"> 5849</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_FRAME_LENGTH_BYTES_RX_FRAME_LENGTH_BYTES_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_RXBUF_RX_FRAME_LENGTH_BYTES_RX_FRAME_LENGTH_BYTES_MASK) &gt;&gt; TSW_TSNPORT_TSYN_RXBUF_RX_FRAME_LENGTH_BYTES_RX_FRAME_LENGTH_BYTES_SHIFT)</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"> 5850</span> </div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"> 5851</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_RXBUF_RX_TIME_STAMP_L */</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"> 5852</span><span class="comment">/*</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"> 5853</span><span class="comment"> * RX_TIMESTAMP_LOW (RO)</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span><span class="comment"> *</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span><span class="comment"> * RX Timestamp [31:0]</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span><span class="comment"> */</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a179362ac989dbe063c4339f66ea70525"> 5857</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_L_RX_TIMESTAMP_LOW_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a09e42a82cb071ba5616e580d3307acc2"> 5858</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_L_RX_TIMESTAMP_LOW_SHIFT (0U)</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8c5e9c5bf587d3791f9df6c82be5fb9"> 5859</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_L_RX_TIMESTAMP_LOW_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_L_RX_TIMESTAMP_LOW_MASK) &gt;&gt; TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_L_RX_TIMESTAMP_LOW_SHIFT)</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span> </div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_RXBUF_RX_TIME_STAMP_H */</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"> 5862</span><span class="comment">/*</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span><span class="comment"> * RX_TIMESTAMP_HIGH (RO)</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"> 5864</span><span class="comment"> *</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span><span class="comment"> * RX Timestamp [63:32]</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"> 5866</span><span class="comment"> */</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adab79aeaaeb094e8cbe4c956ff7009fa"> 5867</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_H_RX_TIMESTAMP_HIGH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8684ca8e494df91b791a8587daf41dac"> 5868</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_H_RX_TIMESTAMP_HIGH_SHIFT (0U)</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac33514af39a363138680e332d274b261"> 5869</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_H_RX_TIMESTAMP_HIGH_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_H_RX_TIMESTAMP_HIGH_MASK) &gt;&gt; TSW_TSNPORT_TSYN_RXBUF_RX_TIME_STAMP_H_RX_TIMESTAMP_HIGH_SHIFT)</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"> 5870</span> </div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_RXBUF_DATA_WORD0 */</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><span class="comment">/*</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span><span class="comment"> * RXBUF_DATA_WORD (RO)</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"> 5874</span><span class="comment"> *</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="comment"> * RXBUF_DATA_WORD</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span><span class="comment"> */</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab35da890f799524ce32084cce7390e67"> 5877</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_RXBUF_DATA_WORD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19eb87de74125b0d8bb8474b6f5fffd8"> 5878</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_RXBUF_DATA_WORD_SHIFT (0U)</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac573d63e2f20cb67b4fbf6b767b98f7b"> 5879</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_RXBUF_DATA_WORD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXDATA_RXBUF_DATA_WORD_MASK) &gt;&gt; TSW_TSNPORT_RXDATA_RXBUF_DATA_WORD_SHIFT)</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span> </div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_TXBUF_BIN0_DATA_WORD0 */</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span><span class="comment">/*</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span><span class="comment"> * TXBUF_BIN0_DATA_WORD0 (WO/RO)</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span><span class="comment"> *</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span><span class="comment"> * TXBUF_BIN0_DATA_WORD0</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span><span class="comment"> */</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d1c26eb36c961c3767116c64b61cde0"> 5887</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a79c0de22c7be8116158e1563fa0bcf50"> 5888</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_SHIFT (0U)</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fbe94a57f23172da0954cb209ee0a56"> 5889</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_SHIFT) &amp; TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_MASK)</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8477b3272a562532cf4dfc87b6e170a6"> 5890</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_MASK) &gt;&gt; TSW_TSNPORT_BIN_TXDATA_TXBUF_BIN0_DATA_WORD0_SHIFT)</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span> </div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN */</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="comment">/*</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span><span class="comment"> * TXBUF_BIN0_TQUE (WO/RO)</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><span class="comment"> *</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span><span class="comment"> * TXBUF_BIN0_TQUE</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span><span class="comment"> */</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeab3580a527f9ab19c6ddd73f18eada9"> 5898</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4043d0333b0ccc874294b44ec1ea2f13"> 5899</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_SHIFT (24U)</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82e0ebabce7003181b04bade8a42c704"> 5900</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_SHIFT) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_MASK)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2306eae641046bda2c2ba16133f8c042"> 5901</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_MASK) &gt;&gt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TQUE_SHIFT)</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"> 5902</span> </div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"> 5903</span><span class="comment">/*</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"> 5904</span><span class="comment"> * TXBUF_BIN0_TX_LEN (WO/RO)</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span><span class="comment"> *</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span><span class="comment"> * TXBUF_BIN0_TX_LEN</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span><span class="comment"> */</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55cf820ddb137bafef61a1aad728ebda"> 5908</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_MASK (0xFFU)</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5974edbeab1a9d72b75791e1669dbaec"> 5909</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_SHIFT (0U)</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9365db0a89eb2ec6e7583e2b39a63a78"> 5910</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_SHIFT) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_MASK)</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a755eb8b2eee8353886b9cef4292316c6"> 5911</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_MASK) &gt;&gt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN_TXBUF_BIN0_TX_LEN_SHIFT)</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"> 5912</span> </div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"> 5913</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_TXBUF_BIN0_TX_TIMESTAMP_L */</span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"> 5914</span><span class="comment">/*</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"> 5915</span><span class="comment"> * TXBUF_BIN0_TX_TIMESTAMP_L (WO/RO)</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"> 5916</span><span class="comment"> *</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment"> * TXBUF_BIN0_TX_TIMESTAMP_L</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span><span class="comment"> */</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3171d104ba7956234f8eb44ed58aff64"> 5919</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a60210a5c31ecfc4c4879ed57de89f8bd"> 5920</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_SHIFT (0U)</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf8d11298dee6ba655037bb73de7f758"> 5921</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_SHIFT) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_MASK)</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2cfb7d879e6c1f206d2ba160ed1496b5"> 5922</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_MASK) &gt;&gt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_L_TXBUF_BIN0_TX_TIMESTAMP_L_SHIFT)</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"> 5923</span> </div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSYN_TXBUF_BIN0_TX_TIMESTAMP_H */</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"> 5925</span><span class="comment">/*</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"> 5926</span><span class="comment"> * TXBUF_BIN0_TX_TIMESTAMP_H (WO/RO)</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="comment"> *</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"> 5928</span><span class="comment"> * TXBUF_BIN0TX_TIMESTAMP_H</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span><span class="comment"> */</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4fb706a8e135b20d302113323f04e417"> 5930</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a45002d1c77df5cac053095264236d5"> 5931</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_SHIFT (0U)</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada90a0622b02d9a73fe8520a2822f7e9"> 5932</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_SHIFT) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_MASK)</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa81f97ec67f039d98112ec2bf4e64481"> 5933</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_MASK) &gt;&gt; TSW_TSNPORT_BIN_TSYN_TXBUF_BIN0_TX_TIMESTAMP_H_TXBUF_BIN0_TX_TIMESTAMP_H_SHIFT)</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"> 5934</span> </div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_HWCFG1 */</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span><span class="comment">/*</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="comment"> * LWIDTH (RO)</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span><span class="comment"> *</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span><span class="comment"> * Scheduler list address width (IP core parameter LWIDTH)</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span><span class="comment"> */</span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ab6b802f4b1215e5fd8e3b6563f8b56"> 5941</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_LWIDTH_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a945000af7bc64e528002d31b7e352c6d"> 5942</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_LWIDTH_SHIFT (24U)</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe2510cd0bcbf8f3b6483dc7daa191ea"> 5943</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_LWIDTH_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_HWCFG1_LWIDTH_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_HWCFG1_LWIDTH_SHIFT)</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span> </div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="comment">/*</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span><span class="comment"> * TQC (RO)</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span><span class="comment"> *</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span><span class="comment"> * Traffic queue count (IP core parameter TQC)</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span><span class="comment"> */</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab04af93b188fea8eae9ff26dfa2f1918"> 5950</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQC_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a43919d3ac1a2c8ff86065efe289bdf"> 5951</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQC_SHIFT (16U)</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0249ab3e1170beaa6eceb3c32ed59f1a"> 5952</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQC_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQC_SHIFT)</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span> </div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="comment">/*</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span><span class="comment"> * TQD (RO)</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"> 5956</span><span class="comment"> *</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"> 5957</span><span class="comment"> * Traffic queue depth (IP core parameter TQD)</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span><span class="comment"> */</span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9de3e44f86ae97cc15eac3708d9ff860"> 5959</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQD_MASK (0xFF00U)</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af42d94932b98a3779cd105bcd7d0d50b"> 5960</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQD_SHIFT (8U)</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac43dc1e424fc7d1e8ab00918266e053b"> 5961</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQD_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_HWCFG1_TQD_SHIFT)</span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span> </div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment">/*</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><span class="comment"> * DW (RO)</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span><span class="comment"> *</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span><span class="comment"> * Traffic queue data width (Bytes); fixed to value 4 within</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span><span class="comment"> * IP core</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span><span class="comment"> */</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac7fdb2eebbffb5de46db5d865dcdb7cf"> 5969</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_DW_MASK (0xFFU)</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e4312c58320c0dcd3424826dfafb438"> 5970</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_DW_SHIFT (0U)</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8c09854e1421d660c900c05ba22fa3d"> 5971</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HWCFG1_DW_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_HWCFG1_DW_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_HWCFG1_DW_SHIFT)</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span> </div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TQAV */</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="comment">/*</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="comment"> * AVIE (R/W)</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="comment"> *</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="comment"> * Traffic queue interrupt enable on buffer space available,</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment"> * one bit per traffic queue</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span><span class="comment"> * Bit[i] = 0: no interrupt</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span><span class="comment"> * Bit[i] = 1: interrupt, when AVAIL[i]=1</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span><span class="comment"> */</span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0425a7353e4df1f61c5de3864c61bfb4"> 5982</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae1b8c9099a40dc389f421d3684a8a091"> 5983</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_SHIFT (8U)</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff073e3c5a6b034e413bb445393d7754"> 5984</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_MASK)</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abbf235eca2111e7bb2a6620d385970eb"> 5985</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TQAV_AVIE_SHIFT)</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span> </div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="comment">/*</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><span class="comment"> * AVAIL (RO)</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span><span class="comment"> *</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span><span class="comment"> * Traffic queue buffer space available for complete packet of size MaxSDU (register MXSDUi)</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span><span class="comment"> * Bit[i] = 1: space available</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="comment"> * Bit[i] = 0: no space available or TQ not implemented (I &gt;= TQC)</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="comment"> */</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a05f8239c8d5252e32bc25843cc40385d"> 5994</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVAIL_MASK (0xFFU)</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a664dfb9428ead8490898a89024257620"> 5995</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVAIL_SHIFT (0U)</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac493360aa1ab1189a88cba9837d78093"> 5996</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQAV_AVAIL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TQAV_AVAIL_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TQAV_AVAIL_SHIFT)</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"> 5997</span> </div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TQEM */</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span><span class="comment">/*</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span><span class="comment"> *</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span><span class="comment"> * Traffic queue empty</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"> 6003</span><span class="comment"> * Bit[i] = 1: traffic queue i is empty</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span><span class="comment"> */</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a946ef53529b199d0e1a5f95f48394293"> 6005</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQEM_EMPTY_MASK (0xFFU)</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a80a0b3b1a021248b6ac27bdd457a986b"> 6006</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQEM_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ffaf91e2df1d28b87c997621faf73ff"> 6007</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TQEM_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TQEM_EMPTY_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TQEM_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span> </div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_FPST */</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="comment">/*</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span><span class="comment"> * TABLE (R/W)</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span><span class="comment"> *</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span><span class="comment"> * Frame Preemption Status Table,</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment"> * Bit[i] = 1: Preemptable traffic in TQ[i], otherwise</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="comment"> * Express traffic (default)</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="comment"> */</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abada7bb62c8c6f27ebf71b329b451502"> 6017</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_MASK (0xFFU)</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac9915ae56fb00bbcf9f838e0f542be77"> 6018</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad7a7dc5c11e48682be5a64996c621c3b"> 6019</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_MASK)</span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afaf190cb6002b48554ca55a09e2fccd0"> 6020</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_FPST_TABLE_SHIFT)</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span> </div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_MMCT */</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span><span class="comment">/*</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><span class="comment"> * RQREL (R/W)</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="comment"> *</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span><span class="comment"> * Request HOLD-Signal release operation. Will be automatically set to &lt;0&gt;</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span><span class="comment"> */</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebd259f8891e381dc938a01bc4bad638"> 6028</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_MASK (0x2U)</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e83c350c5b57563a9c6f2da24e5154b"> 6029</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_SHIFT (1U)</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ade9e4d290c84811e11012ec42e042a3a"> 6030</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_MASK)</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd04e61a1292268140e26798f92413e7"> 6031</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_MMCT_RQREL_SHIFT)</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span> </div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span><span class="comment">/*</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="comment"> * RQHLD (R/W)</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="comment"> *</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span><span class="comment"> * Request HOLD-Signal hold operation. Will be automatically set to &lt;0&gt;.</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="comment"> */</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7bbcca4e99cd22fc811a6de1c398791a"> 6038</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_MASK (0x1U)</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d855e99b6d39ff4ed11745c03f76a0b"> 6039</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_SHIFT (0U)</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d725a9f7b084ace60dc1a99f07c9c38"> 6040</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_MASK)</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c15e85abb862ecd19eb91448faa23f0"> 6041</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_MMCT_RQHLD_SHIFT)</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span> </div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_HOLDADV */</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><span class="comment">/*</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span><span class="comment"> * VALUE (R/W)</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span><span class="comment"> *</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><span class="comment"> * holdAdvance time for TAS operation Set-And-Hold-MAC in &lt;sys_clk&gt; cycles</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span><span class="comment"> */</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2eeea8b4b71d563dd041862237003e65"> 6049</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8b409b605a755762b1834a99216829cc"> 6050</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0bb59f7229703c5d356cdf1173cb4db7"> 6051</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_MASK)</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a496132a6453a4b88f5101f311628ac14"> 6052</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_HOLDADV_VALUE_SHIFT)</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span> </div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_MXSDU0 */</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"> 6055</span><span class="comment">/*</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span><span class="comment"> * SDU (R/W)</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span><span class="comment"> *</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span><span class="comment"> * Maximum SDU size for traffic queue n (n = 0 – 7)Returns 0 when n &gt; TQC. Value is size in words (32 bit word size).</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"> 6059</span><span class="comment"> */</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad77de99430a7c92ad05bc8204c410e9b"> 6060</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_SDU_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c03185f75da5ccd46eeec3ef389f0ab"> 6061</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_SDU_SHIFT (0U)</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9758293f8b77a9aefc6048ab0346965a"> 6062</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_SDU_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MXSDU_SDU_SHIFT) &amp; TSW_TSNPORT_MXSDU_SDU_MASK)</span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac7a876c50471428602605ef077a483ed"> 6063</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_SDU_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MXSDU_SDU_MASK) &gt;&gt; TSW_TSNPORT_MXSDU_SDU_SHIFT)</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span> </div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TXSEL0 */</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="comment">/*</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span><span class="comment"> * CBS_EN (R/W)</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span><span class="comment"> *</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span><span class="comment"> * CBS enable traffic queue n (n = 0 – 7). Returns 0 when n &gt; TQC. Must be 0 when changing register IDSLPi.</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"> 6070</span><span class="comment"> */</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb49b391fc948d35b91b49218c42df54"> 6071</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_CBS_EN_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb1bfb42477db42bd928a8f5620c2efb"> 6072</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_CBS_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2bd89973da2ca7ad3b05cf724912aa5b"> 6073</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_CBS_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TXSEL_CBS_EN_SHIFT) &amp; TSW_TSNPORT_TXSEL_CBS_EN_MASK)</span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa00c2f3a7b8b548b88976680d977042a"> 6074</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_CBS_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TXSEL_CBS_EN_MASK) &gt;&gt; TSW_TSNPORT_TXSEL_CBS_EN_SHIFT)</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span> </div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_IDSEL0 */</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="comment">/*</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="comment"> * INT (R/W)</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span><span class="comment"> *</span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"> 6080</span><span class="comment"> * CBS idle slope for traffic queue n (n = 0 – 7). Returns</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"> 6081</span><span class="comment"> * 0 when n &gt; TQC. The register must only be written</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span><span class="comment"> * when TXSELi.CBE_EN=0.</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"> 6083</span><span class="comment"> * The idle slope value is defined as (INT + FRACT /</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"> 6084</span><span class="comment"> * 65536). The idle slope is set in bits per tick related to</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span><span class="comment"> * &lt;tx_clk&gt;.</span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="comment"> */</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac383f6a1c0891f75394e424beaa803eb"> 6087</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_INT_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98bca02559421ebaa5e20d19667c2d32"> 6088</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_INT_SHIFT (16U)</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4e6c8abfaa80a66b5be9a28938e86628"> 6089</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_INT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_IDSEL_INT_SHIFT) &amp; TSW_TSNPORT_IDSEL_INT_MASK)</span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a09868b9d76f8bf64b156a53e77a4095b"> 6090</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_INT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_IDSEL_INT_MASK) &gt;&gt; TSW_TSNPORT_IDSEL_INT_SHIFT)</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span> </div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span><span class="comment">/*</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span><span class="comment"> * FRACT (R/W)</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span><span class="comment"> *</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span><span class="comment"> */</span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90888540f280a2ab78547ef8b4d5c6e1"> 6096</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_FRACT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1ed555d5c1bd193c209776ef2802068"> 6097</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_FRACT_SHIFT (0U)</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a61116e8850c661e40911eaccb0f5e985"> 6098</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_FRACT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_IDSEL_FRACT_SHIFT) &amp; TSW_TSNPORT_IDSEL_FRACT_MASK)</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3443be3033a6954720ae6eb0dac0653e"> 6099</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_FRACT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_IDSEL_FRACT_MASK) &gt;&gt; TSW_TSNPORT_IDSEL_FRACT_SHIFT)</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span> </div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"> 6101</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: PORT1_QCH0_CFG */</span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"> 6102</span><span class="comment">/*</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span><span class="comment"> * CQF_IN_ERR (WC)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"> 6104</span><span class="comment"> *</span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span><span class="comment"> * qch queue in error</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"> 6106</span><span class="comment"> */</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3fb8d25873fd6d73021fe247a4a95583"> 6107</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a96af06e9bb9b9f7516f1c7fe0ba2e223"> 6108</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1a6cd0f8662f3a2be42ca8483a97406f"> 6109</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_MASK)</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a10fd757822ebf81230943decc7f9e167"> 6110</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_IN_ERR_SHIFT)</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span> </div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span><span class="comment">/*</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span><span class="comment"> * CQF_NUM (R/W)</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span><span class="comment"> *</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span><span class="comment"> * qch queue destination buffer select</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"> 6116</span><span class="comment"> */</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a16405c1f4966765d6bb10ed2d77e0570"> 6117</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_MASK (0x70000UL)</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9dcd2c2345dcfd2fe9dc0ee842e81394"> 6118</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a338ef1ced203079606e32acf04238a2a"> 6119</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_MASK)</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa923adc8e1700b816d8ad15512ca0320"> 6120</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_NUM_SHIFT)</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span> </div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span><span class="comment">/*</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span><span class="comment"> * TAS_GPIO_SEL (R/W)</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span><span class="comment"> *</span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span><span class="comment"> * tas_gpio select</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span><span class="comment"> */</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98d3e09176b170c24565a084c8e183a0"> 6127</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_MASK (0x7000U)</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6d5182faef59349e8961acd164653f93"> 6128</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc74bad3b8c4889af984ad6697a6b937"> 6129</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_MASK)</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6b08be5c6302b8bc79f2d8626b1bc18b"> 6130</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH0_CFG_TAS_GPIO_SEL_SHIFT)</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span> </div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span><span class="comment">/*</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span><span class="comment"> * AXIS_QCH_EN (R/W)</span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="comment"> *</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span><span class="comment"> * qch queue in select</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span><span class="comment"> */</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92bdfc8f10d5d1e40df459a14ae89002"> 6137</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_MASK (0xFF0U)</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a64c771cf16569bf0d24f5d0a33af876e"> 6138</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab388e899767301f299d06742c6fc0717"> 6139</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_MASK)</span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30d1dfc060e243f77a1332e723d15414"> 6140</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH0_CFG_AXIS_QCH_EN_SHIFT)</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span> </div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span><span class="comment">/*</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="comment"> * CQF_EN (R/W)</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span><span class="comment"> *</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span><span class="comment"> * qch enable</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span><span class="comment"> */</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b35d5f4f4492e1464d8254d065ad52e"> 6147</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92d5589e5deb1581399abb2f7a650cea"> 6148</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab55a9270ef7ccb6656eace1a1a0b19bf"> 6149</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_MASK)</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2ad22f100c89734cff3a98f5aca5030"> 6150</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH0_CFG_CQF_EN_SHIFT)</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span> </div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: PORT1_QCH1_CFG */</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span><span class="comment">/*</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><span class="comment"> * CQF_IN_ERR (WC)</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span><span class="comment"> *</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"> 6156</span><span class="comment"> * qch queue in error</span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"> 6157</span><span class="comment"> */</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52ca60d57255eccd797d107a71ac50d8"> 6158</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ec013fb69ebb0fe083537387b07ed52"> 6159</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa7932e41dcb3deb0d17e293e8a280338"> 6160</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_MASK)</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc50d5165a14764fa20cd025f29ddbc8"> 6161</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_IN_ERR_SHIFT)</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span> </div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="comment">/*</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span><span class="comment"> * CQF_NUM (R/W)</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span><span class="comment"> *</span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span><span class="comment"> * qch queue destination buffer select</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span><span class="comment"> */</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab32d56f574301a669a3aac21f0eb10cc"> 6168</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_MASK (0x70000UL)</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6d43495153186cabadfd6992fa422603"> 6169</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f22f9c5ef23048318b112cf28d2cb59"> 6170</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_MASK)</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a76293b753b9c70636e29ecd7136955f7"> 6171</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_NUM_SHIFT)</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span> </div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span><span class="comment">/*</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span><span class="comment"> * TAS_GPIO_SEL (R/W)</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span><span class="comment"> *</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span><span class="comment"> * tas_gpio select</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span><span class="comment"> */</span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a32fa1d9a0e4225d4644b8781818f4656"> 6178</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_MASK (0x7000U)</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a887181aa4a6b018219f252a4907f6f04"> 6179</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06d361b042e04a6222fc35bb7911a0b6"> 6180</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_MASK)</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e650f0174bcfd0fae7fbbe877c8ea5e"> 6181</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH1_CFG_TAS_GPIO_SEL_SHIFT)</span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span> </div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span><span class="comment">/*</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span><span class="comment"> * AXIS_QCH_EN (R/W)</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span><span class="comment"> *</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span><span class="comment"> * qch queue in select</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span><span class="comment"> */</span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8774e1088fe432c05e38b07bcb33b857"> 6188</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_MASK (0xFF0U)</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a89d80991df1d39737160c35c285f7db2"> 6189</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4883962d7e140a5735a73beb6dbdbf42"> 6190</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_MASK)</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1abdf85e9c2c9fba18a59e36485e4baa"> 6191</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH1_CFG_AXIS_QCH_EN_SHIFT)</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span> </div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span><span class="comment">/*</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span><span class="comment"> * CQF_EN (R/W)</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"> 6195</span><span class="comment"> *</span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span><span class="comment"> * qch enable</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"> 6197</span><span class="comment"> */</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af37b6163046c91f471865d6e2f7e63f4"> 6198</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a814be662dd526220a9b09ce84ea4cec1"> 6199</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc30888291a1d196b743c29d8d7e1969"> 6200</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_MASK)</span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5cfbff29af5205752401ba1868df355"> 6201</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH1_CFG_CQF_EN_SHIFT)</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span> </div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: PORT1_QCH2_CFG */</span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span><span class="comment">/*</span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="comment"> * CQF_IN_ERR (WC)</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"> 6206</span><span class="comment"> *</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"> 6207</span><span class="comment"> * qch queue in error</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span><span class="comment"> */</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9283cf2f13319ed675b5232c15c67b62"> 6209</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abbfc3a50a3d10e76b96464b67681c0dc"> 6210</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b53abb275f133d5e7b95a8e44f3b042"> 6211</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_MASK)</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad75cbb00cd086dc89db525c03eb44af2"> 6212</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_IN_ERR_SHIFT)</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span> </div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="comment">/*</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span><span class="comment"> * CQF_NUM (R/W)</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span><span class="comment"> *</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><span class="comment"> * qch queue destination buffer select</span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span><span class="comment"> */</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae62691f0b681b537f1468b16e483f00a"> 6219</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_MASK (0x70000UL)</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd21d326072cf2cd295bee091b2ea666"> 6220</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4d3e33977aead2230ee6c35006d56a3"> 6221</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_MASK)</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae9f75d3f31fe5eaac7247e4e6a9697ba"> 6222</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_NUM_SHIFT)</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span> </div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span><span class="comment">/*</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span><span class="comment"> * TAS_GPIO_SEL (R/W)</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"> 6226</span><span class="comment"> *</span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span><span class="comment"> * tas_gpio select</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span><span class="comment"> */</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a34e6ae6a64f61dd5b9c509dd826810cf"> 6229</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_MASK (0x7000U)</span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e443a1df9984c0cd14d5987d9728b2e"> 6230</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a377cbc586b4f7d6f8cc3c7900059aedd"> 6231</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_MASK)</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a62b320ded1b6570d0842fc17ace3d4de"> 6232</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH2_CFG_TAS_GPIO_SEL_SHIFT)</span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span> </div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span><span class="comment">/*</span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span><span class="comment"> * AXIS_QCH_EN (R/W)</span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span><span class="comment"> *</span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span><span class="comment"> * qch queue in select</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span><span class="comment"> */</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0aaa8c34ba27696e34115a0f1a3861b2"> 6239</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_MASK (0xFF0U)</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a0e3bd425a91fec13b3a064f22d1700"> 6240</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa196de2040ffbb4b30cc2b7398a2d543"> 6241</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_MASK)</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af4ca6e062047517b77b6e5a9e15b2894"> 6242</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH2_CFG_AXIS_QCH_EN_SHIFT)</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span> </div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span><span class="comment">/*</span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span><span class="comment"> * CQF_EN (R/W)</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span><span class="comment"> *</span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span><span class="comment"> * qch enable</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"> 6248</span><span class="comment"> */</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3850e87b655c6968ad47c75db37d8cb7"> 6249</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d573b61938517b61829079c42309931"> 6250</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65aba0fd3bb5f9cebba77fcdfaf4902e"> 6251</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_MASK)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace516dd3d9c11e53bbd60a9ccdb49c88"> 6252</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH2_CFG_CQF_EN_SHIFT)</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span> </div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: PORT1_QCH3_CFG */</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span><span class="comment">/*</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span><span class="comment"> * CQF_IN_ERR (WC)</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"> 6257</span><span class="comment"> *</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"> 6258</span><span class="comment"> * qch queue in error</span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"> 6259</span><span class="comment"> */</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a166d29f93e8dc48edbc15f7503b61dd1"> 6260</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac5b557ef7d72825b3dedfae5fab3e6ae"> 6261</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac40963b1609b7050dfd77a553a9c0ed9"> 6262</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_MASK)</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ff1fd3b1a069ebcdd6b80d305721eba"> 6263</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_IN_ERR_SHIFT)</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span> </div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span><span class="comment">/*</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span><span class="comment"> * CQF_NUM (R/W)</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span><span class="comment"> *</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span><span class="comment"> * qch queue destination buffer select</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><span class="comment"> */</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8541c9be312ea0304efdcf6720a4d4c3"> 6270</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_MASK (0x70000UL)</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af175ee7e1885bc016b1d0b76bdfa9402"> 6271</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_SHIFT (16U)</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac2f77a30c4b795de93a11c354cb4475b"> 6272</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_MASK)</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa3231ffc211f41bae5765a66efce4703"> 6273</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_NUM_SHIFT)</span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span> </div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span><span class="comment">/*</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"> 6276</span><span class="comment"> * TAS_GPIO_SEL (R/W)</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"> 6277</span><span class="comment"> *</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span><span class="comment"> * tas_gpio select</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span><span class="comment"> */</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7c8a3cf6d6c4b2f6c03494aed529b1e5"> 6280</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_MASK (0x7000U)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0672226339e15c08604ab4f2184758c7"> 6281</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6422b9b347697c5bd39b035ada226edb"> 6282</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_MASK)</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8b6cb8cb56327bde99d22907f1624e86"> 6283</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH3_CFG_TAS_GPIO_SEL_SHIFT)</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span> </div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"> 6285</span><span class="comment">/*</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"> 6286</span><span class="comment"> * AXIS_QCH_EN (R/W)</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"> 6287</span><span class="comment"> *</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"> 6288</span><span class="comment"> * qch queue in select</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span><span class="comment"> */</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8baf7d5741b79a6b7e6f4508ca299500"> 6290</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_MASK (0xFF0U)</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad31bb3a4a5828383e735ea7706cc9363"> 6291</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7486888db5cb847f09743659609f89ba"> 6292</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_MASK)</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae635461b9ab6489c6fab2879339cadf"> 6293</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH3_CFG_AXIS_QCH_EN_SHIFT)</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"> 6294</span> </div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"> 6295</span><span class="comment">/*</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"> 6296</span><span class="comment"> * CQF_EN (R/W)</span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span><span class="comment"> *</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span><span class="comment"> * qch enable</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"> 6299</span><span class="comment"> */</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a2e2267e250b292002f23617a28979d"> 6300</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8dcf317059870bf23cc7192a4a7ba613"> 6301</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9030099c2b0fe892d5aa404349ac0065"> 6302</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_MASK)</span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a59425369412bb5648c5b434d44a5e520"> 6303</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH3_CFG_CQF_EN_SHIFT)</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span> </div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: PORT1_QCH_ERR_CFG */</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span><span class="comment">/*</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span><span class="comment"> * CQF_QUE_ERR (WC)</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><span class="comment"> *</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="comment"> * que gate error for each cqf</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span><span class="comment"> */</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a486ca956221ac5e311ff6cf21268b3d1"> 6311</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_MASK (0xFF00U)</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8384b36e5f200b66e900b1b0c8a16878"> 6312</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_SHIFT (8U)</span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6040ac54c7f4203aba7b2d6509ada70"> 6313</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_MASK)</span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ca09c2252127efb39281a781c695edc"> 6314</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_QUE_ERR_SHIFT)</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span> </div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span><span class="comment">/*</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span><span class="comment"> * CQF_NUM_CFG_ERR (RO)</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span><span class="comment"> *</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"> 6319</span><span class="comment"> * cqf_num config error</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span><span class="comment"> */</span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65399638d947055f1f70c05b446df9ed"> 6321</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_NUM_CFG_ERR_MASK (0x4U)</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a22d8e69d3b70ca616a7f24dae98cec"> 6322</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_NUM_CFG_ERR_SHIFT (2U)</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4cb36b48390aa758bd142e677a643c80"> 6323</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_NUM_CFG_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_NUM_CFG_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_NUM_CFG_ERR_SHIFT)</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span> </div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span><span class="comment">/*</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span><span class="comment"> * AXIS_QCH_CFG_ERR (RO)</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span><span class="comment"> *</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span><span class="comment"> * axis_qch_en config error</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span><span class="comment"> */</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f050a4c9445a55fe0e7ad18c01fce51"> 6330</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_AXIS_QCH_CFG_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a44b75304e6cae9927dc32934938af9c7"> 6331</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_AXIS_QCH_CFG_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e08073f73f50d5f849da23ac7bd8bd4"> 6332</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_AXIS_QCH_CFG_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH_ERR_CFG_AXIS_QCH_CFG_ERR_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH_ERR_CFG_AXIS_QCH_CFG_ERR_SHIFT)</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span> </div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"> 6334</span><span class="comment">/*</span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span><span class="comment"> * CQF_CLR_CTRL (R/W)</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"> 6336</span><span class="comment"> *</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span><span class="comment"> * enable cqf buffer auto clear when error</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span><span class="comment"> */</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b975b7fbbcbc31222de8c6eb1e48013"> 6339</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_MASK (0x1U)</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7f1820a6730737e45d3cf42e09a2027c"> 6340</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a108c18a101896c88cc2f522943158e0c"> 6341</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_SHIFT) &amp; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_MASK)</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a69510e23f7ddedf716685933fcf30387"> 6342</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_MASK) &gt;&gt; TSW_TSNPORT_PORT1_QCH_ERR_CFG_CQF_CLR_CTRL_SHIFT)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span> </div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"> 6344</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_CRSR */</span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span><span class="comment">/*</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"> 6346</span><span class="comment"> * ADMINGS (RO)</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span><span class="comment"> *</span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span><span class="comment"> * Admin gate states, fixed 0xFF. Gate states when TAS is disabled.</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span><span class="comment"> */</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac56654278da7f6a991fcbfc9dbe2f65d"> 6350</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_ADMINGS_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a9be95784700b2be2709fb7a6f5bfb5"> 6351</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_ADMINGS_SHIFT (24U)</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adbb3da87ccd1344a7d7de36c94d92ea7"> 6352</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_ADMINGS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_ADMINGS_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_ADMINGS_SHIFT)</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"> 6353</span> </div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span><span class="comment">/*</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span><span class="comment"> * OPERGS (RO)</span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span><span class="comment"> *</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span><span class="comment"> * Operational gate states of TQ[i] (i = 0 – TQC-1)</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span><span class="comment"> * Bit[i]=0 – Gate is closed; no start of frame TX possible</span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="comment"> * Bit[i]=1 – Gate is open</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><span class="comment"> */</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a75bd1c69d1100d01ed72eb7e36ce1d53"> 6361</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_OPERGS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac72a7e2ae78e59428f223b49f3eaefec"> 6362</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_OPERGS_SHIFT (16U)</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7400fb713562c21ba716b63c1c107e7f"> 6363</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_OPERGS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_OPERGS_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_OPERGS_SHIFT)</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span> </div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"> 6365</span><span class="comment">/*</span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span><span class="comment"> * TAS_GPIO_STA (RO)</span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"> 6367</span><span class="comment"> *</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span><span class="comment"> * operational tas gpio gate status of TQ[i]</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span><span class="comment"> */</span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af1ba53b66a0766f97f64467adc47129d"> 6370</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_TAS_GPIO_STA_MASK (0xFF00U)</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af0f8e370129306667ef2e179393b4952"> 6371</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_TAS_GPIO_STA_SHIFT (8U)</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13381f0fbe71b283b6babd74a085c454"> 6372</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_TAS_GPIO_STA_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_TAS_GPIO_STA_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_TAS_GPIO_STA_SHIFT)</span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span> </div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span><span class="comment">/*</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span><span class="comment"> * CFGPEND (RO)</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span><span class="comment"> *</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"> 6377</span><span class="comment"> * Configuration change is pending – Admin basetime not yet reached.</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"> 6378</span><span class="comment"> */</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad36fa5e37e47cf4e8a381e2faf5273dc"> 6379</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGPEND_MASK (0x8U)</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a70d6e7acb6948bb33218ab1d1a3777f5"> 6380</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGPEND_SHIFT (3U)</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3b1d671e8fd033cc2e54c19ff3bf3711"> 6381</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGPEND_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGPEND_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGPEND_SHIFT)</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span> </div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span><span class="comment">/*</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span><span class="comment"> * CFGERR (R/WC)</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"> 6385</span><span class="comment"> *</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span><span class="comment"> * Configuration error.</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span><span class="comment"> */</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4279d5e4862b39174da38b702e914c79"> 6388</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_MASK (0x4U)</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a87c1547299f7d71e5b70caa62155ba5c"> 6389</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_SHIFT (2U)</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a56a404e2ad0885882abc4799f7c9b0bc"> 6390</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_MASK)</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6efffdf8c960d0385803c41cd62a3d97"> 6391</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGERR_SHIFT)</span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span> </div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span><span class="comment">/*</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span><span class="comment"> * CFGCHG (R/W)</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span><span class="comment"> *</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span><span class="comment"> * Switch configuration; Bit is automatically reset to 0;</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span><span class="comment"> * Setting Bit=1 triggers configuration change event.</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span><span class="comment"> */</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3279d14f8718a2b3d503b4d8d67ce59a"> 6399</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_MASK (0x2U)</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac67ff968fde486a58ab655966d706da6"> 6400</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_SHIFT (1U)</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a649772eb6a6bac6d97a4875ddfae5e71"> 6401</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_MASK)</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae457ecfb29ff40fbb8f440825810ff45"> 6402</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_CFGCHG_SHIFT)</span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span> </div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><span class="comment">/*</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span><span class="comment"> * EN (R/W)</span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span><span class="comment"> *</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><span class="comment"> * Enable time aware scheduling.</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span><span class="comment"> */</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4310a420a81e915443641d893e675fe4"> 6409</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ddad6148aa17cfb3afa9034804879a9"> 6410</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3dfb5621829e36b6716c7c07da8bcf90"> 6411</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_MASK)</span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b86721bd0e8b52b366b1a63812f6c3c"> 6412</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_CRSR_EN_SHIFT)</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span> </div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"> 6414</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_ACYCLETM */</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"> 6415</span><span class="comment">/*</span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span><span class="comment"> * CTIME (R/W)</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span><span class="comment"> *</span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span><span class="comment"> * Admin cycletime in nanoseconds.</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span><span class="comment"> */</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f907fd31ed653948be5d91716575846"> 6420</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afffc3b3c2fae7b151e65f2477c0a3334"> 6421</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_SHIFT (0U)</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaae1f7e8957fc9e7373e33ece4e08e38"> 6422</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_MASK)</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5130c5b4e8164abdcac2813646a0c9f9"> 6423</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_ACYCLETM_CTIME_SHIFT)</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span> </div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_ABASETM_L */</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span><span class="comment">/*</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span><span class="comment"> * BASETM_L (R/W)</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment"> *</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span><span class="comment"> * Admin basetime – nanoseconds and seconds part.</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span><span class="comment"> */</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebad27638ba9935681ffefae74ec8395"> 6431</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acd7efd5c242df135378e7c0e3e40b80c"> 6432</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_SHIFT (0U)</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aafab33515e2c0e8cb0dda17dba7e17ff"> 6433</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_MASK)</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65a87a8545cadd6b109ffa71fb54640e"> 6434</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_L_BASETM_L_SHIFT)</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span> </div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_ABASETM_H */</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span><span class="comment">/*</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="comment"> * BASETM_H (R/W)</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span><span class="comment"> *</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span><span class="comment"> */</span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ae20010a6dbeaec544c9baba5b1997f"> 6441</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a04e8144f196db015b1d07d0927153bce"> 6442</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_SHIFT (0U)</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8bc0f7e77a78feca3244d74c58df1e29"> 6443</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_MASK)</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c4cd35cc02d59eeade076d34f87d99a"> 6444</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_ABASETM_H_BASETM_H_SHIFT)</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span> </div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_LISTLEN */</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><span class="comment">/*</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span><span class="comment"> * OLISTLEN (RO)</span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span><span class="comment"> *</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span><span class="comment"> * Oper list length.</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span><span class="comment"> */</span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa65815654455a5148d690460c4b8d9f6"> 6452</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_OLISTLEN_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7376eee1d8778030a9e520789316474c"> 6453</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_OLISTLEN_SHIFT (16U)</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab23e82c4081d13a252a9ed37c9294a07"> 6454</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_OLISTLEN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_OLISTLEN_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_OLISTLEN_SHIFT)</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span> </div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span><span class="comment">/*</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"> 6457</span><span class="comment"> * ALISTLEN (R/W)</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span><span class="comment"> *</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span><span class="comment"> * Admin list length.</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"> 6460</span><span class="comment"> */</span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a86e89c7f79f1290e7370a1db8d534d03"> 6461</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_MASK (0xFFU)</span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa37cc9e0fbb036a7b14f5ef36f35880b"> 6462</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_SHIFT (0U)</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a715360709b511b5247e6fcda9cc797fe"> 6463</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_SHIFT) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_MASK)</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6afe793eb8043471a569b92da049bf33"> 6464</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_LISTLEN_ALISTLEN_SHIFT)</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span> </div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_OCYCLETM */</span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span><span class="comment">/*</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span><span class="comment"> * CTIME (RO)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"> 6469</span><span class="comment"> *</span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span><span class="comment"> * Operational cycletime in nanoseconds</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"> 6471</span><span class="comment"> */</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa98f6a435255bf2d39ff29110d43b93c"> 6472</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OCYCLETM_CTIME_MASK (0x3FFFFFFFUL)</span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a485de165723a5e02475d0a97dbb517b5"> 6473</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OCYCLETM_CTIME_SHIFT (0U)</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6729e2393caeee43e9c3696f284f52e9"> 6474</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OCYCLETM_CTIME_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_OCYCLETM_CTIME_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_OCYCLETM_CTIME_SHIFT)</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span> </div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_OBASETM_L */</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span><span class="comment">/*</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span><span class="comment"> * BASETM_L (RO)</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span><span class="comment"> *</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span><span class="comment"> * Operational basetime – nanoseconds and seconds part. The operational basetime might occasionally have a non-normalized value (ns &gt;= 10^9) for one clock cycle.</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span><span class="comment"> */</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78bb52dc0f921b4e715093c29160278c"> 6482</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_L_BASETM_L_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a46bb9153f141c65336234385d201b5f0"> 6483</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_L_BASETM_L_SHIFT (0U)</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6ae079df29d37e5244d8bb45f989ad0"> 6484</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_L_BASETM_L_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_L_BASETM_L_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_L_BASETM_L_SHIFT)</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span> </div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TAS_OBASETM_H */</span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span><span class="comment">/*</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><span class="comment"> * BASETM_H (RO)</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span><span class="comment"> *</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span><span class="comment"> */</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a24bfb64278d55db977c5bbb37685c414"> 6491</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_H_BASETM_H_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f8486c0f0a4003a0023f6ea9b6cccf3"> 6492</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_H_BASETM_H_SHIFT (0U)</span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7feb82ddda2cf04a73006c8029ee2a63"> 6493</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_H_BASETM_H_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_H_BASETM_H_MASK) &gt;&gt; TSW_TSNPORT_TSN_SHAPER_TAS_OBASETM_H_BASETM_H_SHIFT)</span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span> </div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_MXTK0 */</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span><span class="comment">/*</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="comment"> * TICK (R/W)</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"> 6498</span><span class="comment"> *</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span><span class="comment"> * Maximum SDU size in clock ticks. MXTKi is only supported when TQC &gt; i, otherwise read-only with value 0</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span><span class="comment"> */</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a386dfd7dd3d12fd43135f7bbfebe9557"> 6501</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TICK_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a753211e2ec6b9571684c098b405157be"> 6502</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TICK_SHIFT (0U)</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2dce7b9f0a64a6de5e068cf63cf87ff3"> 6503</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TICK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_MXTK_TICK_SHIFT) &amp; TSW_TSNPORT_MXTK_TICK_MASK)</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4386174223db3f81b0fe72d5dd6fbc49"> 6504</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TICK_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MXTK_TICK_MASK) &gt;&gt; TSW_TSNPORT_MXTK_TICK_SHIFT)</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span> </div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_TXOV0 */</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span><span class="comment">/*</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"> 6508</span><span class="comment"> * VALUE (R/WC)</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"> 6509</span><span class="comment"> *</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span><span class="comment"> * Transmission overrun counter; increments on transmission when gate is closed; any write access will clear register to 0. TXOVi is only supported when TQC &gt; i.</span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="comment"> */</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8bc756406284d81f8164d060420ce444"> 6512</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a661d5f2aa53fc1dc19f2717bb29a9de3"> 6513</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa4bea3159d27c58ac2cdf92960bf181"> 6514</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TXOV_VALUE_SHIFT) &amp; TSW_TSNPORT_TXOV_VALUE_MASK)</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad875a6b83f54e0ee6d202fe0d34624d9"> 6515</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_VALUE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TXOV_VALUE_MASK) &gt;&gt; TSW_TSNPORT_TXOV_VALUE_SHIFT)</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span> </div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_ACLIST_ENTRY0_L */</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span><span class="comment">/*</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span><span class="comment"> * TAS_GPIO (R/W)</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span><span class="comment"> *</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span><span class="comment"> * gate states for qch and ptp event source</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span><span class="comment"> */</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3c36b8fc1919c8a6c019751303e2a0e"> 6523</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_MASK (0x3FC00UL)</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a394d1854d6e375b4a876ed7632cc60e7"> 6524</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_SHIFT (10U)</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84562b4038d08ce14d746dc5709fa193"> 6525</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_SHIFT) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_MASK)</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1daab5cb992285aebec4744baa9fa0dc"> 6526</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_MASK) &gt;&gt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_TAS_GPIO_SHIFT)</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span> </div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span><span class="comment">/*</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span><span class="comment"> * OP (R/W)</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span><span class="comment"> *</span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span><span class="comment"> * gate operation:</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="comment"> * 0 – SetGateStates</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span><span class="comment"> * 1 – Set-And-Hold-MAC</span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"> 6534</span><span class="comment"> * 2 – Set-And-Release-MAC</span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"> 6535</span><span class="comment"> * 3 – undefined</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span><span class="comment"> */</span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1a309f6d049ae1fb431ca600aad27094"> 6537</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_MASK (0x300U)</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac88cefa553f21bcfe1328bcf0a1d962b"> 6538</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_SHIFT (8U)</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c44a6b3b7c57de74aab849be4b075b4"> 6539</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_SHIFT) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_MASK)</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abffe2c23205a5c36a47ea63520e64c89"> 6540</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_MASK) &gt;&gt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_OP_SHIFT)</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span> </div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span><span class="comment">/*</span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span><span class="comment"> * STATE (R/W)</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span><span class="comment"> *</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span><span class="comment"> * gate state vector;</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span><span class="comment"> * 1 – Gate is open</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span><span class="comment"> */</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68d39271f84d6c6b66138c7511a6f6a0"> 6548</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_MASK (0xFFU)</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a58ecfe08068224bc9494b698d151ee13"> 6549</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_SHIFT (0U)</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a581d8e09d51d64128c581f00baa78000"> 6550</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_SHIFT) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_MASK)</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7695e0faf14ab8cf67a01f8bd1a591a4"> 6551</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_MASK) &gt;&gt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_L_STATE_SHIFT)</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span> </div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_SHAPER_ACLIST_ENTRY0_H */</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"> 6554</span><span class="comment">/*</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span><span class="comment"> * TIME (R/W)</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span><span class="comment"> *</span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"> 6557</span><span class="comment"> * Time interval, entry execution in in host clock ticks (&lt;sys_clk&gt;)</span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span><span class="comment"> */</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6afae1210a07d9b150e9d7eb3c5da049"> 6559</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52a62bd3512da7ec77f14cc248a2d94e"> 6560</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a178675c2f3c2a597242f41c38aa5a2c4"> 6561</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_SHIFT) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_MASK)</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a4add313b19683730efbf72288e7619"> 6562</a></span><span class="preprocessor">#define TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_MASK) &gt;&gt; TSW_TSNPORT_SHACL_TSN_SHAPER_ACLIST_ENTRY0_H_TIME_SHIFT)</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span> </div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_VER */</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"> 6565</span><span class="comment">/*</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span><span class="comment"> * VER_HI (RO)</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="comment"> *</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span><span class="comment"> * major version number</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span><span class="comment"> */</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5bd31bca482dff5cfb6716d6aa69550a"> 6570</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_HI_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1056c5febc6932a7168c00d2e643870c"> 6571</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_HI_SHIFT (24U)</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ee4351e2fa49f8314588bfc9047be7a"> 6572</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_HI_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_VER_VER_HI_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_VER_VER_HI_SHIFT)</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span> </div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"> 6574</span><span class="comment">/*</span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span><span class="comment"> * VER_LO (RO)</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span><span class="comment"> *</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="comment"> * minor version number</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="comment"> */</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55fd10e3f8b0c7eb0fdc1317301c5d1b"> 6579</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_LO_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65912426656a50d4816e92ce63d16196"> 6580</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_LO_SHIFT (16U)</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1cb0775e37ba84ea1cf7df8200c19834"> 6581</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_LO_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_VER_VER_LO_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_VER_VER_LO_SHIFT)</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span> </div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"> 6583</span><span class="comment">/*</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="comment"> * VER_REV (RO)</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="comment"> *</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span><span class="comment"> * revision number</span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span><span class="comment"> */</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe1cf93dd6f3ffc4507df63e844aec92"> 6588</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_REV_MASK (0xFFU)</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada3823dfae2c1abaac778ac313084fd0"> 6589</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0e4e90305949eb19bfc9551131bc7de8"> 6590</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_VER_VER_REV_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_VER_VER_REV_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_VER_VER_REV_SHIFT)</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span> </div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_CTRL */</span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span><span class="comment">/*</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"> 6594</span><span class="comment"> * FILTDIS (R/W)</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"> 6595</span><span class="comment"> *</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span><span class="comment"> * Disable filtering of PTP frames (Ethertype = 0x88F7)</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"> 6597</span><span class="comment"> */</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc266804f069e9287fa3753e018f0aca"> 6598</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac4913c9bcd3fe3ced47dd7cc6a2eaf1"> 6599</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_SHIFT (31U)</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaf8df1804ad95af3432b69a48527885e"> 6600</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_SHIFT) &amp; TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_MASK)</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7ba37b4de242956e7b34bb0cc2b433c"> 6601</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_CTRL_FILTDIS_SHIFT)</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span> </div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span><span class="comment">/*</span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span><span class="comment"> * PTP_1S_EN (R/W)</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span><span class="comment"> *</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span><span class="comment"> * Enable PTPv2 1-step synchronization suppor</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span><span class="comment"> */</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a546b6b9dec237142e35bcc94bc0585c7"> 6608</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17863b6baf35bfefb5d6cf1f8edfe64f"> 6609</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_SHIFT (30U)</span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab6b9ab48702b3e50b94b67b1e84dd76b"> 6610</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_SHIFT) &amp; TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_MASK)</span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21ed409d3615d6e0058235e386960bd5"> 6611</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_CTRL_PTP_1S_EN_SHIFT)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span> </div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span><span class="comment">/*</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span><span class="comment"> * IE_TSF (R/W)</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span><span class="comment"> *</span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span><span class="comment"> * TxTimestampFifo interrupt enable; interrupt will be set when IE_TSF=&lt;1&gt; and TSF_SR.USED&gt;0</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span><span class="comment"> */</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0907ab698e33ad001b137b34e49d1699"> 6618</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_MASK (0x1U)</span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb1adbaeb277d7e30f86e43543447d86"> 6619</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_SHIFT (0U)</span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff58891a58295d45a452eb7858ccac19"> 6620</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_SHIFT) &amp; TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_MASK)</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1a7cbb8d8d05dc6c7bb25cd96cf7ac49"> 6621</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_CTRL_IE_TSF_SHIFT)</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"> 6622</span> </div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_TXUF */</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"> 6624</span><span class="comment">/*</span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"> 6625</span><span class="comment"> * COUNTER (R/WC)</span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span><span class="comment"> *</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span><span class="comment"> * TX buffer underflow counter; incremented when any MAC runs out of data during transmission. The counter is cleared at any write access. The counter is shared by pMAC and eMAC. If underflow event occurs at the same time for pMAC and eMAC, it will be counted as one event.</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"> 6628</span><span class="comment"> */</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a245287ad67c2d4741191b4cdc9294611"> 6629</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TXUF_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a64e36cffc6c353dc9828d8362bfc67b2"> 6630</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TXUF_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a589f65e89782c3f8860ce26feecf95c8"> 6631</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TXUF_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_TXUF_COUNTER_SHIFT) &amp; TSW_TSNPORT_TSN_EP_TXUF_COUNTER_MASK)</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa4d00e2d01b6573d90c774df3e3bb6ce"> 6632</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TXUF_COUNTER_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TXUF_COUNTER_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TXUF_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span> </div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_IPCFG */</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span><span class="comment">/*</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"> 6636</span><span class="comment"> * INCL_RTC (RO)</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"> 6637</span><span class="comment"> *</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"> 6638</span><span class="comment"> * IP core parameter “INCL_RTC”</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span><span class="comment"> */</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a468e8d25a3ce3cc0eb619ac7bab2c23d"> 6640</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_RTC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78415c37694da09652ca9ef9c4852b00"> 6641</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_RTC_SHIFT (31U)</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3f5c9732976531af6a15bd93360964d"> 6642</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_RTC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_IPCFG_INCL_RTC_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_IPCFG_INCL_RTC_SHIFT)</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span> </div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span><span class="comment">/*</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span><span class="comment"> * INCL_SHAP (RO)</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"> 6646</span><span class="comment"> *</span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"> 6647</span><span class="comment"> * IP core parameter “INCL_SHAPER”</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"> 6648</span><span class="comment"> */</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef690629a179dc5e51f856bb7b30b322"> 6649</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_SHAP_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a624e365b7a23a668f2c69f336c1048e9"> 6650</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_SHAP_SHIFT (30U)</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0cffa82f8b4c4600128f8bcec25611f"> 6651</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_SHAP_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_IPCFG_INCL_SHAP_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_IPCFG_INCL_SHAP_SHIFT)</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span> </div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span><span class="comment">/*</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><span class="comment"> * INCL_FPE (RO)</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span><span class="comment"> *</span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span><span class="comment"> * IP core parameter “INCL_FPE”</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span><span class="comment"> */</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a336147e712ca1d2bd61a714443e988b8"> 6658</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_FPE_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a520fef8722d8cd4a04a35089dae97822"> 6659</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_FPE_SHIFT (29U)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae1a2ec7889c5ba940dce217b8ace763d"> 6660</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_FPE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_IPCFG_INCL_FPE_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_IPCFG_INCL_FPE_SHIFT)</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"> 6661</span> </div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"> 6662</span><span class="comment">/*</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"> 6663</span><span class="comment"> * INCL_TSF (RO)</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span><span class="comment"> *</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"> 6665</span><span class="comment"> * IP core parameter “INCL_TSF”</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"> 6666</span><span class="comment"> */</span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0a845f8495e1c235f88d81e8bfc44ee"> 6667</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSF_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1796c3b9be401ecec693ac9a70e09441"> 6668</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSF_SHIFT (28U)</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af15d28ecbe4cd1a6959fb19c088027d0"> 6669</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSF_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSF_SHIFT)</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span> </div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="comment">/*</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span><span class="comment"> * INCL_TSYNC (RO)</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span><span class="comment"> *</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="comment"> * IP core parameter “INCL_TSYNC”</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span><span class="comment"> */</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf4a26214ae7b4175489c3785ba518d0"> 6676</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSYNC_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae1d5536a09ea5a9d7e404c368f68f89d"> 6677</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSYNC_SHIFT (27U)</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78eb946d76aaf7cdb9186d85c1ebcb43"> 6678</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSYNC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSYNC_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_IPCFG_INCL_TSYNC_SHIFT)</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"> 6679</span> </div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"> 6680</span><span class="comment">/*</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span><span class="comment"> * INCL_1STEP (RO)</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span><span class="comment"> *</span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="comment"> * IP core parameter “INCL_1STEP”</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span><span class="comment"> */</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a11b18e4f1aeaa92e6447281bcff6a68a"> 6685</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_1STEP_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2584bebd1129f9c0a9b60211c9a78eb7"> 6686</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_1STEP_SHIFT (26U)</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aedc5b13622d194382dfa7f1ac1ff36a0"> 6687</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_IPCFG_INCL_1STEP_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_IPCFG_INCL_1STEP_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_IPCFG_INCL_1STEP_SHIFT)</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span> </div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_TSF_D0 */</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span><span class="comment">/*</span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span><span class="comment"> * TSF_NS (RO)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"> 6692</span><span class="comment"> *</span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"> 6693</span><span class="comment"> * Tx-Timestamp-Fifo, lower 32 bit part of local time (&lt;curtime&gt;) at the start of transmission of the packet. Usually nanoseconds part when used with included RTC.</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"> 6694</span><span class="comment"> */</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00478c5f99fe40ce23afdc7c22af81bf"> 6695</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D0_TSF_NS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38a483b2dc93f8c654c0c0d6a7d384ae"> 6696</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D0_TSF_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae6844873ec3aeed091e2aa1d593a44a3"> 6697</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D0_TSF_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TSF_D0_TSF_NS_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TSF_D0_TSF_NS_SHIFT)</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span> </div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_TSF_D1 */</span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span><span class="comment">/*</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span><span class="comment"> * TSF_SEC (RO)</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"> 6702</span><span class="comment"> *</span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"> 6703</span><span class="comment"> * Tx-Timestamp-Fifo, upper 32 bit part of the local time (&lt;curtime&gt;) at the start of the transmission of the packet. Usually seconds part when used with included RTC.</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"> 6704</span><span class="comment"> */</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50c2cc9bf4048a37e9c5adacec7e30df"> 6705</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D1_TSF_SEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6985c2c0c0e1d4a3c9ca861a06ed33b0"> 6706</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D1_TSF_SEC_SHIFT (0U)</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad6be8ad76d71833b08f026b8d442bc62"> 6707</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D1_TSF_SEC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TSF_D1_TSF_SEC_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TSF_D1_TSF_SEC_SHIFT)</span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span> </div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_TSF_D2 */</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span><span class="comment">/*</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span><span class="comment"> * TSF_TQ (RO)</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span><span class="comment"> *</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span><span class="comment"> * Tx-Timestamp-Fifo, traffic queue &lt;tx_tqueue&gt; of sent packet</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span><span class="comment"> */</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6a3740374b3698c6078b3ab804414981"> 6715</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D2_TSF_TQ_MASK (0xE0000000UL)</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acfa750069472d033335538705c8366d4"> 6716</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D2_TSF_TQ_SHIFT (29U)</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae085e8cef15533d7e9f0aa51d60cc6f8"> 6717</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D2_TSF_TQ_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TSF_D2_TSF_TQ_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TSF_D2_TSF_TQ_SHIFT)</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span> </div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span><span class="comment">/*</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"> 6720</span><span class="comment"> * TSF_USR (RO)</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"> 6721</span><span class="comment"> *</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span><span class="comment"> * Tx-Timestamp-Fifo, user sideband &lt;tx_tuser&gt; of sent packet; Note: any read to register will remove actual value from FIFO</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"> 6723</span><span class="comment"> */</span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abcfd753c39771c17b7f14c349d5513ed"> 6724</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D2_TSF_USR_MASK (0x7U)</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6eb5bb40222dfdc0c64670e91a4b1352"> 6725</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D2_TSF_USR_SHIFT (0U)</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aea219350c23a9c05f08c91ab3681df42"> 6726</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_D2_TSF_USR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TSF_D2_TSF_USR_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TSF_D2_TSF_USR_SHIFT)</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span> </div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_TSF_SR */</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"> 6729</span><span class="comment">/*</span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"> 6730</span><span class="comment"> * TSF_OV (R/WC)</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span><span class="comment"> *</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"> 6732</span><span class="comment"> * Overflow of Tx-Timestamp-Fifo. At least one transmitted packet has been sent and timestamp was not stored; write bit to clear flag</span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span><span class="comment"> */</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c7ef0838915267f60d1abb0789c1a34"> 6734</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef626dd8a9f2e8471ed5a2911e1d77c0"> 6735</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_SHIFT (31U)</span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a754d89ef1201b26b8fbbf6e1d04d4d6b"> 6736</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_SHIFT) &amp; TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_MASK)</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abbd8ee7ee6e0e7f0d7ecca810168eeeb"> 6737</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TSF_SR_TSF_OV_SHIFT)</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span> </div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"> 6739</span><span class="comment">/*</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span><span class="comment"> * TSF_USED (RO)</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"> 6741</span><span class="comment"> *</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"> 6742</span><span class="comment"> * Tx-Timestamp-Fifo currently used entries counter; reading of TSF_Dx is only valid if field value &gt; 0. Any read from TSF_D2 will decrement counter (unless already 0).</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span><span class="comment"> */</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aab8ebb301cd06ba283629c6563a7898b"> 6744</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_USED_MASK (0xFFU)</span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac3ba3051b08bed84ce9e1b772b97abe8"> 6745</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_USED_SHIFT (0U)</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3dc6fe9991f23f35e4aa0453c12e3e58"> 6746</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_TSF_SR_TSF_USED_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_TSF_SR_TSF_USED_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_TSF_SR_TSF_USED_SHIFT)</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"> 6747</span> </div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"> 6748</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_MMS_CTRL */</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"> 6749</span><span class="comment">/*</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"> 6750</span><span class="comment"> * STATSEL (R/W)</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span><span class="comment"> *</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"> 6752</span><span class="comment"> * MMS statistic counter selection, value can be read in register</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span><span class="comment"> * MMS_STAT</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span><span class="comment"> * &lt;000&gt;: Frame reassembly error counter (802.3br, 30.14.1.8)</span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="comment"> * &lt;001&gt;: Frames rejected due to wrong SMD (802.3br, 30.14.1.9)</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span><span class="comment"> * &lt;010&gt;: Frame assembly ok counter (802.3br, 30.14.1.10)</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"> 6757</span><span class="comment"> * &lt;011&gt;: Fragment rx counter (802.3br, 30.14.1.11)</span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"> 6758</span><span class="comment"> * &lt;100&gt;: Fragment tx counter (802.3br, 30.14.1.12)</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span><span class="comment"> * &lt;101&gt;: Hold request counter (802.3br, 30.14.1.13)</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span><span class="comment"> * otherwise: &lt;0&gt;</span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"> 6761</span><span class="comment"> */</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8e5703e5985849130be557a25d99b1d"> 6762</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_MASK (0xE0U)</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a91194794a183d8cbe51e1f96cc8a7766"> 6763</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_SHIFT (5U)</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f8947eca340d8b6f418f4334fcbfcf3"> 6764</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_MASK)</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a5db1436fce7a6b668be2e4c8655eda"> 6765</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_CTRL_STATSEL_SHIFT)</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span> </div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span><span class="comment">/*</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"> 6768</span><span class="comment"> * FRAGSZ (R/W)</span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"> 6769</span><span class="comment"> *</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span><span class="comment"> * Minimum non-final fragment size: 64 x (1 + FRAGSZ) – 4 octets</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"> 6771</span><span class="comment"> */</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a376034bcfa3e33220d306c7e2644d38a"> 6772</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_MASK (0x18U)</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25b5def4d0597eaba609d5523419654c"> 6773</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_SHIFT (3U)</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2c5af4fc7a0790ccb8d117cfcc0a3f8"> 6774</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_MASK)</span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92553a6a468f9a8f284acfa59d71cbcb"> 6775</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_CTRL_FRAGSZ_SHIFT)</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"> 6776</span> </div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"> 6777</span><span class="comment">/*</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"> 6778</span><span class="comment"> * DISV (R/W)</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span><span class="comment"> *</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"> 6780</span><span class="comment"> * Disable verification</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"> 6781</span><span class="comment"> */</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5416381b2950f36faed03604f8bb18d"> 6782</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_MASK (0x4U)</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad60a89253752785fa38f6a6768b42a8b"> 6783</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_SHIFT (2U)</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07a0507ffe89cc7831e76b1846518805"> 6784</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_MASK)</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a381cc5e87cb8f7456652a457af4a620b"> 6785</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_CTRL_DISV_SHIFT)</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span> </div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><span class="comment">/*</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span><span class="comment"> * LINK (R/W)</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span><span class="comment"> *</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span><span class="comment"> * Link error</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span><span class="comment"> */</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a87ec0a595774cc324be7da5dec3a6789"> 6792</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_MASK (0x2U)</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adc7a9507044ac56ad843e77d1e17cee3"> 6793</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_SHIFT (1U)</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0d898083f136a57db8f5875c49bb6956"> 6794</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_MASK)</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb32ce11f39079a7d228ae7bed74897e"> 6795</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_CTRL_LINK_SHIFT)</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"> 6796</span> </div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span><span class="comment">/*</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"> 6798</span><span class="comment"> * EN (R/W)</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"> 6799</span><span class="comment"> *</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span><span class="comment"> * Enable preemption</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span><span class="comment"> */</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aab6a3b1dc6c47d49ecc2de9bf8854464"> 6802</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9213968c05de6ef38a57899a783229b5"> 6803</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2d4644ec3afb736d3664fcb5c5fdebb9"> 6804</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_MASK)</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82962c64a80e5cc05c6b92278a796b8d"> 6805</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_CTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span> </div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"> 6807</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_MMS_STS */</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"> 6808</span><span class="comment">/*</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"> 6809</span><span class="comment"> * VFAIL (RO)</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span><span class="comment"> *</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span><span class="comment"> * 802.3br verification state failure; verification is done when any bit VFAIL or VOK is &lt;1&gt;</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="comment"> */</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a277a89fa7e7a38d50c90534564d56f"> 6813</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_VFAIL_MASK (0x4U)</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af3e018e29efc63c62443447219c27a76"> 6814</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_VFAIL_SHIFT (2U)</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1434c7105f155255ac794be69b329e8a"> 6815</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_VFAIL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_STS_VFAIL_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_STS_VFAIL_SHIFT)</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span> </div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span><span class="comment">/*</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"> 6818</span><span class="comment"> * VOK (RO)</span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"> 6819</span><span class="comment"> *</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span><span class="comment"> * 802.3br verification state ok; verification is done when any bit VFAIL or VOK is &lt;1&gt;</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span><span class="comment"> */</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abdd2fb65467589fb10fa81a4a3eb4ee0"> 6822</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_VOK_MASK (0x2U)</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad6e62b04f3c981b240891139e318055b"> 6823</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_VOK_SHIFT (1U)</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ee784d6866ff3127a765ce47fe1c925"> 6824</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_VOK_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_STS_VOK_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_STS_VOK_SHIFT)</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span> </div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="comment">/*</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span><span class="comment"> * HLD (RO)</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="comment"> *</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span><span class="comment"> * HOLD-Signal</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"> 6830</span><span class="comment"> */</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ea965a5ad04947986b735b69b309240"> 6831</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_HLD_MASK (0x1U)</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa77fc644b509bffafba3ca6693c0a028"> 6832</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_HLD_SHIFT (0U)</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a926a7cd9008d3573a444b3c6f8cb5582"> 6833</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STS_HLD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_STS_HLD_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_STS_HLD_SHIFT)</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span> </div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_MMS_VTIME */</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span><span class="comment">/*</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span><span class="comment"> * VTIME (R/W)</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"> 6838</span><span class="comment"> *</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span><span class="comment"> * 802.3br verification timeout counter in &lt;sys_clk&gt; cycles. Must be set by software in range of 1ms to 128ms.</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"> 6840</span><span class="comment"> */</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2583119d7b6880d1d0fa2c39c434332f"> 6841</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7467822b0e6f38c8d17e0aa098f3f292"> 6842</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_SHIFT (0U)</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a57b435adbfbcce7136c712bc94cfde74"> 6843</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_MASK)</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a54f179854048fe071eb154731d3b2f36"> 6844</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_VTIME_VTIME_SHIFT)</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span> </div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_MMS_STAT */</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span><span class="comment">/*</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span><span class="comment"> * COUNTER (R/WC)</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span><span class="comment"> *</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><span class="comment"> * Statistic counter of MMS, selected by MMS_CTRL.STATSEL,any write access will clear selected counter</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span><span class="comment"> */</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed64b763c74f0bee34f2ecd806abb4b5"> 6852</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8fc0998f87bdd5e54908c7c540c983d"> 6853</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adffcd604b1ee84736d3b7684879a97dd"> 6854</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_SHIFT) &amp; TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_MASK)</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa06c0b31dcd704851e3531e2b0216618"> 6855</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_MMS_STAT_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span> </div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_PTP_UPTM_NS */</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span><span class="comment">/*</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span><span class="comment"> * UPTM_NS (WO)</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="comment"> *</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span><span class="comment"> * PTP SYNC frame “upstreamTxTime” in format “seconds.nanoseconds” as potentially received by another TSN-EP port. The correction field of a transmitted PTP SYNC frame is modified by (egressTimestamp –upstreamTxTime), relative to the LocalClock. The “rateRatio” to the Grandmaster Clock is not taken into account.</span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span><span class="comment"> */</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1fbae8b75f6aea9bcf1f328aedd06218"> 6863</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeb8213d94d67615602145bd06f89da4c"> 6864</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aea4b7dc4d01044fbd4b8a3247895f80c"> 6865</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_SHIFT) &amp; TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_MASK)</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a68e1068e537ce1219645f3295dc54506"> 6866</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_PTP_UPTM_NS_UPTM_NS_SHIFT)</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"> 6867</span> </div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_PTP_UPTM_S */</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"> 6869</span><span class="comment">/*</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span><span class="comment"> * UPTM_NS (WO)</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="comment"> *</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="comment"> */</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac1bd47efa660e7089a418c5714cea07f"> 6873</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa328580052f501814745ae760098df93"> 6874</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1b7b25e9428a84fc55541177699fbd15"> 6875</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_SHIFT) &amp; TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_MASK)</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85de35484d345b02c837bb2f9b57c551"> 6876</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_PTP_UPTM_S_UPTM_NS_SHIFT)</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span> </div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: TSN_EP_PTP_SR */</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span><span class="comment">/*</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span><span class="comment"> * MEAS_NS (RO)</span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><span class="comment"> *</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="comment"> * Measured value of the deviation of the early timestamping for PTP frames. This value is informational only. The deviation is already included to the corrected “correctionField”.</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="comment"> */</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a455d8caf1efc4fa4ee0855ad97746800"> 6884</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_SR_MEAS_NS_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a48d0e4655e106d24414e51c38f77bfca"> 6885</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_SR_MEAS_NS_SHIFT (0U)</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0862162d6c31ba99e11045e46c459b87"> 6886</a></span><span class="preprocessor">#define TSW_TSNPORT_TSN_EP_PTP_SR_MEAS_NS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_TSN_EP_PTP_SR_MEAS_NS_MASK) &gt;&gt; TSW_TSNPORT_TSN_EP_PTP_SR_MEAS_NS_SHIFT)</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"> 6887</span> </div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_PORT_MAIN_TAGGING */</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span><span class="comment">/*</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span><span class="comment"> * FORCE (R/W)</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span><span class="comment"> *</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span><span class="comment"> * The VLAN-TAG with PVID will be inserted in every frame from Host as their first VLAN-TAG. This can be used for double tagging of tagged/trunk ports</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span><span class="comment"> */</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9582a223233971c65ccaf5bc750733f9"> 6894</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5e53a223b16dda9bac1c66304bcd1358"> 6895</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_SHIFT (17U)</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a92ff9508f811e45491f5415b255c50b1"> 6896</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_MASK)</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a902498a86c131e77ce18e70337db7ea2"> 6897</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_FORCE_SHIFT)</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span> </div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span><span class="comment">/*</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="comment"> * ACCESS (R/W)</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span><span class="comment"> *</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="comment"> * Every tagged frame not matching PVID is filtered out. Every untagged ingress  frame will be tagged with PVID. Every egress frame with PVID will be untagged</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span><span class="comment"> */</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa620ea58b7701db6dd761e1af3185ca6"> 6904</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_MASK (0x10000UL)</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a475a6371ade3babcb54199126e2ce17d"> 6905</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_SHIFT (16U)</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a782ec66e2e1172e8b38fb8edd5e13a"> 6906</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_MASK)</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afdc95545148c6c20a244f766dfb5c91e"> 6907</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_ACCESS_SHIFT)</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span> </div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"> 6909</span><span class="comment">/*</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"> 6910</span><span class="comment"> * PCP (R/W)</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span><span class="comment"> *</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span><span class="comment"> * VLAN-TCI: Priority Code Point, used when tagged.</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><span class="comment"> */</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5aa6b497d804b4986b6634e134ea433b"> 6914</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_MASK (0xE000U)</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3e244228aad66e52dffd33ec8e4dc2b"> 6915</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_SHIFT (13U)</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaad61f25939f7b622a7380b1de12ca02"> 6916</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_MASK)</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8c48c098a77d11137a9375478563eb0"> 6917</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PCP_SHIFT)</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span> </div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span><span class="comment">/*</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span><span class="comment"> * DEI (R/W)</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span><span class="comment"> *</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span><span class="comment"> * VLAN-TCI: Drop Eligible Indicator, used when tagged.</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span><span class="comment"> */</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98bc7d5e979baa08d8f25d7a107b718f"> 6924</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_MASK (0x1000U)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ada389cc2e1018415068c79c2a5212ce0"> 6925</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_SHIFT (12U)</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a10fc625ca81b5a57c5e5b9c245dcc732"> 6926</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_MASK)</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1456f367240085db5cdc3e292fa5a82b"> 6927</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_DEI_SHIFT)</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span> </div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span><span class="comment">/*</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span><span class="comment"> * PVID (R/W)</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span><span class="comment"> *</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span><span class="comment"> * Native VLAN of Port. Untagged traffic will be tagged with the native VLAN-ID By default the Port uses VLAN 1.</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"> 6933</span><span class="comment"> */</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abd6c05544957944f76b16363961d0b91"> 6934</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_MASK (0xFFFU)</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a783c90499a5c01898492fb01ccd8b71f"> 6935</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_SHIFT (0U)</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae2e99f76be1f91a223930d9cfc7f6c3"> 6936</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_MASK)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1add517d953aae78f9707228e300c3f7"> 6937</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_TAGGING_PVID_SHIFT)</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span> </div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_PORT_MAIN_ENNABLE */</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="comment">/*</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span><span class="comment"> * EN_SF (R/W)</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="comment"> *</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span><span class="comment"> * only applicable for CPU-Port at egress: &#39;1&#39; to use S&amp;F FIFO and &#39;0&#39; disable S&amp;F FIFO. Changing during frame operation can lead to frame corruption</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span><span class="comment"> */</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2051fddd11f55545c7e62347f73d25ff"> 6945</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_MASK (0x2U)</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af87f4123e3044ab6b8865dd90b04f5e3"> 6946</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_SHIFT (1U)</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae3d4b7a979eaaf2681ec6eb67701ff3b"> 6947</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_MASK)</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a90ee9edd488af5080c16372135a37a73"> 6948</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_SF_SHIFT)</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span> </div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span><span class="comment">/*</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span><span class="comment"> * EN_QCI (R/W)</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span><span class="comment"> *</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span><span class="comment"> * if QCI is present at selected egress port, &#39;1&#39; to use QCI and &#39;0&#39; disable QCI. Changing during frame operation can lead to frame corruption.</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span><span class="comment"> */</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12c8337ef22934ccbef925a6d0e14103"> 6955</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_MASK (0x1U)</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7e9f26a081b729b3e202d1b41a968136"> 6956</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_SHIFT (0U)</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a62c823168b66e32ae037e39d53e13414"> 6957</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_MASK)</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0ddab31a0ab072aa7497e410bbe1cded"> 6958</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_PORT_MAIN_ENNABLE_EN_QCI_SHIFT)</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span> </div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_EGRESS_ECSR_QDROP */</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span><span class="comment">/*</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span><span class="comment"> * DIS_VEC (R/W)</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span><span class="comment"> *</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span><span class="comment"> * disable drop for each queue when queue not free</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"> 6965</span><span class="comment"> */</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6a7be5909007fd01e00f432d51209a9d"> 6966</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a44f3216ab0dcb208522d20f18fc2bd1e"> 6967</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_SHIFT (24U)</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acbf70ad513bcf7809b0819ee9acf4d43"> 6968</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_MASK)</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9fd382d029bd395d5e10744ba2812595"> 6969</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_DIS_VEC_SHIFT)</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"> 6970</span> </div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span><span class="comment">/*</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"> 6972</span><span class="comment"> * EN_VEC (R/W)</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span><span class="comment"> *</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span><span class="comment"> * Enable/Disable drop in egress when TSN queue not free.</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span><span class="comment"> * 1 - drop enabled</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"> 6976</span><span class="comment"> * 0 - drop disabled</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="comment"> * TSN-SW:</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment"> * bit[i] - from Port[i]</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span><span class="comment"> */</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c5f1d1be55e25791272f4cab4073b9f"> 6980</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aab6d97c13b609f7062ab8834111bf6c2"> 6981</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_SHIFT (0U)</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a255bc60a6a0230b13e1db49f602b1cd2"> 6982</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_MASK)</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07b99cab30d0fdcc1edff06be57ef91f"> 6983</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_EGRESS_ECSR_QDROP_EN_VEC_SHIFT)</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span> </div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE */</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"> 6986</span><span class="comment">/*</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"> 6987</span><span class="comment"> * FDMEM_CNT_BYTE (RO)</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span><span class="comment"> *</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span><span class="comment"> * Number of bytes stored in frame drop FIFO</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span><span class="comment"> */</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4278847eb9c86001e7a5db606ddda3f5"> 6991</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2de453a2580f15bd9401129ccdc26f23"> 6992</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_SHIFT (0U)</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f7ded34ede9ae6fec93a70af3e35fda"> 6993</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE_FDMEM_CNT_BYTE_SHIFT)</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"> 6994</span> </div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS */</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span><span class="comment">/*</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span><span class="comment"> * WAIT_FOR_LU (RO)</span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span><span class="comment"> *</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="comment"> * FD FIFO waits for LookUp information.</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span><span class="comment"> */</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19633eecf3b1f24c9eb824b7a0c967c4"> 7001</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_LU_MASK (0x800U)</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a5a46269756d15a9d0fa3f5ae2e67d3"> 7002</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_LU_SHIFT (11U)</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa0bd8a8f6cc3b6daadae2cf6ea70816"> 7003</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_LU_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_LU_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_LU_SHIFT)</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"> 7004</span> </div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span><span class="comment">/*</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span><span class="comment"> * WAIT_FOR_FRAME (RO)</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"> 7007</span><span class="comment"> *</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"> 7008</span><span class="comment"> * FD FIFO waits for more frame data.</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"> 7009</span><span class="comment"> */</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c0259048b09848f953ef22fd5fb54cb"> 7010</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_FRAME_MASK (0x400U)</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4d42c39872979c9ba341766648f7b41"> 7011</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_FRAME_SHIFT (10U)</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a857f41a51b4b4fea158e546b3cd36127"> 7012</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_FRAME_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_FRAME_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_WAIT_FOR_FRAME_SHIFT)</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span> </div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span><span class="comment">/*</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span><span class="comment"> * BUSY (RO)</span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"> 7016</span><span class="comment"> *</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"> 7017</span><span class="comment"> * FD FIFO processes data.</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span><span class="comment"> */</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb12274660dce4ebde36c2fd0c90e7e4"> 7019</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_BUSY_MASK (0x200U)</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d23de08284aa583f34d364feaffd6f1"> 7020</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_BUSY_SHIFT (9U)</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f4161ea7caf03ccdb97f5085e070545"> 7021</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_BUSY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_BUSY_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_BUSY_SHIFT)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span> </div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span><span class="comment">/*</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span><span class="comment"> * READY (RO)</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"> 7025</span><span class="comment"> *</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span><span class="comment"> * FD FIFO ready to work or working.</span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="comment"> */</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c1a61a615406329bcaadaa66a47db56"> 7028</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_READY_MASK (0x100U)</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a610e8654f924c8a249ccfe2bb60ce6"> 7029</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_READY_SHIFT (8U)</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac200ac54d64f71a5b25684e2c4615637"> 7030</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_READY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_READY_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_READY_SHIFT)</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span> </div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span><span class="comment">/*</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"> 7033</span><span class="comment"> * FULL (RO)</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span><span class="comment"> *</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span><span class="comment"> * FD FIFO full</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"> 7036</span><span class="comment"> */</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a455e6821f80ba5c73cf8427a4882ed65"> 7037</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_FULL_MASK (0x8U)</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6b7a609bc153e9b0453ab5a66fbe109"> 7038</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_FULL_SHIFT (3U)</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9780926d801854dabd4f43f6d3ca35d2"> 7039</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_FULL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_FULL_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_FULL_SHIFT)</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span> </div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="comment">/*</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"> 7042</span><span class="comment"> * AMST_FULL (RO)</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"> 7043</span><span class="comment"> *</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"> 7044</span><span class="comment"> * FD FIFO almost full. Less than 1600 Byte left.</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"> 7045</span><span class="comment"> */</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e12029cd79e2fb725e520058e12a134"> 7046</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_FULL_MASK (0x4U)</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa8eb0ebc8be90936ffc9e39249456cf6"> 7047</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_FULL_SHIFT (2U)</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12d62795464ea888339778c3d970248f"> 7048</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_FULL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_FULL_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_FULL_SHIFT)</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"> 7049</span> </div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span><span class="comment">/*</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span><span class="comment"> * AMST_EMPTY (RO)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span><span class="comment"> *</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span><span class="comment"> * FD FIFO almost empty. Few bytes in FIFO.</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span><span class="comment"> */</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5dea9508c9b7109f5c0acd03ddbc3c36"> 7055</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_EMPTY_MASK (0x2U)</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4e998ff29a2fdc9d559a41fc0442eedf"> 7056</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_EMPTY_SHIFT (1U)</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7eae3a184b2d994bad94a5022830753"> 7057</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_EMPTY_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_AMST_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span> </div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="comment">/*</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="comment"> * EMPTY (RO)</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="comment"> *</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span><span class="comment"> * FD FIFO empty</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span><span class="comment"> */</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab60c9fd468c5f1e6c0fed455ce8fc812"> 7064</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_EMPTY_MASK (0x1U)</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3bdecc60e8778eac76d8e4bffe671d80"> 7065</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_EMPTY_SHIFT (0U)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6dfcff7ab6bf0825d4f18716d01f2e9"> 7066</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_EMPTY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_EMPTY_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span> </div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG */</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span><span class="comment">/*</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"> 7070</span><span class="comment"> * LU_DESC_ERR (R/W1C)</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span><span class="comment"> *</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span><span class="comment"> * LookUp Descriptor lost, because of unknown frame burst by MAC. If there is no  MAC mailfunction then this flag will never be raised. FDFIFO requires reset.</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span><span class="comment"> */</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5970438a00584759e005fca1e6a93f9"> 7074</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_MASK (0x40U)</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adbe9217933f79c8dcff28bd897d67e84"> 7075</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_SHIFT (6U)</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a679b4e652e62d90e5011a5320cc45b1b"> 7076</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_MASK)</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5946da41cbc42fa61ec94769a0e96401"> 7077</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_LU_DESC_ERR_SHIFT)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"> 7078</span> </div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"> 7079</span><span class="comment">/*</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span><span class="comment"> * WRFAIL_FULL (R/W1C)</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span><span class="comment"> *</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="comment"> * Set if a frame is partially written into FIFO which had insufficient space. The frame is cut and frame error is set.</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="comment"> */</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#accd1d0a0c805ba0bac1ef15688e407df"> 7084</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_MASK (0x20U)</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeea3d714aeddd2458522125f6a9209fc"> 7085</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_SHIFT (5U)</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aadfbae442271783df6abb0c739ad699e"> 7086</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_MASK)</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5779cac7645696196af65a5fef53703d"> 7087</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_WRFAIL_FULL_SHIFT)</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"> 7088</span> </div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"> 7089</span><span class="comment">/*</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span><span class="comment"> * DROP_NRDY (R/W1C)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span><span class="comment"> *</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span><span class="comment"> * Frame was dropped because the FIFO was not ready. That can typically happen after a reset of the FIFO</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span><span class="comment"> */</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeb3fd9956506b6a41f753997f007f01b"> 7094</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_MASK (0x10U)</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac535a8a09b6521c42ca00d657c77e774"> 7095</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_SHIFT (4U)</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe0568465dece59ca4dcf7786b5c9f64"> 7096</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_MASK)</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26445654c2538c5432756b00566789d4"> 7097</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_NRDY_SHIFT)</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span> </div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span><span class="comment">/*</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span><span class="comment"> * DROP_FULL_DESC (R/W1C)</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"> 7101</span><span class="comment"> *</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span><span class="comment"> * Frame was dropped because the internal descriptor FIFO is full. Full by too many frames.</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span><span class="comment"> */</span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a758abf4b370cac363f589fb9dfdcefbb"> 7104</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_MASK (0x8U)</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a12c0a0e48a0ae83f8429f7c9c5e0c7fd"> 7105</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_SHIFT (3U)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3711f66646c2af4f14f89beb48f5c976"> 7106</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_MASK)</span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84b3b00e44e40365406277fd06145704"> 7107</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_DESC_SHIFT)</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"> 7108</span> </div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span><span class="comment">/*</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="comment"> * DROP_FULL_MEM (R/W1C)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span><span class="comment"> *</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"> 7112</span><span class="comment"> * Frame was dropped because the FIFO is full. Full by too much data.</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="comment"> */</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83ccd1eb7f1e7e7e592123a660cfcb31"> 7114</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_MASK (0x4U)</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a74276c21632300d3e24a5b10a16aaf79"> 7115</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_SHIFT (2U)</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acae87977d5354f91e2c9ec5ef5de1917"> 7116</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_MASK)</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a571dbab9326a191a1f8b930da122733d"> 7117</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DROP_FULL_MEM_SHIFT)</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span> </div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span><span class="comment">/*</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span><span class="comment"> * DESC_NRDY_ERR (R/W1C)</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span><span class="comment"> *</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span><span class="comment"> * FD FIFO failure. Descriptor not received correctly.</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span><span class="comment"> */</span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae63978a5cf9d089bf903edad05967a17"> 7124</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_MASK (0x2U)</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef3e420134ecaac7462a1b92a3e2e7ec"> 7125</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_SHIFT (1U)</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a966f34719b89e78a16ab7ed2f7a77c6f"> 7126</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_MASK)</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4da932faf72eaf75cecc9d4c86765fc8"> 7127</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_NRDY_ERR_SHIFT)</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span> </div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span><span class="comment">/*</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span><span class="comment"> * DESC_SEQ_ERR (R/W1C)</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"> 7131</span><span class="comment"> *</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span><span class="comment"> * FD FIFO failure. Internal controller lost synchronization.</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"> 7133</span><span class="comment"> */</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa342942994425aae4b8ef077499dcbb7"> 7134</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_MASK (0x1U)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8680f700e65c9259060dbfc782c098f"> 7135</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af8d6d5a2286d832f7274651340b1940d"> 7136</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_MASK)</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e537b8bae3af213526c9a5fac9817cc"> 7137</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG_DESC_SEQ_ERR_SHIFT)</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span> </div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG */</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span><span class="comment">/*</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span><span class="comment"> * IE (R/W)</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span><span class="comment"> *</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="comment"> * Interrupt enable of ERROR_FLAG.</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span><span class="comment"> */</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa9781fa7d406f62550f16fc0fd937939"> 7145</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_MASK (0x7FU)</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63083439a3adfe58d0a2bf72b59b49ed"> 7146</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_SHIFT (0U)</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aefd39da284f72e5099a2fa9f8376c993"> 7147</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_MASK)</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aedf58042b67a6ac0fef318e3ddb69610"> 7148</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG_IE_SHIFT)</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span> </div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG */</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span><span class="comment">/*</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span><span class="comment"> * NOCUT_ERROR (R/W)</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="comment"> *</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"> 7154</span><span class="comment"> * FD_FIFO does not shorten frames which contain an error.</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span><span class="comment"> */</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a58c1e36fe2fbe1cc5c68bff552a8cbf7"> 7156</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_MASK (0x1U)</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9e71714427b92340b3f5bf532f0ee2f7"> 7157</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0bde5cf906a6ef98bc8fd2d48f792da4"> 7158</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_MASK)</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f1070e81416787bd8ca003f5d8f3abd"> 7159</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG_NOCUT_ERROR_SHIFT)</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span> </div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG */</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span><span class="comment">/*</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span><span class="comment"> * DROP_DEST (R/W)</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"> 7164</span><span class="comment"> *</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"> 7165</span><span class="comment"> * Bit mapped Destination for dropped frames. Typically, frames are cleared at destination 0. Use another value to stream frames for analysis. Supports only max range of port[15:0].</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span><span class="comment"> */</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab92d9468125a601cc21bc6568d7bda9b"> 7167</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9e40a1a69215e0a3fc25ffa31592d86e"> 7168</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_SHIFT (16U)</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ca8258e8bfcd0840581296edeb44e23"> 7169</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_MASK)</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebfe0d28ead3df1e5da7ffe31db8bedc"> 7170</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_DEST_SHIFT)</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"> 7171</span> </div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span><span class="comment">/*</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"> 7173</span><span class="comment"> * MIRROR_TX_EN (R/W)</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span><span class="comment"> *</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"> 7175</span><span class="comment"> * Incoming frames of this port will be mirrored to the given destination in MIRROR if their destination match with MIRROR_TX.</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span><span class="comment"> */</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad332df2ac25d07093474a7681d40e2ce"> 7177</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_MASK (0x200U)</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad416a11caa23eb9010f84ce09824604"> 7178</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_SHIFT (9U)</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa087e4ff6a5eef925f00c92c12b920d7"> 7179</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_MASK)</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5fa7ed2db1a388cf5bd7e656fa58d075"> 7180</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TX_EN_SHIFT)</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span> </div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"> 7182</span><span class="comment">/*</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"> 7183</span><span class="comment"> * MIRROR_RX_EN (R/W)</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span><span class="comment"> *</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span><span class="comment"> * Incoming frames of this port will be mirrored to the given destination in MIRROR_RX.</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span><span class="comment"> */</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a05e3bcff703144cba3f61a213f06edf5"> 7187</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae9ec724fd35bf1734f3bae7a0b497e88"> 7188</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a050ddf653b198b5fdc5a0b21cf09f626"> 7189</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_MASK)</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8a279045b40d5e095bbd77692873021e"> 7190</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_RX_EN_SHIFT)</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"> 7191</span> </div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"> 7192</span><span class="comment">/*</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span><span class="comment"> * CT_FPE_OVRD (R/W)</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span><span class="comment"> *</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span><span class="comment"> * If any Store&amp;Forward option in RX_FDFIFO is set then this flag will still force preemptable traffic to be forwarded in Cut-Through mode. This is a useful option to save latency by double buffering if the used MAC/TSN-EP already does S&amp;F.</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span><span class="comment"> */</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad743e5a4533ab3a8246478557a6c42d"> 7197</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_MASK (0x40U)</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f60e1a22770e54604323d59168dcfc8"> 7198</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_SHIFT (6U)</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad5524b243ca3d86eba73dc5647347b74"> 7199</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_MASK)</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af28a3382cefdc87fa0982f142a1475ca"> 7200</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_CT_FPE_OVRD_SHIFT)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span> </div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span><span class="comment">/*</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span><span class="comment"> * DISABLE (R/W)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span><span class="comment"> *</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"> 7205</span><span class="comment"> * Disable input of FD FIFO. Take care that also descriptor generation of LookUp is disabled. Remaining frames should be cleared with DROP_ALL.</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"> 7206</span><span class="comment"> */</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0f000d051b11dfdad34865a4ebb9a0c"> 7207</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_MASK (0x20U)</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba635e30d12b4d5f4edab6ea8d7dd1b2"> 7208</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_SHIFT (5U)</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e98c6acc2c98afc14fcf62cf875cc00"> 7209</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_MASK)</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a558fb504c70ff3d89ec1de78caff4916"> 7210</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"> 7211</span> </div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"> 7212</span><span class="comment">/*</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"> 7213</span><span class="comment"> * DROP_ALL (R/W)</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"> 7214</span><span class="comment"> *</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"> 7215</span><span class="comment"> * Route all frames to DROP_DEST.</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="comment"> */</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ba6c4435485d201d12eac9618850240"> 7217</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_MASK (0x10U)</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c4775aede2a9dfd8dbbd3e2f0bb5b52"> 7218</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_SHIFT (4U)</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a34864246efd360b44f19fa7b62be51da"> 7219</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_MASK)</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#affc51d55b23c9126eff3c40d781fd424"> 7220</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_DROP_ALL_SHIFT)</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span> </div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span><span class="comment">/*</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span><span class="comment"> * ERROR_TO_CPU (R/W)</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span><span class="comment"> *</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span><span class="comment"> * Send error frames to CPU.</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span><span class="comment"> */</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7ff1759935ec7a147d7927d78a58ea0e"> 7227</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_MASK (0x8U)</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d0911bad800021f1bd467721f081659"> 7228</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_SHIFT (3U)</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad655c19085dbfd796535fd818968f35d"> 7229</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_MASK)</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa9aa0e3954c5ad18d3beb60fc0acc260"> 7230</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_ERROR_TO_CPU_SHIFT)</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span> </div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span><span class="comment">/*</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"> 7233</span><span class="comment"> * MIRROR_TO_CPU (R/W)</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span><span class="comment"> *</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="comment"> * Duplicate frames to CPU.</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="comment"> */</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6d86eaf60343852741042ec108a9996"> 7237</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_MASK (0x4U)</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a46342d0f703511a9003f9d11b7e61234"> 7238</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_SHIFT (2U)</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b3663705abc78296718f390da1dd940"> 7239</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_MASK)</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0aebeaa0767d61682e1ee96f9564c8cd"> 7240</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MIRROR_TO_CPU_SHIFT)</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"> 7241</span> </div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"> 7242</span><span class="comment">/*</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"> 7243</span><span class="comment"> * NODROP_ERROR (R/W)</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"> 7244</span><span class="comment"> *</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span><span class="comment"> * Do not drop frame errors.</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="comment"> */</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7fd02fa676e7c43a1796e5cc36a42164"> 7247</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_MASK (0x2U)</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a35320f8aa770c59e7694d70de29850ec"> 7248</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_SHIFT (1U)</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f061b9bda7e4b89b04d97f86dd5708c"> 7249</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_MASK)</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e7335cbca21dbe6d5f19dfc2a7ee50c"> 7250</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_NODROP_ERROR_SHIFT)</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span> </div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span><span class="comment">/*</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span><span class="comment"> * MODE_STORE_FW (R/W)</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span><span class="comment"> *</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span><span class="comment"> * Switch between Cut-Through and Store&amp;Forward mode. 0 - Cut-Through 1 - Store&amp;Forward</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span><span class="comment"> */</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a65c4c34661fa90d4acc11dd807c9832f"> 7257</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_MASK (0x1U)</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a79a1731ae02b5d280cf030f5525de294"> 7258</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_SHIFT (0U)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a86619df3fd58841ee0de8e2e0342aaaa"> 7259</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_MASK)</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3cb3138ada85d1c7cb23ab036ab28f1e"> 7260</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG_MODE_STORE_FW_SHIFT)</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span> </div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_RESET */</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span><span class="comment">/*</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span><span class="comment"> * SOFTRS (W)</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span><span class="comment"> *</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span><span class="comment"> * Write 1 to reset FD controller and memory pointers. Register Map content remains untouched</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"> 7267</span><span class="comment"> */</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a8c83fb9b16b5f80deca98c5e5f5ff4"> 7268</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_MASK (0x1U)</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a361b492b020f8f487099d4d8ec43ac4a"> 7269</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_SHIFT (0U)</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c045936dd57017c1d5c332a8e3034b9"> 7270</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_MASK)</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac82b48a6533886c1de86d95a9edeb1a8"> 7271</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_RESET_SOFTRS_SHIFT)</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span> </div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"> 7273</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM */</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"> 7274</span><span class="comment">/*</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span><span class="comment"> * LU_FIFO_DEPTH (RO)</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span><span class="comment"> *</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="comment"> * Number of MAC lookup descriptors the FIFO can store.</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><span class="comment"> */</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af74f6b1b7dc28f9619dd5e0550a36038"> 7279</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_LU_FIFO_DEPTH_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00ffb1d4c5e2718c026047d2459deefa"> 7280</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_LU_FIFO_DEPTH_SHIFT (24U)</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abd126c719b309fab438b7361a4b383d3"> 7281</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_LU_FIFO_DEPTH_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_LU_FIFO_DEPTH_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_LU_FIFO_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span> </div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span><span class="comment">/*</span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span><span class="comment"> * FD_DESC_FIFO_DESC (RO)</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span><span class="comment"> *</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span><span class="comment"> * Number of FD descriptors the FIFO can store. Two descriptors need to be stored per frame.</span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"> 7287</span><span class="comment"> */</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0d1361d19a05d9b7747d4561f7c5bd84"> 7288</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_DESC_FIFO_DESC_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad4690e61eda22307035cbf30af66159"> 7289</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_DESC_FIFO_DESC_SHIFT (16U)</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe72b312645bfb5b198a5d57e52d7d2b"> 7290</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_DESC_FIFO_DESC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_DESC_FIFO_DESC_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_DESC_FIFO_DESC_SHIFT)</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span> </div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"> 7292</span><span class="comment">/*</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"> 7293</span><span class="comment"> * FD_FIFO_DESC (RO)</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span><span class="comment"> *</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span><span class="comment"> * Number of words (4byte) the Frame Drop FIFO can store.</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span><span class="comment"> */</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ca07e33cf42265e0f26491fe9c43308"> 7297</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_FIFO_DESC_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a67305de329acd29c8d2e9b27ae548617"> 7298</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_FIFO_DESC_SHIFT (0U)</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe8cf6b42b0364ee9d647c34c8422d4d"> 7299</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_FIFO_DESC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_FIFO_DESC_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM_FD_FIFO_DESC_SHIFT)</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span> </div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD */</span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"> 7302</span><span class="comment">/*</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span><span class="comment"> *</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span><span class="comment"> * If selected port is set then the frame is transmitted in Store &amp; Forward mode. This is necessary when the ingress rate of this port is slower than the egress rate of the transmitting port. In S&amp;F, the ingress module is able to drop frames with bad CRC.bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"> 7306</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span><span class="comment"> */</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4d57aa2559e5d8879d9fce235cd282fb"> 7308</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a855e992dbbdb92b1f52e8f7ab773e67e"> 7309</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78061345ba6a020081353544c827446b"> 7310</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_MASK)</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afa0969fa0321ebdb6c6ab3fdf3223ee9"> 7311</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD_PORT_SHIFT)</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span> </div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK */</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span><span class="comment">/*</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"> 7316</span><span class="comment"> *</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span><span class="comment"> * Port grouping via port mask. If the selected port is not set then the destination will be filtered out. This register allows the realization of port-based-VLAN (no VLAN tags required, only set it by ports).</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"> 7318</span><span class="comment"> * bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"> 7319</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"> 7320</span><span class="comment"> */</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a41a85277fc5934dcf2e2067052fc062c"> 7321</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0eea32720dac7fcc62eb3643394d372d"> 7322</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af718ad68dac5892af46666e2fa6b4274"> 7323</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_MASK)</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3248d571f256a0bcfdcaf727ca0d1543"> 7324</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK_PORT_SHIFT)</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"> 7325</span> </div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"> 7326</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR */</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"> 7327</span><span class="comment">/*</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span><span class="comment"> *</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"> 7330</span><span class="comment"> * Mirror Port. If port mirroring is enabled TX/RX traffic will also be forwarded to this port.</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span><span class="comment"> * bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"> 7332</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"> 7333</span><span class="comment"> */</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef18884d1403219effa8880965663f8e"> 7334</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1eba78bf3f250ea3f4a51e13f3850edc"> 7335</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83c07c19b4f4fb0d34e10c1cae0f64e1"> 7336</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_MASK)</span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a76ddfae56df869441c50a69fe1441697"> 7337</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_PORT_SHIFT)</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span> </div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX */</span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span><span class="comment">/*</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"> 7341</span><span class="comment"> * PORT (R/W)</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"> 7342</span><span class="comment"> *</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"> 7343</span><span class="comment"> * Mirror Selection TX. The destination of the frame is compared with this vector. All matching TX probe ports will be mirrored to MIRROR. It is necessary to configure all ingress ports to mirror the complete TX traffic.</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"> 7344</span><span class="comment"> * bit 0 - CPU-Port,</span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span><span class="comment"> * bit 1 - Port 1, …</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span><span class="comment"> */</span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0afa7d68009009edb7ad7b7b2ed4db1"> 7347</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_MASK (0x1FFFFFFUL)</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a46bda947c38497eb3079209806621e74"> 7348</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_SHIFT (0U)</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a528ffcdb3bf14fe0ecdc12049953c653"> 7349</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_SHIFT) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_MASK)</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac5458fdbf72cf09f9d003902c8fdea01"> 7350</a></span><span class="preprocessor">#define TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_MASK) &gt;&gt; TSW_TSNPORT_RXFIFO_SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX_PORT_SHIFT)</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span> </div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"> 7352</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_MONITOR_CTRL */</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"> 7353</span><span class="comment">/*</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span><span class="comment"> * EN (R/W)</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span><span class="comment"> *</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span><span class="comment"> * Enables counter. If deasserted the counter process stops and the counters hold their value.</span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span><span class="comment"> */</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c54f12f47d2142b836df04099ff64b5"> 7358</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acce60fce78df71a6369e0fd230f0d565"> 7359</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1795f5a095b5f9ce893cf2c0e5941ee7"> 7360</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_MASK)</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f415445ff4b5a42936db2abf62de2c3"> 7361</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_CTRL_EN_SHIFT)</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span> </div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_MONITOR_RESET */</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"> 7364</span><span class="comment">/*</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"> 7365</span><span class="comment"> * RSRX (WO)</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span><span class="comment"> *</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"> 7367</span><span class="comment"> * Write &#39;1&#39; to reset all RX counters.</span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"> 7368</span><span class="comment"> */</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c7ca4ca5bf6ff81623bbc06b6909847"> 7369</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_MASK (0x4U)</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad9e5e71f0dde74cba5ff5b07f2acce78"> 7370</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_SHIFT (2U)</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a595a7dcf9a77c9b0dc6cb4b0d57e3a7c"> 7371</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_MASK)</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8468d9cfe552b03f06f54fbe6dd277c3"> 7372</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSRX_SHIFT)</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span> </div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"> 7374</span><span class="comment">/*</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span><span class="comment"> * RSTX (WO)</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span><span class="comment"> *</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span><span class="comment"> * Write &#39;1&#39; to reset all TX counters</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span><span class="comment"> */</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a36e15413f155667c07708f98e744aede"> 7379</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_MASK (0x2U)</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a1d853a88c5e275d3ce5d8e980561be"> 7380</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_SHIFT (1U)</span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af80951d472847387e7bdb6fc061ff79e"> 7381</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_MASK)</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c3c1b8065956e9d99dfa9adc69a5f24"> 7382</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSTX_SHIFT)</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span> </div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="comment">/*</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span><span class="comment"> * RSALL (WO)</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"> 7386</span><span class="comment"> *</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="comment"> * Write &#39;1&#39; to reset all TX&amp;RX counters.</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span><span class="comment"> */</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad683ccfb135ae3f1c2aa1163efa88319"> 7389</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_MASK (0x1U)</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8022d340af09af89e92c8f54c53da8a"> 7390</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_SHIFT (0U)</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a721d0d10905135e1c8ea0ff6428a6137"> 7391</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_SHIFT) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_MASK)</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a74d9bce777f6f7399b05d78885664895"> 7392</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_RESET_RSALL_SHIFT)</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span> </div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"> 7394</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: SW_CTRL_MONITOR_PARAM */</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"> 7395</span><span class="comment">/*</span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span><span class="comment"> * RX_CNT_EN_VEC (RO)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"> 7397</span><span class="comment"> *</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span><span class="comment"> * Vector of implemented RX counters. E.g. 0x000F means only the first 4 RX counter are available.</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"> 7399</span><span class="comment"> */</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4f828191ea53de843ab5cefd7f959456"> 7400</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_RX_CNT_EN_VEC_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac6cbec667e34d37d36d28a7eedb06d23"> 7401</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_RX_CNT_EN_VEC_SHIFT (16U)</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab34df846bb604c67ae0bde9b1acd39f8"> 7402</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_RX_CNT_EN_VEC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_RX_CNT_EN_VEC_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_RX_CNT_EN_VEC_SHIFT)</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span> </div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span><span class="comment">/*</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="comment"> * TX_CNT_EN_VEC (RO)</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span><span class="comment"> *</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span><span class="comment"> * Vector of implemented RX counters. E.g. 0x000F means only the first 4 RX counter are available.</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span><span class="comment"> */</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a95a94f77af3cff497a8a183eaf167449"> 7409</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_TX_CNT_EN_VEC_MASK (0xFF00U)</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae2faf5b7a908f53daf48d1d8bc17c3c7"> 7410</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_TX_CNT_EN_VEC_SHIFT (8U)</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5347f1382fe6b3b0320cdd8d36c83a20"> 7411</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_TX_CNT_EN_VEC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_TX_CNT_EN_VEC_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_TX_CNT_EN_VEC_SHIFT)</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span> </div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span><span class="comment">/*</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span><span class="comment"> * CNTW (RO)</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span><span class="comment"> *</span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span><span class="comment"> * Vector of implemented RX counters. E.g. 0x000F means only the first 4 RX counter</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"> 7417</span><span class="comment"> * are available.</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"> 7418</span><span class="comment"> */</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a19780fa19005581fe2ae40de123687fc"> 7419</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_CNTW_MASK (0x7FU)</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abfb73aa4acfac052f3ef5a509d95398f"> 7420</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_CNTW_SHIFT (0U)</span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13fa6ee002cc5228e11f1fc36a647ebc"> 7421</a></span><span class="preprocessor">#define TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_CNTW_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_CNTW_MASK) &gt;&gt; TSW_TSNPORT_SW_CTRL_MONITOR_PARAM_CNTW_SHIFT)</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"> 7422</span> </div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_TX_COUNTER_TX_FGOOD */</span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span><span class="comment">/*</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span><span class="comment"> * TX_FGOOD (RO)</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"> 7426</span><span class="comment"> *</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span><span class="comment"> * Good transmitted Frames to TX TSN-EP.</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span><span class="comment"> */</span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a277eb4367929a9c8055eb84707fe366d"> 7429</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a02d55ab5ece9bd6f59fc3d45e740f70e"> 7430</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_SHIFT (0U)</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e5ba237ded75e912f1ae436ee5f865f"> 7431</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FGOOD_TX_FGOOD_SHIFT)</span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span> </div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_TX_COUNTER_TX_FERROR */</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"> 7434</span><span class="comment">/*</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"> 7435</span><span class="comment"> * TX_FERROR (RO)</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"> 7436</span><span class="comment"> *</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span><span class="comment"> * Transmitted Frames with Error to TX TSN-EP.</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span><span class="comment"> */</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6bcc212b34f264f7f0d281e4001af05f"> 7439</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a439fea5084220d84cc58b83eb6c9f832"> 7440</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af049efe758180a71407d749d6fdbc3fe"> 7441</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_TX_COUNTER_TX_FERROR_TX_FERROR_SHIFT)</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span> </div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_TX_COUNTER_TX_DROP_OVFL */</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span><span class="comment">/*</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><span class="comment"> * TX_DROP_OVFL (RO)</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span><span class="comment"> *</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span><span class="comment"> * Dropped frames by full queue of TSN-EP.</span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span><span class="comment"> */</span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9657bfd5992df94759f70916b4f8d553"> 7449</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abda48e77e077921e120d6d8a230ae350"> 7450</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_SHIFT (0U)</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a66f993918aed7aa6faa1c4a6cfa6faf2"> 7451</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_TX_COUNTER_TX_DROP_OVFL_TX_DROP_OVFL_SHIFT)</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span> </div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"> 7453</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_FGOOD */</span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"> 7454</span><span class="comment">/*</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"> 7455</span><span class="comment"> * RX_FGOOD (RO)</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span><span class="comment"> *</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span><span class="comment"> * Good received frame by ingress buffer.</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span><span class="comment"> */</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2153f7ccc098c85337ac9de94da6ae36"> 7459</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac1c8e3907116824b2faca6e9a398be8e"> 7460</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_SHIFT (0U)</span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af19999ee9384337bb717520f4afc3cb4"> 7461</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FGOOD_RX_FGOOD_SHIFT)</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span> </div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_FERROR */</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="comment">/*</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span><span class="comment"> * RX_FERROR (RO)</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"> 7466</span><span class="comment"> *</span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"> 7467</span><span class="comment"> * Bad received frame by ingress buffer.</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span><span class="comment"> */</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ac81d32ba1e7d7ad4dc0e208a6cefba"> 7469</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac20cf5bf8939f0396cc24145a167a2a2"> 7470</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_SHIFT (0U)</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a36f43b5e21463ffbba0273b7de653ab2"> 7471</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FERROR_RX_FERROR_SHIFT)</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"> 7472</span> </div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_KNOWN */</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span><span class="comment">/*</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span><span class="comment"> * RX_KNOWN (RO)</span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span><span class="comment"> *</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"> 7477</span><span class="comment"> * Number of frames passed ingress with hit by MAC Table. This includes Broadcast and non-relayed frames.</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span><span class="comment"> */</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abaf1a8c35770dfa9b0102ecd9c8de310"> 7479</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af884d18777398774437fafcf19af2248"> 7480</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_SHIFT (0U)</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a83cca0aee07d898ce1d12573d08e0b5f"> 7481</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_KNOWN_RX_KNOWN_SHIFT)</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span> </div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"> 7483</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_UNKNOWN */</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"> 7484</span><span class="comment">/*</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span><span class="comment"> * RX_UNKNOWN (RO)</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"> 7486</span><span class="comment"> *</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"> 7487</span><span class="comment"> * Number of frames passed ingress without hit by MAC table.</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"> 7488</span><span class="comment"> */</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abc69753eb2d0fc02af3d70c1b0e50618"> 7489</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63aa3e6f55c126f5051f75cadf06843e"> 7490</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_SHIFT (0U)</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a9e8a365916a938407eac20fd68ce9c"> 7491</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UNKNOWN_RX_UNKNOWN_SHIFT)</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span> </div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_UC */</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span><span class="comment">/*</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"> 7495</span><span class="comment"> * RX_UC (RO)</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"> 7496</span><span class="comment"> *</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"> 7497</span><span class="comment"> * Number of unicast frames</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"> 7498</span><span class="comment"> */</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5b9cb378b77263755ccdaaf301dc84dd"> 7499</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a715de7d57a9af69ae952e3b9e3fedac5"> 7500</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_SHIFT (0U)</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab171968dace0cbfac0436fcd1600e8f6"> 7501</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_UC_RX_UC_SHIFT)</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span> </div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_INTERN */</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"> 7504</span><span class="comment">/*</span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span><span class="comment"> * RX_INTERN (RO)</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span><span class="comment"> *</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"> 7507</span><span class="comment"> * Number of non-relay frames</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"> 7508</span><span class="comment"> */</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9f3ebe10d5b4d9479cd7f5ed124e08c2"> 7509</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37d5b849eed5c101b998201e8e511cc9"> 7510</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_SHIFT (0U)</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1d9b0c5750f41caef7b343ede6e1004e"> 7511</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_INTERN_RX_INTERN_SHIFT)</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"> 7512</span> </div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_BC */</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span><span class="comment">/*</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"> 7515</span><span class="comment"> * RX_BC (RO)</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"> 7516</span><span class="comment"> *</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span><span class="comment"> * Number of Broadcast frames</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"> 7518</span><span class="comment"> */</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a0b63aa485b3fed2a44fd365b5b03ab"> 7519</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a129d89986b6c69f3bf49790943361b45"> 7520</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_SHIFT (0U)</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abad9542a401565068c8aec2a2058a3f9"> 7521</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_BC_RX_BC_SHIFT)</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span> </div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"> 7523</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_MULTI */</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"> 7524</span><span class="comment">/*</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"> 7525</span><span class="comment"> * RX_MULTI (RO)</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"> 7526</span><span class="comment"> *</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"> 7527</span><span class="comment"> * Number of Multicast frames</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="comment"> */</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a517d09ea7910efbdcf4743b2c4f80676"> 7529</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3cbee8ce0903deca4eeb6e3a30bd7b87"> 7530</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_SHIFT (0U)</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a580691724f7c1ec13086ab6a41dc4db2"> 7531</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_MULTI_RX_MULTI_SHIFT)</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span> </div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"> 7533</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_VLAN */</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"> 7534</span><span class="comment">/*</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><span class="comment"> * RX_VLAN (RO)</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span><span class="comment"> *</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span><span class="comment"> * Number of VLAN tagged frames</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span><span class="comment"> */</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c4a8bbca3933cbc23922b4aeb7aa4dd"> 7539</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af53ec65d96b4acae950df9e87e58114d"> 7540</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_SHIFT (0U)</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8720730290e69c1d356ad4e6567a4c0c"> 7541</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_VLAN_RX_VLAN_SHIFT)</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"> 7542</span> </div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_DROP_OVFL */</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"> 7544</span><span class="comment">/*</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"> 7545</span><span class="comment"> * RX_DROP_OVFL (RO)</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span><span class="comment"> *</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span><span class="comment"> * Dropped frames by ingress overflow.</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span><span class="comment"> */</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ce5e808a24e83c76d22bdb6c39e0019"> 7549</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21a1106cae6a8c8ba5f68a8fc84f9550"> 7550</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_SHIFT (0U)</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3090ddd3e8204e6359dd631834ffd199"> 7551</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_OVFL_RX_DROP_OVFL_SHIFT)</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"> 7552</span> </div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"> 7553</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_DROP_LU */</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"> 7554</span><span class="comment">/*</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"> 7555</span><span class="comment"> * RX_DROP_LU (RO)</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span><span class="comment"> *</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span><span class="comment"> * Dropped frames by LookUp decision.</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span><span class="comment"> */</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3c83445e27ceb81501ffd9294496c7c7"> 7559</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38c4b1f75cec7d9cdc2d01a7193f70e0"> 7560</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_SHIFT (0U)</span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae20362bf2e4f4d3e4b3e71eddb2ee1bf"> 7561</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_LU_RX_DROP_LU_SHIFT)</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span> </div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_DROP_ERR */</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span><span class="comment">/*</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span><span class="comment"> * RX_DROP_ERR (RO)</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span><span class="comment"> *</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"> 7567</span><span class="comment"> * Dropped frames with error by ingress. Possible in S&amp;F mode or when frame is queued in ingress.</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"> 7568</span><span class="comment"> */</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c40b2de958b4a5040982a683ec33945"> 7569</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a49da18015b4e2039f2d43fd4e75ef408"> 7570</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_SHIFT (0U)</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c40a88bbe516e6da3ff8d404cf7a755"> 7571</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_ERR_RX_DROP_ERR_SHIFT)</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"> 7572</span> </div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"> 7573</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_DROP_VLAN */</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"> 7574</span><span class="comment">/*</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"> 7575</span><span class="comment"> * RX_DROP_VLAN (RO)</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"> 7576</span><span class="comment"> *</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span><span class="comment"> * Dropped frames by incompatible VLAN.</span></div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment"> */</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1df5a25c14e8855c96c828dd02e9edd"> 7579</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac469447194ed9193d23c628a6decf1a3"> 7580</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_SHIFT (0U)</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb052fa84825a8989dafc3e4e307eed6"> 7581</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_DROP_VLAN_RX_DROP_VLAN_SHIFT)</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"> 7582</span> </div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"> 7583</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: MONITOR_RX_COUNTER_RX_FPE_FGOOD */</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span><span class="comment">/*</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span><span class="comment"> * RX_FPE_FGOOD (RO)</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span><span class="comment"> *</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><span class="comment"> * Number of preemptable frames. Subset of RX_FGOOD</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span><span class="comment"> */</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab73703fb38062f55ceafd8b660921976"> 7589</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6efbd8ec87fc6b0995a704068d7b30ba"> 7590</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_SHIFT (0U)</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a199e584a12c1130202c1ae2217b8a84e"> 7591</a></span><span class="preprocessor">#define TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_MASK) &gt;&gt; TSW_TSNPORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD_RX_FPE_FGOOD_SHIFT)</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"> 7592</span> </div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: GPR_CTRL0 */</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span><span class="comment">/*</span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span><span class="comment"> * RXCLK_DLY_SEL (RW)</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span><span class="comment"> *</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span><span class="comment"> * delay value of rxclk_delay_chain</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span><span class="comment"> */</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ed91ea432d747f0615484ad95983608"> 7599</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_MASK (0x3F00U)</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4fa44954774925b5a5df690df02fcb92"> 7600</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aad777d09aafdb638e73f4173e7d70f92"> 7601</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_SHIFT) &amp; TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_MASK)</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2a959a8f797081632277bd7d36933e56"> 7602</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_MASK) &gt;&gt; TSW_TSNPORT_GPR_CTRL0_RXCLK_DLY_SEL_SHIFT)</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"> 7603</span> </div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"> 7604</span><span class="comment">/*</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span><span class="comment"> * TXCLK_DLY_SEL (RW)</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"> 7606</span><span class="comment"> *</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span><span class="comment"> * delay value of txclk_delay_chain</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="comment"> */</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5ae323932231c536e372208146c025d3"> 7609</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_MASK (0x3FU)</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a27dfb81bddc838c9fd1b291ee2b12a73"> 7610</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fef1d70f7a91c7b65ffecccf09c35e0"> 7611</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_SHIFT) &amp; TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_MASK)</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac043258707fdf6338e55abedf3c068e"> 7612</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_MASK) &gt;&gt; TSW_TSNPORT_GPR_CTRL0_TXCLK_DLY_SEL_SHIFT)</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span> </div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"> 7614</span><span class="comment">/* Bitfield definition for register of struct array TSNPORT: GPR_CTRL2 */</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span><span class="comment">/*</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"> 7616</span><span class="comment"> * MAC_SPEED (RW)</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span><span class="comment"> *</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"> 7618</span><span class="comment"> * mac speed</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span><span class="comment"> */</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a376d55cf5acdb86744c0bcfa5b49c99e"> 7620</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_MASK (0x300000UL)</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaecccdf0bcbe4c57293c9e4a01dd7b5b"> 7621</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_SHIFT (20U)</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a95d33c2e965f18ad6eaa2db68ed3774e"> 7622</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_SHIFT) &amp; TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_MASK)</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad5f759c1fe1354fea5613095b67d470f"> 7623</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_MASK) &gt;&gt; TSW_TSNPORT_GPR_CTRL2_MAC_SPEED_SHIFT)</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span> </div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span><span class="comment">/*</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span><span class="comment"> * PAD_OE_ETH_REFCLK (RW)</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span><span class="comment"> *</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span><span class="comment"> * refclock output enable when rmii</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"> 7629</span><span class="comment"> */</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a070c610867fdc93731d983a5b7eca481"> 7630</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_MASK (0x80000UL)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30b62bcbb1324936c2719dc7e57f3b39"> 7631</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_SHIFT (19U)</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a884903b3012fe7030bbabb829dfc9be0"> 7632</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_SHIFT) &amp; TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_MASK)</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0fdafd0eedad817a44d04948dcfafc73"> 7633</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_MASK) &gt;&gt; TSW_TSNPORT_GPR_CTRL2_PAD_OE_ETH_REFCLK_SHIFT)</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"> 7634</span> </div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span><span class="comment">/*</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span><span class="comment"> * PHY_INTF_SEL (RW)</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"> 7637</span><span class="comment"> *</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span><span class="comment"> * phy interface select</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span><span class="comment"> */</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2a49278a1905b18b354f84928971e7b"> 7640</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_MASK (0xE000U)</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c74b7898ba7734936e777d576752fc6"> 7641</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_SHIFT (13U)</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e418a1dc139991d1b3796724a529dcd"> 7642</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_SHIFT) &amp; TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_MASK)</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6ad2d4df721c96b84e63d0a921843146"> 7643</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_MASK) &gt;&gt; TSW_TSNPORT_GPR_CTRL2_PHY_INTF_SEL_SHIFT)</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span> </div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"> 7645</span><span class="comment">/*</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"> 7646</span><span class="comment"> * RMII_TXCLK_SEL (RW)</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span><span class="comment"> *</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span><span class="comment"> * txclk select control for RMII</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span><span class="comment"> */</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad1e707e06b06b21453de347bd40ec987"> 7650</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_MASK (0x400U)</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a04b8fcb81d0908e6f7c6bf30bb32a8bc"> 7651</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_SHIFT (10U)</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba134bd2527191b7d8a5ca0014f9c59f"> 7652</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_SHIFT) &amp; TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_MASK)</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a547c52bd479ed86b6949b1c1528660f7"> 7653</a></span><span class="preprocessor">#define TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_GET(x) (((uint32_t)(x) &amp; TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_MASK) &gt;&gt; TSW_TSNPORT_GPR_CTRL2_RMII_TXCLK_SEL_SHIFT)</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"> 7654</span> </div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span> </div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span> </div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">/* HITMEM register group index macro definition */</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8cdc1cc56148d4a964a0fa4b98b649e3"> 7658</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_1 (0UL)</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a56037087e78c21b9b0521bdec1faa643"> 7659</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_2 (1UL)</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3d9f3cc0c7e71f1c52c94297f5f815ea"> 7660</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_3 (2UL)</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af1f875e291ca20e511d1cf9ddeaefc7e"> 7661</a></span><span class="preprocessor">#define TSW_HITMEM_HITMEM_REG_4 (3UL)</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"> 7662</span> </div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span><span class="comment">/* QCI_CNT register group index macro definition */</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a17b24964a83dcd1a4eb78f53b0b9b623"> 7664</a></span><span class="preprocessor">#define TSW_QCI_CNT_CENTRAL_QCI_CNT0 (0UL)</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab09b20d3e67c921130c0ad1370fad8f7"> 7665</a></span><span class="preprocessor">#define TSW_QCI_CNT_CENTRAL_QCI_CNT1 (1UL)</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a212dbee9cc77df0448327cce7b66b2a0"> 7666</a></span><span class="preprocessor">#define TSW_QCI_CNT_CENTRAL_QCI_CNT2 (2UL)</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73509b18f9e20d25871e2d956db5ce7d"> 7667</a></span><span class="preprocessor">#define TSW_QCI_CNT_CENTRAL_QCI_CNT3 (3UL)</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af880697687dcb079e315bf1a968a7074"> 7668</a></span><span class="preprocessor">#define TSW_QCI_CNT_CENTRAL_QCI_CNT4 (4UL)</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef554fce755cd58c6c58476d290a3fba"> 7669</a></span><span class="preprocessor">#define TSW_QCI_CNT_CENTRAL_QCI_CNT5 (5UL)</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span> </div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span><span class="comment">/* EGFRCNT register group index macro definition */</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a94d72939a269a553ab691f173240c37e"> 7672</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT0 (0UL)</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa3148cc88e8bd55f5466291e6e20cb15"> 7673</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT1 (1UL)</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8bef63ce81fad84ab3b1f6eeab8e4ba2"> 7674</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT2 (2UL)</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab4ed6c2305ccb3efe444e194d67ddf54"> 7675</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT3 (3UL)</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c1d173b6f0e675f325072186511200b"> 7676</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT4 (4UL)</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4059784722e40c08a7b9c869b8f657cd"> 7677</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT5 (5UL)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad31525592c0d56d263d88eba2d4bc483"> 7678</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT6 (6UL)</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a60e35954e71e6eaae7404665f47989c9"> 7679</a></span><span class="preprocessor">#define TSW_EGFRCNT_CPU_PORT_EGRESS_FRER_CNT7 (7UL)</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"> 7680</span> </div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"> 7681</span><span class="comment">/* IGFRCNT register group index macro definition */</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a437fd8fdce856179a8df10b90162b644"> 7682</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT0 (0UL)</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a959b9359dae3f18cef5380582ac657e9"> 7683</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT1 (1UL)</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a058810cb82ab587be31345f31141df44"> 7684</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT2 (2UL)</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af94c961310d3312a124801805f874188"> 7685</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT3 (3UL)</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afa5f6d0de6a2126c317d4f1dfa6caa90"> 7686</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT4 (4UL)</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aadbc36e96274c96d02f144dd2e9744a2"> 7687</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT5 (5UL)</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3380adb3b7c7f1cebe16a1fb38798c30"> 7688</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT6 (6UL)</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af28afc6fe630a0c2fb1bb652bd87caf8"> 7689</a></span><span class="preprocessor">#define TSW_IGFRCNT_CPU_PORT_IGRESS_FRER_CNT7 (7UL)</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"> 7690</span> </div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><span class="comment">/* MAC register group index macro definition */</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa75a178209f1f53fc9da42953cbf5d13"> 7692</a></span><span class="preprocessor">#define TSW_MAC_EM1 (0UL)</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50b7ae5e83e19cc7d63a5ed9e9f83eb9"> 7693</a></span><span class="preprocessor">#define TSW_MAC_PM1 (1UL)</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"> 7694</span> </div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"> 7695</span><span class="comment">/* TSYNTMR register group index macro definition */</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a39cf8ff53b4c021219fded4987260f76"> 7696</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_TSYN_TMR0 (0UL)</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1fe2d78c1981cccfb790821b6b570fc1"> 7697</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_TSYN_TMR1 (1UL)</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a838433db1c601304b5c9605efcce2a33"> 7698</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_TSYN_TMR2 (2UL)</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b4315af9ced6b2f82b09a473e0558b8"> 7699</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_TSYN_TMR3 (3UL)</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac9cd7afcb820ab56f2f8f5883e58ad4d"> 7700</a></span><span class="preprocessor">#define TSW_TSNPORT_TSYNTMR_TSYN_TMR4 (4UL)</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span> </div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"> 7702</span><span class="comment">/* RXDATA register group index macro definition */</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2838b909efe2ea1b9593a54530ee53ee"> 7703</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD0 (0UL)</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a23edbff035f2ee0beb48ee70780f8a3e"> 7704</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD1 (1UL)</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a75533650edefc7c4fa9951c10bf39e19"> 7705</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD2 (2UL)</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aead9af0ae2b90f1209d799fd3b0a9426"> 7706</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD3 (3UL)</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1db7ca03489272ec06e1bce9ddb98d80"> 7707</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD4 (4UL)</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c459f6983b18a34b1208846c8d760d3"> 7708</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD5 (5UL)</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae8b7481c6c6af97e3866476b3d7acf3"> 7709</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD6 (6UL)</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2b44d97a41c4295cd032f893ea27f12"> 7710</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD7 (7UL)</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26e004026929f8dc70d2c726a0d7bbfa"> 7711</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD8 (8UL)</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9ef5eb23701ee5f28b73f4dc281266df"> 7712</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD9 (9UL)</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad533e0ce1a979a9337b342061387e88a"> 7713</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD10 (10UL)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac7d7f10fdcd51824cfa08a2985b4acba"> 7714</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD11 (11UL)</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a13e25c1b884cbe27ab7802f7a660d4c0"> 7715</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD12 (12UL)</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af2e2d7e217d7cf556d61ed9ca369f5d5"> 7716</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD13 (13UL)</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac51c890aaec20798035fdcb280ae6b67"> 7717</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD14 (14UL)</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3bec00b27dbf00735da8e335809d7663"> 7718</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD15 (15UL)</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb0461253a7a02fadf7a4ef7af2f4dd4"> 7719</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD16 (16UL)</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a197a1fca1a2f14e6d59818c2a95e5377"> 7720</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD17 (17UL)</span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4492a74bb0d5d0c0a7b9e6251a59a8b"> 7721</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD18 (18UL)</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab35f1fa16b37ae5becaacde22abcb6e9"> 7722</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD19 (19UL)</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9550eed583942fbe6d74366ac51b6f48"> 7723</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD20 (20UL)</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a913e57d9bd48ff1e6e0bf3790369132d"> 7724</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD21 (21UL)</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac111697c699b486f117929c8779c9ca2"> 7725</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD22 (22UL)</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a118606a1609328804bbc30e1580418a8"> 7726</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD23 (23UL)</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a40ac20fbe79311bef52695d5266d0d60"> 7727</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD24 (24UL)</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c6ce4303ac7fcbe476b25afeada809b"> 7728</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD25 (25UL)</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aba7a0a0ac76da82351913dfec474de59"> 7729</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD26 (26UL)</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9dbbc0d320d91ea96cca1cb76e07acd3"> 7730</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD27 (27UL)</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae77693ecb748a79f093bea7dc4b59997"> 7731</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD28 (28UL)</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e88f780a0fcb1d4559124ee1d499e2c"> 7732</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD29 (29UL)</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a481bc77d0748df9af43e46273d0e65ef"> 7733</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD30 (30UL)</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0429150c0a2264c0f72c3ae853c2619d"> 7734</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD31 (31UL)</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a933c8bf7138ae9dd22222029ea98eccb"> 7735</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD32 (32UL)</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8b6b493b12d58123d46abcdbd4d1a05d"> 7736</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD33 (33UL)</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5abcf7e18502fb337ef35af799bac4d8"> 7737</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD34 (34UL)</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a462482ba0b1866b2723eecfd789f386b"> 7738</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD35 (35UL)</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4169d7d01d6392582e5b1a073c4dbde8"> 7739</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD36 (36UL)</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a124d29b1c05b3ab0963da099bd8aeb0e"> 7740</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD37 (37UL)</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a195a55a9d1ef788a619509ff45bebc7c"> 7741</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD38 (38UL)</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a610d0d468ce08a7d16b6021465743550"> 7742</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD39 (39UL)</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2cb74beddfcd0ff95af8a66d57b4a8e2"> 7743</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD40 (40UL)</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb9affd83a4e916ca47db38f768a0c76"> 7744</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD41 (41UL)</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0bc9d98164e4f78df17e5f330fa6a9fa"> 7745</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD42 (42UL)</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2972778af0d72f43902c0f84f945e2af"> 7746</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD43 (43UL)</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78e55980c7cb66aadd59fcf703f06d0b"> 7747</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD44 (44UL)</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25e365a8c72e7c0846f307a77c7ce3d1"> 7748</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD45 (45UL)</span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace9efdc9b409dd2b641dce325b4a42b5"> 7749</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD46 (46UL)</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1982c04d727db785d8f61e3086bcec1a"> 7750</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD47 (47UL)</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9fc74dac5d1ff3357cbbf8ca120ab4e6"> 7751</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD48 (48UL)</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a08d72713b4840eb4cbbe2c0bd4f2d505"> 7752</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD49 (49UL)</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a02c619fa8826734247d2e374bb32cccc"> 7753</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD50 (50UL)</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0d1f03553a2d7c6d735d8eb79dc6de2"> 7754</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD51 (51UL)</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a845c005905573864e73ceb2aeb2d559c"> 7755</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD52 (52UL)</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad8ffa14ee82deca01fa8e28062bd71c4"> 7756</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD53 (53UL)</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a070ba0f45a81bca2e862ca6c5b2dea21"> 7757</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD54 (54UL)</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa7d02761538abd2c40fcf59b3a237427"> 7758</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD55 (55UL)</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a59957b79885f6430de97603c8605d556"> 7759</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD56 (56UL)</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a573697f9e0347f2e7298ca341d39efe5"> 7760</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD57 (57UL)</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec72a216877a16c633bf406bcd07d1df"> 7761</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD58 (58UL)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28ed4ae2c2d72c16725a6e6ba06953ef"> 7762</a></span><span class="preprocessor">#define TSW_TSNPORT_RXDATA_TSYN_RXBUF_DATA_WORD59 (59UL)</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span> </div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span><span class="comment">/* TXDATA register group index macro definition */</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa5ca4d0dede262496034ab01691a11ba"> 7765</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD0 (0UL)</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae252947091c04a5905c995acdf80ff78"> 7766</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD1 (1UL)</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a974ed9e13a56b8efe56787900dfe0261"> 7767</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD2 (2UL)</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf53cf29aae1eb3917ee43f127276ea4"> 7768</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD3 (3UL)</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1543ad6db6a62adc727c3af808e0498c"> 7769</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD4 (4UL)</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff870a1c3fd7a3d1ab56e37bc3c9ea1b"> 7770</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD5 (5UL)</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a09ef973959c0aed7fe652ceadd32a027"> 7771</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD6 (6UL)</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aca105bb214febd43f0bc2f4c788a1e0a"> 7772</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD7 (7UL)</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a402731a81c494d26669c00d6a9e82247"> 7773</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD8 (8UL)</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a94d804d7d51ad08fb7784b8122faf527"> 7774</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD9 (9UL)</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac4d91d14f3bbf87a0ba6cb2723b055c0"> 7775</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD10 (10UL)</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a51f8f15f8df2d1bf4d32273dc4cbc10b"> 7776</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD11 (11UL)</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0edbcaa716eb4a5c4476e332e4f530e2"> 7777</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD12 (12UL)</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a687ab2dc0222529f866b79adea781c74"> 7778</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD13 (13UL)</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2b1619c4afd08b86436af4b3a964429e"> 7779</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD14 (14UL)</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3fc48ee3bbfe1d281d571564f95f8329"> 7780</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD15 (15UL)</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a158b01539acf69bbb542a2eb6d2fa70e"> 7781</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD16 (16UL)</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac912e7ee2171598ab5c96d000f3dfee4"> 7782</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD17 (17UL)</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af7dbb0d6fe88cbcf1518ecd21314fd2a"> 7783</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD18 (18UL)</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a174cbb23add1bb78bc5279c52be00baa"> 7784</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD19 (19UL)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad2434f88dc96efd14bd77c40799e1fa8"> 7785</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD20 (20UL)</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9527069a2537db457877ce9b79c680fa"> 7786</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD21 (21UL)</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6cac200907b8359c37ca737c6700247c"> 7787</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD22 (22UL)</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac7a9953fea05186dfa038634aa2ec983"> 7788</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD23 (23UL)</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a82fbf10986f23a83490669fcfab46ec2"> 7789</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD24 (24UL)</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa350af4c65e9fd4cf3f78851454a6802"> 7790</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD25 (25UL)</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ae37b6ce38978defc5392e7588b35c9"> 7791</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD26 (26UL)</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a705010b7f2ffb93365224b6e3c5e9a84"> 7792</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD27 (27UL)</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a709c81b6d3a202170d72c33f9bdb2fe6"> 7793</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD28 (28UL)</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2352fa55795807e450ac939859d16f88"> 7794</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD29 (29UL)</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a731c694df7f47e8405bac60b38ace463"> 7795</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD30 (30UL)</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52d933a223d9799ea9e91b60da1d4705"> 7796</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD31 (31UL)</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a20b6ee106f18c33fc2189322cf23951a"> 7797</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD32 (32UL)</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad10ab28179aae5c33cca8d68cc28d565"> 7798</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD33 (33UL)</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6f319961caef104829a78aa7245d4a8"> 7799</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD34 (34UL)</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab55d9e65d47ff37574eea49522fca782"> 7800</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD35 (35UL)</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37ab000ebb4cc84e01b8343b18f8559d"> 7801</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD36 (36UL)</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c86a730391572e00160706dee9f34f8"> 7802</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD37 (37UL)</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a880a8ef7cf541f2b6d37a4ea167e7f15"> 7803</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD38 (38UL)</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3f95812ad3c658ea29df467d1d5c0053"> 7804</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD39 (39UL)</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a572a53fff26ea1a90d3831568a8a3f56"> 7805</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD40 (40UL)</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abcfa920b76373f09497112ce94330611"> 7806</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD41 (41UL)</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9c9d1f356fabc490194fc92b730896a"> 7807</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD42 (42UL)</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2b00aa6919e3b44340fa652701e0297c"> 7808</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD43 (43UL)</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30623517362f7309e1d2e9715527d7b3"> 7809</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD44 (44UL)</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa553ca7c1da6397df1889b1a170717da"> 7810</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD45 (45UL)</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c340dd70b8ea0adaa27ca357e606cd0"> 7811</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD46 (46UL)</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2e6d4882aa4fbdaff1bb53e4afd86be1"> 7812</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD47 (47UL)</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a520c2c20ed14d895766a5dce453217df"> 7813</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD48 (48UL)</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9485e0d71f85bac9a7f955a52e8419b"> 7814</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD49 (49UL)</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3924440774a47415635982a3715d6c59"> 7815</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD50 (50UL)</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00b217380e614b6dfca3c173ace17402"> 7816</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD51 (51UL)</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a43d470e28f155c38f2182415ee4d42e8"> 7817</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD52 (52UL)</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a29ea54599277fe89f3d7faaf81ce9d79"> 7818</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD53 (53UL)</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af910180233bb5439f7143fd93820b3fc"> 7819</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD54 (54UL)</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2062d3baf8b1c400b998932a5049b647"> 7820</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD55 (55UL)</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a74b6c54a22727b7c1978e0e395a5dbf9"> 7821</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD56 (56UL)</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad02fde3e3e85ff8b3fd34f0ad7562717"> 7822</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD57 (57UL)</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad667cbf3fb600b0e5dddcf53cb42a2c5"> 7823</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD58 (58UL)</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0ed0afd7d708af31e710af2ede7aad15"> 7824</a></span><span class="preprocessor">#define TSW_TSNPORT_BIN_TXDATA_TSYN_TXBUF_BIN0_DATA_WORD59 (59UL)</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span> </div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span><span class="comment">/* BIN register group index macro definition */</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb461d24a1f6173e52e6e0a855044321"> 7827</a></span><span class="preprocessor">#define TSW_BIN_TX0 (0UL)</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a85333b7e4aba7f41bd5a3b71213542ad"> 7828</a></span><span class="preprocessor">#define TSW_BIN_TX1 (1UL)</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad735be84a2a7c26860af25d33e02b246"> 7829</a></span><span class="preprocessor">#define TSW_BIN_TX2 (2UL)</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9f494a5ccdb05754741e99734f892997"> 7830</a></span><span class="preprocessor">#define TSW_BIN_TX3 (3UL)</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a755a9ec3f15024ea811a05318fa564f3"> 7831</a></span><span class="preprocessor">#define TSW_BIN_TX4 (4UL)</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#add0b73564f6533e95a9a90ed8ed274ea"> 7832</a></span><span class="preprocessor">#define TSW_BIN_TX5 (5UL)</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abdbde36fbabfb282d8a29dade8c8f891"> 7833</a></span><span class="preprocessor">#define TSW_BIN_TX6 (6UL)</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae7672b6bef3f319405ee5704237d384a"> 7834</a></span><span class="preprocessor">#define TSW_BIN_TX7 (7UL)</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span> </div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span><span class="comment">/* MXSDU register group index macro definition */</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8ceadbc9c829c89744266d556a936b37"> 7837</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU0 (0UL)</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a39363125cf92d05a521da776309821e7"> 7838</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU1 (1UL)</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a47a29e0497629898b380314c979526ac"> 7839</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU2 (2UL)</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a91327db9420f01326763bacc91a60202"> 7840</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU3 (3UL)</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af924c70bf2aad61f0d2d00aaed7b8cca"> 7841</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU4 (4UL)</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9a61ee8e6396748ad2d934287c3b9495"> 7842</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU5 (5UL)</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c8369310c5d59facdfe82d577d640ce"> 7843</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU6 (6UL)</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3e7d90dd64523920edbf9e3865b8f4b1"> 7844</a></span><span class="preprocessor">#define TSW_TSNPORT_MXSDU_TSN_SHAPER_MXSDU7 (7UL)</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span> </div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span><span class="comment">/* TXSEL register group index macro definition */</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a171438ff2a58264b6271e09543101c2f"> 7847</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL0 (0UL)</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a993057872e19b86ae09a0564f1ec4bf6"> 7848</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL1 (1UL)</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adf10c5fa9a00e59cbd6cfec8c9b2bfb4"> 7849</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL2 (2UL)</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6c849804362d2409d1d8ffb369426177"> 7850</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL3 (3UL)</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac7de3e41c0176ef34c1fec305c2fcbd7"> 7851</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL4 (4UL)</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2c09cbffdd9de0bc7f7ad650d5c6768e"> 7852</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL5 (5UL)</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c93757308ddd17c248a9da500f5b7cf"> 7853</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL6 (6UL)</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae63c695db676730d059aa86df9d994bb"> 7854</a></span><span class="preprocessor">#define TSW_TSNPORT_TXSEL_TSN_SHAPER_TXSEL7 (7UL)</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span> </div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span><span class="comment">/* IDSEL register group index macro definition */</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8850305faf136a192b823a8d08722a9f"> 7857</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL0 (0UL)</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b678d89f9f3137601de42a5678b8633"> 7858</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL1 (1UL)</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a37abfc16eb7dae89807a45bba5fd8bfe"> 7859</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL2 (2UL)</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab16da680161e0b6f3faac6727cda841d"> 7860</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL3 (3UL)</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afb8cfab3b6f64422deb9f347065c99b7"> 7861</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL04 (4UL)</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaf881c3e75f4a3a877e68d0dce57fe7c"> 7862</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL5 (5UL)</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf9408c90aaa56cdb7a1f1578c19cf8c"> 7863</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL6 (6UL)</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30192d50cf4ff2b21252fb2e8f1338cd"> 7864</a></span><span class="preprocessor">#define TSW_TSNPORT_IDSEL_TSN_SHAPER_IDSEL7 (7UL)</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span> </div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span><span class="comment">/* MXTK register group index macro definition */</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a818ee839c2d08a4a4848212ee70d98d5"> 7867</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK0 (0UL)</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4b18d6912a9eabfc6c551f296388386f"> 7868</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK1 (1UL)</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a89df074992a16d6ba3af1b1dc8b30333"> 7869</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK2 (2UL)</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afd2aa595b495d7f5e059fc46b2c017a9"> 7870</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK3 (3UL)</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a61faea89f011e84a63c32e01ad5f4b2c"> 7871</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK4 (4UL)</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7bb2f026a9e81efb6f0d86512ca71874"> 7872</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK5 (5UL)</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6380337358362309c5f78c400ca4a7da"> 7873</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK6 (6UL)</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1a214440920a1d43f50bf0347a94c6bb"> 7874</a></span><span class="preprocessor">#define TSW_TSNPORT_MXTK_TSN_SHAPER_MXTK7 (7UL)</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span> </div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span><span class="comment">/* TXOV register group index macro definition */</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae09ca9178dd78cd266fd431d10327fc9"> 7877</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV0 (0UL)</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abea8741d98b5b7a4bdea6b58b0d68c57"> 7878</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV1 (1UL)</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abdea2648079fa3c28d158ac1ba1df5ed"> 7879</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV2 (2UL)</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad05444f25c2cefc13ef0d6d7d44e3406"> 7880</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV3 (3UL)</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7621ffd38b06403b98e6a16acf436d5f"> 7881</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV4 (4UL)</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a64a29622a22c6f89298a3b4bd2d82e29"> 7882</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV5 (5UL)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aecefec1812fca98409ac8e15aff150e4"> 7883</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV6 (6UL)</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a30c726474c2106b86ccc29a44635a3d2"> 7884</a></span><span class="preprocessor">#define TSW_TSNPORT_TXOV_TSN_SHAPER_TXOV7 (7UL)</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"> 7885</span> </div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"> 7886</span><span class="comment">/* SHACL register group index macro definition */</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a383d000a659ecbedfa44e49f0325205c"> 7887</a></span><span class="preprocessor">#define TSW_SHACL_ENT0 (0UL)</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad5bb1236d522ed11d7356d5e2d171016"> 7888</a></span><span class="preprocessor">#define TSW_SHACL_ENT1 (1UL)</span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac70b0b1615dbca7caca546f1d1b1039b"> 7889</a></span><span class="preprocessor">#define TSW_SHACL_ENT2 (2UL)</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8e00d36987ca8cacebd46e89e22db5f2"> 7890</a></span><span class="preprocessor">#define TSW_SHACL_ENT3 (3UL)</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a95fd12136e04949a9b5c143e32cf595b"> 7891</a></span><span class="preprocessor">#define TSW_SHACL_ENT4 (4UL)</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00db41f024d0ebdbfd1f79918ea0913a"> 7892</a></span><span class="preprocessor">#define TSW_SHACL_ENT5 (5UL)</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b2af9a52e60babb6c5222fac81f589a"> 7893</a></span><span class="preprocessor">#define TSW_SHACL_ENT6 (6UL)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a70139c63794f7e65c5e30f3ca2a0d438"> 7894</a></span><span class="preprocessor">#define TSW_SHACL_ENT7 (7UL)</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac1cc71c5556bb0da59ead40e8c3e7d9a"> 7895</a></span><span class="preprocessor">#define TSW_SHACL_ENT8 (8UL)</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acb5b94aa122bdf3fa552e96b95a9f652"> 7896</a></span><span class="preprocessor">#define TSW_SHACL_ENT9 (9UL)</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afeba9dae0880c20c893c74baa513da6d"> 7897</a></span><span class="preprocessor">#define TSW_SHACL_ENT10 (10UL)</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6fb4ccf2124bf629a3f8ea7a9d422184"> 7898</a></span><span class="preprocessor">#define TSW_SHACL_ENT11 (11UL)</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8322ac4517162c56a69035830a040ef8"> 7899</a></span><span class="preprocessor">#define TSW_SHACL_ENT12 (12UL)</span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae1bf88bc3b96ce739ed359cb3be906e3"> 7900</a></span><span class="preprocessor">#define TSW_SHACL_ENT13 (13UL)</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a502f85cdadb2222e26c024ca1b87e071"> 7901</a></span><span class="preprocessor">#define TSW_SHACL_ENT14 (14UL)</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a350c027f41a5d13c9856b6cfd7da530c"> 7902</a></span><span class="preprocessor">#define TSW_SHACL_ENT15 (15UL)</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a598984ec5b7c72a92cf87c391639872c"> 7903</a></span><span class="preprocessor">#define TSW_SHACL_ENT16 (16UL)</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a482b534c2335a90f45fddd4d2a501094"> 7904</a></span><span class="preprocessor">#define TSW_SHACL_ENT17 (17UL)</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a796976654e51b0d5d88f252a6e95725b"> 7905</a></span><span class="preprocessor">#define TSW_SHACL_ENT18 (18UL)</span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa287399a165e7b6e552c4cbd3dd88554"> 7906</a></span><span class="preprocessor">#define TSW_SHACL_ENT19 (19UL)</span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a42908a7754c0f47dc87589bb8262163a"> 7907</a></span><span class="preprocessor">#define TSW_SHACL_ENT20 (20UL)</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abfe0583d42a9a1e0879b63eddead985a"> 7908</a></span><span class="preprocessor">#define TSW_SHACL_ENT21 (21UL)</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a61aae1ae06e6291620d448d31dca29f4"> 7909</a></span><span class="preprocessor">#define TSW_SHACL_ENT22 (22UL)</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afe8e552bccbb122efe24e979ae8ee769"> 7910</a></span><span class="preprocessor">#define TSW_SHACL_ENT23 (23UL)</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c0a6d892b2f474fda9cff83af71f363"> 7911</a></span><span class="preprocessor">#define TSW_SHACL_ENT24 (24UL)</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7c7305507615c54ef36fc99fdd047484"> 7912</a></span><span class="preprocessor">#define TSW_SHACL_ENT25 (25UL)</span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8d2c1557a8461400b90d8a41c67b9732"> 7913</a></span><span class="preprocessor">#define TSW_SHACL_ENT26 (26UL)</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad3ba5b7a0a0ab55e70bf33046294ae95"> 7914</a></span><span class="preprocessor">#define TSW_SHACL_ENT27 (27UL)</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac63f71c1f41871a57aec45ca8f2de2d5"> 7915</a></span><span class="preprocessor">#define TSW_SHACL_ENT28 (28UL)</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84e6d9b886506ab7011b3d783c1aa9d2"> 7916</a></span><span class="preprocessor">#define TSW_SHACL_ENT29 (29UL)</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a758390392f103fb7ff796a3a645f10f4"> 7917</a></span><span class="preprocessor">#define TSW_SHACL_ENT30 (30UL)</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af85347f95f0ed5c7dbf49b89a19caa54"> 7918</a></span><span class="preprocessor">#define TSW_SHACL_ENT31 (31UL)</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad299b98757662fe78ea2f271e7a4b3f7"> 7919</a></span><span class="preprocessor">#define TSW_SHACL_ENT32 (32UL)</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00ca8c0c007b6b7764e293d6a10e46b0"> 7920</a></span><span class="preprocessor">#define TSW_SHACL_ENT33 (33UL)</span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99c8b25d813e83b561b9ef074ecef143"> 7921</a></span><span class="preprocessor">#define TSW_SHACL_ENT34 (34UL)</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aefed81daea0fa70f6e6616c64c123842"> 7922</a></span><span class="preprocessor">#define TSW_SHACL_ENT35 (35UL)</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab20b49355b58501d2f0f04b64f850a9f"> 7923</a></span><span class="preprocessor">#define TSW_SHACL_ENT36 (36UL)</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1a8b107363485d3e36cabef599840a30"> 7924</a></span><span class="preprocessor">#define TSW_SHACL_ENT37 (37UL)</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a184136253201574baa0cb3a3411af32e"> 7925</a></span><span class="preprocessor">#define TSW_SHACL_ENT38 (38UL)</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a21fa64822a73d9357592c14e787c1d1e"> 7926</a></span><span class="preprocessor">#define TSW_SHACL_ENT39 (39UL)</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab305c7d0e29a4a117abf3e44c9bd04f5"> 7927</a></span><span class="preprocessor">#define TSW_SHACL_ENT40 (40UL)</span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac818ce87a6c55e1398a5a3621a272cd"> 7928</a></span><span class="preprocessor">#define TSW_SHACL_ENT41 (41UL)</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28c7f4dcf034b3643afedb45001cbbca"> 7929</a></span><span class="preprocessor">#define TSW_SHACL_ENT42 (42UL)</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7df732ff77c9586903c6fa30870cfdf8"> 7930</a></span><span class="preprocessor">#define TSW_SHACL_ENT43 (43UL)</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a49817dfe6d7097d794900224ed7e4add"> 7931</a></span><span class="preprocessor">#define TSW_SHACL_ENT44 (44UL)</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aac11ce456ef99f86f3583fdcfe4fc442"> 7932</a></span><span class="preprocessor">#define TSW_SHACL_ENT45 (45UL)</span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5f45cebd8b0e8ab1d6903f179722c5a8"> 7933</a></span><span class="preprocessor">#define TSW_SHACL_ENT46 (46UL)</span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a789b331f51b2e1b9ba215894e530f880"> 7934</a></span><span class="preprocessor">#define TSW_SHACL_ENT47 (47UL)</span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a31d93a563b388373fedf20652542354b"> 7935</a></span><span class="preprocessor">#define TSW_SHACL_ENT48 (48UL)</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae8996be95f84a218215334a5021ac09f"> 7936</a></span><span class="preprocessor">#define TSW_SHACL_ENT49 (49UL)</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad0fd915d6c500118c5cdeb2cde60630c"> 7937</a></span><span class="preprocessor">#define TSW_SHACL_ENT50 (50UL)</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae35886919179c16d9688014d194a65b0"> 7938</a></span><span class="preprocessor">#define TSW_SHACL_ENT51 (51UL)</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a754ad653d53c1669449d7bfe2b981b1b"> 7939</a></span><span class="preprocessor">#define TSW_SHACL_ENT52 (52UL)</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb65b4bed41c3477fa83248e58185e82"> 7940</a></span><span class="preprocessor">#define TSW_SHACL_ENT53 (53UL)</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9b35ee0d2833707018d0a910cc5202ab"> 7941</a></span><span class="preprocessor">#define TSW_SHACL_ENT54 (54UL)</span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3ecef6ee05b2beeb17739f1ad189b9e5"> 7942</a></span><span class="preprocessor">#define TSW_SHACL_ENT55 (55UL)</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5d4de0348a2899bcaef243fd0f2337d5"> 7943</a></span><span class="preprocessor">#define TSW_SHACL_ENT56 (56UL)</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a63759e823400cb49137b5869b753faee"> 7944</a></span><span class="preprocessor">#define TSW_SHACL_ENT57 (57UL)</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a99d160ac7d13e66b89bf2d4ff6890643"> 7945</a></span><span class="preprocessor">#define TSW_SHACL_ENT58 (58UL)</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2cf4d57ec80fd6d2278754f2196da7a2"> 7946</a></span><span class="preprocessor">#define TSW_SHACL_ENT59 (59UL)</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af0a1fd8c509bcafc59b342031140e65e"> 7947</a></span><span class="preprocessor">#define TSW_SHACL_ENT60 (60UL)</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9f7edba7d5a420c63c0ca2f54d7203db"> 7948</a></span><span class="preprocessor">#define TSW_SHACL_ENT61 (61UL)</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f8358d60fb19d892f1dc1f128d7bec3"> 7949</a></span><span class="preprocessor">#define TSW_SHACL_ENT62 (62UL)</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6bbcb3488b6d2562f2039ddbd76b5b1b"> 7950</a></span><span class="preprocessor">#define TSW_SHACL_ENT63 (63UL)</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a301e42c6fd7b36eebcc70a0c7c0f95f7"> 7951</a></span><span class="preprocessor">#define TSW_SHACL_ENT64 (64UL)</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a766cda130c93ca469ca9f352f43d9458"> 7952</a></span><span class="preprocessor">#define TSW_SHACL_ENT65 (65UL)</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1eb122c1be6cf175b312afe8116d7853"> 7953</a></span><span class="preprocessor">#define TSW_SHACL_ENT66 (66UL)</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa0df20fc55223db0662f6fe7b3000ad3"> 7954</a></span><span class="preprocessor">#define TSW_SHACL_ENT67 (67UL)</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a33ed14f20a8c5fb0b4322597f36b0d08"> 7955</a></span><span class="preprocessor">#define TSW_SHACL_ENT68 (68UL)</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8609a7ad5fe3b6acea1e25f4544ca9c6"> 7956</a></span><span class="preprocessor">#define TSW_SHACL_ENT69 (69UL)</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a18d07c41e419e132bdd8a2425a5cb905"> 7957</a></span><span class="preprocessor">#define TSW_SHACL_ENT70 (70UL)</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aed3ac6458b1b28642405c3a506232a80"> 7958</a></span><span class="preprocessor">#define TSW_SHACL_ENT71 (71UL)</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab90d17c700d7fac33f31857ae23fcf8a"> 7959</a></span><span class="preprocessor">#define TSW_SHACL_ENT72 (72UL)</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a325d3a9bb1d84df97343b16092c60f91"> 7960</a></span><span class="preprocessor">#define TSW_SHACL_ENT73 (73UL)</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52d32aa7b9e09717437d3ee2bd52c5e1"> 7961</a></span><span class="preprocessor">#define TSW_SHACL_ENT74 (74UL)</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6f7449fc6147f186227d7cee46c5f4ad"> 7962</a></span><span class="preprocessor">#define TSW_SHACL_ENT75 (75UL)</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a826dcea915710e1bfba21c70f9a4bd27"> 7963</a></span><span class="preprocessor">#define TSW_SHACL_ENT76 (76UL)</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3aff716cb003b2463dfb57bc4ffdf666"> 7964</a></span><span class="preprocessor">#define TSW_SHACL_ENT77 (77UL)</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adb0a29c18e40cd9f590861bf1e47e486"> 7965</a></span><span class="preprocessor">#define TSW_SHACL_ENT78 (78UL)</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2be8c8d59f864cab5b5111c18d243471"> 7966</a></span><span class="preprocessor">#define TSW_SHACL_ENT79 (79UL)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab2a25393cb258f799c0a9efd258d0417"> 7967</a></span><span class="preprocessor">#define TSW_SHACL_ENT80 (80UL)</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a98ad290aa791319ce66341ec148ec453"> 7968</a></span><span class="preprocessor">#define TSW_SHACL_ENT81 (81UL)</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a01ae268a05db9a6c9f34abcc48aaf49f"> 7969</a></span><span class="preprocessor">#define TSW_SHACL_ENT82 (82UL)</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa4bf88d16aa41031716ee7590b4c152b"> 7970</a></span><span class="preprocessor">#define TSW_SHACL_ENT83 (83UL)</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9fd313b5164b2ca6e0b7319d444cd6c3"> 7971</a></span><span class="preprocessor">#define TSW_SHACL_ENT84 (84UL)</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9e5e2cf768597d43aabb24a0c9978fb6"> 7972</a></span><span class="preprocessor">#define TSW_SHACL_ENT85 (85UL)</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a438217066c9969808244c362d3094e90"> 7973</a></span><span class="preprocessor">#define TSW_SHACL_ENT86 (86UL)</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3752fcc65fac6f6dbf144ab05e513cff"> 7974</a></span><span class="preprocessor">#define TSW_SHACL_ENT87 (87UL)</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a683dcda20be129db527a3efd098e015a"> 7975</a></span><span class="preprocessor">#define TSW_SHACL_ENT88 (88UL)</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaca55c0e1c12a3568ba8784700b448d9"> 7976</a></span><span class="preprocessor">#define TSW_SHACL_ENT89 (89UL)</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa708e3afe2f7ad7f70130bd9eea9e606"> 7977</a></span><span class="preprocessor">#define TSW_SHACL_ENT90 (90UL)</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a860d3f869df4f41aa32b4fd49b833f38"> 7978</a></span><span class="preprocessor">#define TSW_SHACL_ENT91 (91UL)</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55e70df40b6f3c7ac22536f65f0dc34d"> 7979</a></span><span class="preprocessor">#define TSW_SHACL_ENT92 (92UL)</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac2de2b518ccfe931901eebe88a98cd98"> 7980</a></span><span class="preprocessor">#define TSW_SHACL_ENT93 (93UL)</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a44d887db77d88fb7692287f924450674"> 7981</a></span><span class="preprocessor">#define TSW_SHACL_ENT94 (94UL)</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ed20d58cd10f8c519cd44a5e0d352cf"> 7982</a></span><span class="preprocessor">#define TSW_SHACL_ENT95 (95UL)</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adb6155292cbdba18ccea7ce5589bffa1"> 7983</a></span><span class="preprocessor">#define TSW_SHACL_ENT96 (96UL)</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c55c155860a397c97a980af9e126b39"> 7984</a></span><span class="preprocessor">#define TSW_SHACL_ENT97 (97UL)</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1141cedbe6d0dceb9d98e04b14ff9a46"> 7985</a></span><span class="preprocessor">#define TSW_SHACL_ENT98 (98UL)</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac241f2b76401fd640663b2c19c645104"> 7986</a></span><span class="preprocessor">#define TSW_SHACL_ENT99 (99UL)</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a03d08ab529403f967be15daef284649f"> 7987</a></span><span class="preprocessor">#define TSW_SHACL_ENT100 (100UL)</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c8db235b04cf7482730a42d38d9e488"> 7988</a></span><span class="preprocessor">#define TSW_SHACL_ENT101 (101UL)</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a53190fefc4f85441794e937b4d0741b0"> 7989</a></span><span class="preprocessor">#define TSW_SHACL_ENT102 (102UL)</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a42d73d5c9ec37fec2085d30f23a8bbd1"> 7990</a></span><span class="preprocessor">#define TSW_SHACL_ENT103 (103UL)</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab2d31f6320837b5144a20609861c62fe"> 7991</a></span><span class="preprocessor">#define TSW_SHACL_ENT104 (104UL)</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af10903c67cf0877013e2112d7fcce77e"> 7992</a></span><span class="preprocessor">#define TSW_SHACL_ENT105 (105UL)</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab42e7d000c4c92a1556df29dc432e5a8"> 7993</a></span><span class="preprocessor">#define TSW_SHACL_ENT106 (106UL)</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5a76253c07c08d36299fa47df10b0a94"> 7994</a></span><span class="preprocessor">#define TSW_SHACL_ENT107 (107UL)</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac01b16a4f045f100c4adef8b74377bc1"> 7995</a></span><span class="preprocessor">#define TSW_SHACL_ENT108 (108UL)</span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af3be2e964d0769e932a6218fe885be79"> 7996</a></span><span class="preprocessor">#define TSW_SHACL_ENT109 (109UL)</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#addbab63e4e4e4c49e9e5190333307a86"> 7997</a></span><span class="preprocessor">#define TSW_SHACL_ENT110 (110UL)</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a36b2449cbacc96ced5e64174c519a9e4"> 7998</a></span><span class="preprocessor">#define TSW_SHACL_ENT111 (111UL)</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a81700a2fbae73837b1fd0ce665b7fe1b"> 7999</a></span><span class="preprocessor">#define TSW_SHACL_ENT112 (112UL)</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac611f1bc4e59c115e2d753bae5b80114"> 8000</a></span><span class="preprocessor">#define TSW_SHACL_ENT113 (113UL)</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6021a3f6f82211e547a2111f93ff7672"> 8001</a></span><span class="preprocessor">#define TSW_SHACL_ENT114 (114UL)</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a39c10fcdec3219d46907e924eb96af58"> 8002</a></span><span class="preprocessor">#define TSW_SHACL_ENT115 (115UL)</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4427e309337676a66a522e5c7c37dcff"> 8003</a></span><span class="preprocessor">#define TSW_SHACL_ENT116 (116UL)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0ab88f69646e61134523d03e2468727f"> 8004</a></span><span class="preprocessor">#define TSW_SHACL_ENT117 (117UL)</span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a750364fe53e9c81fdc412a322e912d6c"> 8005</a></span><span class="preprocessor">#define TSW_SHACL_ENT118 (118UL)</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a79029113f893d3ca99d2b0ee7184c21c"> 8006</a></span><span class="preprocessor">#define TSW_SHACL_ENT119 (119UL)</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aebfc2192b92b406b0f34ab4454e053c4"> 8007</a></span><span class="preprocessor">#define TSW_SHACL_ENT120 (120UL)</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a73e5348538648214f31127fb50546519"> 8008</a></span><span class="preprocessor">#define TSW_SHACL_ENT121 (121UL)</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2004574730476cb8dd5d20d0b986e717"> 8009</a></span><span class="preprocessor">#define TSW_SHACL_ENT122 (122UL)</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeb2f245878a1e1063185498fdbfd77a9"> 8010</a></span><span class="preprocessor">#define TSW_SHACL_ENT123 (123UL)</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a11d5804d9e204ee9ef67b87b6a6dbc81"> 8011</a></span><span class="preprocessor">#define TSW_SHACL_ENT124 (124UL)</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a06722ba7ae86967c85e270c821b85d19"> 8012</a></span><span class="preprocessor">#define TSW_SHACL_ENT125 (125UL)</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7b42eee3b5f7121e7062136a29926ca2"> 8013</a></span><span class="preprocessor">#define TSW_SHACL_ENT126 (126UL)</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a856968e40175b6f185aa9e23d6e1f7cc"> 8014</a></span><span class="preprocessor">#define TSW_SHACL_ENT127 (127UL)</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7d063390c798d95f547d6ce081bf1f94"> 8015</a></span><span class="preprocessor">#define TSW_SHACL_ENT128 (128UL)</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac5b8a567698c43e2bc2b7fc353cdee06"> 8016</a></span><span class="preprocessor">#define TSW_SHACL_ENT129 (129UL)</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac34fdd3c0e6cd9b5ac4655bf59e9e7d4"> 8017</a></span><span class="preprocessor">#define TSW_SHACL_ENT130 (130UL)</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac4573c2bd5c24e15953bc0f7c08ee07b"> 8018</a></span><span class="preprocessor">#define TSW_SHACL_ENT131 (131UL)</span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a50ebd9d0e1eab9040f857561f5e8a216"> 8019</a></span><span class="preprocessor">#define TSW_SHACL_ENT132 (132UL)</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9e182a85cea196b25cb88b3c9dc97f6c"> 8020</a></span><span class="preprocessor">#define TSW_SHACL_ENT133 (133UL)</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac5ed9739aa3d037a6e6b19fcaa9b254f"> 8021</a></span><span class="preprocessor">#define TSW_SHACL_ENT134 (134UL)</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aec48df955dd5894297f828663ea500f4"> 8022</a></span><span class="preprocessor">#define TSW_SHACL_ENT135 (135UL)</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeb40d71558034de0869086bee4ffb9e7"> 8023</a></span><span class="preprocessor">#define TSW_SHACL_ENT136 (136UL)</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a26dc02372deaeb0cc8f385df6a2e888a"> 8024</a></span><span class="preprocessor">#define TSW_SHACL_ENT137 (137UL)</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8c7325d54585a7114517b4645cf6d1d9"> 8025</a></span><span class="preprocessor">#define TSW_SHACL_ENT138 (138UL)</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a349499da7250b27afb6815f371c5ca8f"> 8026</a></span><span class="preprocessor">#define TSW_SHACL_ENT139 (139UL)</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af6873fcc101bc6f564bde823e3b40386"> 8027</a></span><span class="preprocessor">#define TSW_SHACL_ENT140 (140UL)</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac2a58a640f7445bc0ad87accab69c425"> 8028</a></span><span class="preprocessor">#define TSW_SHACL_ENT141 (141UL)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a310ac3996e5cbc7ccd8b7d298c45213f"> 8029</a></span><span class="preprocessor">#define TSW_SHACL_ENT142 (142UL)</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5e90d4552492d942d42014324b0bb00"> 8030</a></span><span class="preprocessor">#define TSW_SHACL_ENT143 (143UL)</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a80889cf89d25fd566bd63892d7a19e0d"> 8031</a></span><span class="preprocessor">#define TSW_SHACL_ENT144 (144UL)</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a28210f9298b3193375d9d6a69d297c3f"> 8032</a></span><span class="preprocessor">#define TSW_SHACL_ENT145 (145UL)</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acaf3eb733a0109ec50c799eb54ce2c66"> 8033</a></span><span class="preprocessor">#define TSW_SHACL_ENT146 (146UL)</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a679ac934e78dde70e790a3918b98f5dd"> 8034</a></span><span class="preprocessor">#define TSW_SHACL_ENT147 (147UL)</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acfd7cda84e36bc562710271558dacccf"> 8035</a></span><span class="preprocessor">#define TSW_SHACL_ENT148 (148UL)</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0f8ba48f4d07629d18e5b2a5882bab95"> 8036</a></span><span class="preprocessor">#define TSW_SHACL_ENT149 (149UL)</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a072ad63528f9dfbc783e23fce2e1681e"> 8037</a></span><span class="preprocessor">#define TSW_SHACL_ENT150 (150UL)</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a558ed8ec9633e2a12d2f5bed30e678ec"> 8038</a></span><span class="preprocessor">#define TSW_SHACL_ENT151 (151UL)</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7a35169ad3ab65dcf003f542b648da2b"> 8039</a></span><span class="preprocessor">#define TSW_SHACL_ENT152 (152UL)</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a54390af1adbc5f1b4b88a231cf220026"> 8040</a></span><span class="preprocessor">#define TSW_SHACL_ENT153 (153UL)</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a468e7224460ea570244ce016f3c2fe16"> 8041</a></span><span class="preprocessor">#define TSW_SHACL_ENT154 (154UL)</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a91b6bbc6ed21d58bcb841e58eae6df92"> 8042</a></span><span class="preprocessor">#define TSW_SHACL_ENT155 (155UL)</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a44e375ea14c98f2b43396f69a4d1f4ac"> 8043</a></span><span class="preprocessor">#define TSW_SHACL_ENT156 (156UL)</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a84a61087f7152bbb5c677a03786fc24d"> 8044</a></span><span class="preprocessor">#define TSW_SHACL_ENT157 (157UL)</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a665886fe835ac8b2a6b462792cf77e8c"> 8045</a></span><span class="preprocessor">#define TSW_SHACL_ENT158 (158UL)</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af9e10406ea9a240b6a51bfca49bbf577"> 8046</a></span><span class="preprocessor">#define TSW_SHACL_ENT159 (159UL)</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a815c44465383ba7d3aaf4e320b536517"> 8047</a></span><span class="preprocessor">#define TSW_SHACL_ENT160 (160UL)</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6513aad429c98e81a5f0c65f4df54557"> 8048</a></span><span class="preprocessor">#define TSW_SHACL_ENT161 (161UL)</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af343020e8357a9184fb88786c45b9cb9"> 8049</a></span><span class="preprocessor">#define TSW_SHACL_ENT162 (162UL)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2dc3f495fb64036283773d1b88a1db77"> 8050</a></span><span class="preprocessor">#define TSW_SHACL_ENT163 (163UL)</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aaa17f80a3f6f0fc3fb6e576e6eb9331e"> 8051</a></span><span class="preprocessor">#define TSW_SHACL_ENT164 (164UL)</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a673bfcc89249e53951c0a2a8adb3be41"> 8052</a></span><span class="preprocessor">#define TSW_SHACL_ENT165 (165UL)</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b30a7b7a34719f9d0fe3fa0f52545c9"> 8053</a></span><span class="preprocessor">#define TSW_SHACL_ENT166 (166UL)</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff7f878f0eac7e1bf9adee255be80296"> 8054</a></span><span class="preprocessor">#define TSW_SHACL_ENT167 (167UL)</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac65a9483febf1796c91a0ef06cfa6a08"> 8055</a></span><span class="preprocessor">#define TSW_SHACL_ENT168 (168UL)</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a918a52f54ca844ceb7773e05885213e4"> 8056</a></span><span class="preprocessor">#define TSW_SHACL_ENT169 (169UL)</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aee7cf5e42301814efa42ca7dc8856d5a"> 8057</a></span><span class="preprocessor">#define TSW_SHACL_ENT170 (170UL)</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aff483eee68ba18ec3011616ac89b2cab"> 8058</a></span><span class="preprocessor">#define TSW_SHACL_ENT171 (171UL)</span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a44e909573bc3d7d5816b32b7b70cc14b"> 8059</a></span><span class="preprocessor">#define TSW_SHACL_ENT172 (172UL)</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a678a4f8280613e8c4ee295e1a8692e38"> 8060</a></span><span class="preprocessor">#define TSW_SHACL_ENT173 (173UL)</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aeb01e54bea810c834b7eaf5c718eb84b"> 8061</a></span><span class="preprocessor">#define TSW_SHACL_ENT174 (174UL)</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a454a24f4af6e821594b20f2fedce391d"> 8062</a></span><span class="preprocessor">#define TSW_SHACL_ENT175 (175UL)</span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8fc6eed206db22810d03b401d6547af5"> 8063</a></span><span class="preprocessor">#define TSW_SHACL_ENT176 (176UL)</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a457f8ca048be4eb06012df04efd1e64d"> 8064</a></span><span class="preprocessor">#define TSW_SHACL_ENT177 (177UL)</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a808b6c0a477233eab39694ad383b0ffd"> 8065</a></span><span class="preprocessor">#define TSW_SHACL_ENT178 (178UL)</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a689fff44f84ca35284d1ecf63c65ea13"> 8066</a></span><span class="preprocessor">#define TSW_SHACL_ENT179 (179UL)</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac67411cce8f91c919d362a939a33d1bb"> 8067</a></span><span class="preprocessor">#define TSW_SHACL_ENT180 (180UL)</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0422bd6a572214d13b67c863e1c87c9b"> 8068</a></span><span class="preprocessor">#define TSW_SHACL_ENT181 (181UL)</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aae3ca9d6925ef9b3628f36ac02610635"> 8069</a></span><span class="preprocessor">#define TSW_SHACL_ENT182 (182UL)</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1e1bdf6bba4ba4ecb812e627cd85e920"> 8070</a></span><span class="preprocessor">#define TSW_SHACL_ENT183 (183UL)</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#adcf1f76150905a4f5dec3ca42b2167ad"> 8071</a></span><span class="preprocessor">#define TSW_SHACL_ENT184 (184UL)</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25810b5bbac80730eef9df4ac84397f5"> 8072</a></span><span class="preprocessor">#define TSW_SHACL_ENT185 (185UL)</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9dc53811cb8a9781bb7a8477e5f8d26c"> 8073</a></span><span class="preprocessor">#define TSW_SHACL_ENT186 (186UL)</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aef6c9a5b480cd180612320695a530613"> 8074</a></span><span class="preprocessor">#define TSW_SHACL_ENT187 (187UL)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4de9eb0b57bd1ded45e4bfe1d63ae180"> 8075</a></span><span class="preprocessor">#define TSW_SHACL_ENT188 (188UL)</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab3c3dac1d51b189c9d7837ef58d47a78"> 8076</a></span><span class="preprocessor">#define TSW_SHACL_ENT189 (189UL)</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a25fcde706c9c1454af361976fa4cd261"> 8077</a></span><span class="preprocessor">#define TSW_SHACL_ENT190 (190UL)</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a57562fa58bfb053f052af38a641329b8"> 8078</a></span><span class="preprocessor">#define TSW_SHACL_ENT191 (191UL)</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0b113e97e116943505107f199429b0a4"> 8079</a></span><span class="preprocessor">#define TSW_SHACL_ENT192 (192UL)</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9692bfc258e7a8ad75bd9ce82c44dea6"> 8080</a></span><span class="preprocessor">#define TSW_SHACL_ENT193 (193UL)</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07f6ece31cfac1c13fc50ed9be210fa1"> 8081</a></span><span class="preprocessor">#define TSW_SHACL_ENT194 (194UL)</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab44a18eb3bb41baaaad2460fe04e6b40"> 8082</a></span><span class="preprocessor">#define TSW_SHACL_ENT195 (195UL)</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad6399f6cb13386c0498916f250730e75"> 8083</a></span><span class="preprocessor">#define TSW_SHACL_ENT196 (196UL)</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a38fc573d8f14e3ab482d012ffb79731e"> 8084</a></span><span class="preprocessor">#define TSW_SHACL_ENT197 (197UL)</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4dfea92f84e2e20f857c7d62d880f851"> 8085</a></span><span class="preprocessor">#define TSW_SHACL_ENT198 (198UL)</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7595a06617d4930d4474fe369a350196"> 8086</a></span><span class="preprocessor">#define TSW_SHACL_ENT199 (199UL)</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a175a694d7c84f4da7f272c95011824d5"> 8087</a></span><span class="preprocessor">#define TSW_SHACL_ENT200 (200UL)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af1b035e4605ab2f1585e9b7fdd96b96b"> 8088</a></span><span class="preprocessor">#define TSW_SHACL_ENT201 (201UL)</span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a78da03f796b8d8953db012da138398f9"> 8089</a></span><span class="preprocessor">#define TSW_SHACL_ENT202 (202UL)</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9f71ee8de438eff0a6ed963cb205a33c"> 8090</a></span><span class="preprocessor">#define TSW_SHACL_ENT203 (203UL)</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a659dd7946319ad42ef4f497b4bba201c"> 8091</a></span><span class="preprocessor">#define TSW_SHACL_ENT204 (204UL)</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a2ce20563f54b521a882672a1e3d3d2c4"> 8092</a></span><span class="preprocessor">#define TSW_SHACL_ENT205 (205UL)</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a6e7e1e7c74edf51d667ad11eec4a3982"> 8093</a></span><span class="preprocessor">#define TSW_SHACL_ENT206 (206UL)</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0330e0ac8913d7bbdf6a7d3394588e83"> 8094</a></span><span class="preprocessor">#define TSW_SHACL_ENT207 (207UL)</span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aea21d3f73c3a08339662bea1063c10e0"> 8095</a></span><span class="preprocessor">#define TSW_SHACL_ENT208 (208UL)</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a40fd052fd520642e47f3ab2a4615748e"> 8096</a></span><span class="preprocessor">#define TSW_SHACL_ENT209 (209UL)</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4712580d8a9b17196082cac3cc96ab2c"> 8097</a></span><span class="preprocessor">#define TSW_SHACL_ENT210 (210UL)</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a084c2315e8d05fec3fe4fe1ec9ad4984"> 8098</a></span><span class="preprocessor">#define TSW_SHACL_ENT211 (211UL)</span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0791b4fc02c66b1094cb34e81bcc6562"> 8099</a></span><span class="preprocessor">#define TSW_SHACL_ENT212 (212UL)</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1ff970d1af1500d1f56153107e6e309a"> 8100</a></span><span class="preprocessor">#define TSW_SHACL_ENT213 (213UL)</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07c47e386661a4dd1724626ba63c7203"> 8101</a></span><span class="preprocessor">#define TSW_SHACL_ENT214 (214UL)</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a62b4eedd8668255c2953fa94bfeefa94"> 8102</a></span><span class="preprocessor">#define TSW_SHACL_ENT215 (215UL)</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abb10450731d86187de70e8a44dd512ae"> 8103</a></span><span class="preprocessor">#define TSW_SHACL_ENT216 (216UL)</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1243feada7e490425cb281999c696177"> 8104</a></span><span class="preprocessor">#define TSW_SHACL_ENT217 (217UL)</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3a38aa28e1a5d95e609230539c5430c5"> 8105</a></span><span class="preprocessor">#define TSW_SHACL_ENT218 (218UL)</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7c4ba3e407fcfab11f30316dd9420ba6"> 8106</a></span><span class="preprocessor">#define TSW_SHACL_ENT219 (219UL)</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ace1179271b68cfa25afacfce76ccff02"> 8107</a></span><span class="preprocessor">#define TSW_SHACL_ENT220 (220UL)</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a07cf0139c6e744877f598dfba0e7ef16"> 8108</a></span><span class="preprocessor">#define TSW_SHACL_ENT221 (221UL)</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad568aea163912e1fa1555377e5dd9e7b"> 8109</a></span><span class="preprocessor">#define TSW_SHACL_ENT222 (222UL)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa2eac7f71767492f135e6ba2c9b8805c"> 8110</a></span><span class="preprocessor">#define TSW_SHACL_ENT223 (223UL)</span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5c6f8eeb68064a1e703a8c32da4eb1a7"> 8111</a></span><span class="preprocessor">#define TSW_SHACL_ENT224 (224UL)</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acc4f80b878556f7d449d9e703c5af93a"> 8112</a></span><span class="preprocessor">#define TSW_SHACL_ENT225 (225UL)</span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a3eac7c62eff42fdc0a694336d4cc4758"> 8113</a></span><span class="preprocessor">#define TSW_SHACL_ENT226 (226UL)</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4ad65131f3d73273a0db45ba33496274"> 8114</a></span><span class="preprocessor">#define TSW_SHACL_ENT227 (227UL)</span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a387480b012286a346aac88be3fe36134"> 8115</a></span><span class="preprocessor">#define TSW_SHACL_ENT228 (228UL)</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a966237b0ed7debc67735e59efd973266"> 8116</a></span><span class="preprocessor">#define TSW_SHACL_ENT229 (229UL)</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4cbe9c0ff896ed3be5280b4a66a0c197"> 8117</a></span><span class="preprocessor">#define TSW_SHACL_ENT230 (230UL)</span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ab2067fab43e824cf528244647f441dbc"> 8118</a></span><span class="preprocessor">#define TSW_SHACL_ENT231 (231UL)</span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#aa3a46b0f71fb1be1cfb0ba3855e53bf9"> 8119</a></span><span class="preprocessor">#define TSW_SHACL_ENT232 (232UL)</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a7230f14b66ebb8018a49ab4ad91c80e9"> 8120</a></span><span class="preprocessor">#define TSW_SHACL_ENT233 (233UL)</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ad342b3acdf87abc737a7253bcc3955e7"> 8121</a></span><span class="preprocessor">#define TSW_SHACL_ENT234 (234UL)</span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acfc1bf55ed5bed99b39c5b6b29c27498"> 8122</a></span><span class="preprocessor">#define TSW_SHACL_ENT235 (235UL)</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ac4820ec83709606eca58fa2a0c0e1012"> 8123</a></span><span class="preprocessor">#define TSW_SHACL_ENT236 (236UL)</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8bca241629523ec01d51adbc8c8b4625"> 8124</a></span><span class="preprocessor">#define TSW_SHACL_ENT237 (237UL)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abf7d85e1cd194e7be8b6371158a01b90"> 8125</a></span><span class="preprocessor">#define TSW_SHACL_ENT238 (238UL)</span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae4d7ab93ec1e17842bbf5771954df5f5"> 8126</a></span><span class="preprocessor">#define TSW_SHACL_ENT239 (239UL)</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a55692571753aa7d4e24487b2acaa11d6"> 8127</a></span><span class="preprocessor">#define TSW_SHACL_ENT240 (240UL)</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4a78883ce69e049045d9b04318ebed9b"> 8128</a></span><span class="preprocessor">#define TSW_SHACL_ENT241 (241UL)</span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1c7007d62f13ca1ceb375507a308d69f"> 8129</a></span><span class="preprocessor">#define TSW_SHACL_ENT242 (242UL)</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae75a05bc859dfedf19b6bb4dbc8338b0"> 8130</a></span><span class="preprocessor">#define TSW_SHACL_ENT243 (243UL)</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a52c397c9228dc26d25c6883d2370c5e0"> 8131</a></span><span class="preprocessor">#define TSW_SHACL_ENT244 (244UL)</span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a5fdf728c878e5b2d7b5bbb6bfb8c411b"> 8132</a></span><span class="preprocessor">#define TSW_SHACL_ENT245 (245UL)</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a572d3c49134c734621a39646264038fd"> 8133</a></span><span class="preprocessor">#define TSW_SHACL_ENT246 (246UL)</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a00fe1aaa6341f5784eca15597cef15ec"> 8134</a></span><span class="preprocessor">#define TSW_SHACL_ENT247 (247UL)</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#ae0533b1bad6341e8c32cded823c4ab98"> 8135</a></span><span class="preprocessor">#define TSW_SHACL_ENT248 (248UL)</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a1f6a26e6b8681315befd45c564dc4b29"> 8136</a></span><span class="preprocessor">#define TSW_SHACL_ENT249 (249UL)</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a4c581415dab3943c369e00d5e8553804"> 8137</a></span><span class="preprocessor">#define TSW_SHACL_ENT250 (250UL)</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#afec5f3296a68149e589ba59521712702"> 8138</a></span><span class="preprocessor">#define TSW_SHACL_ENT251 (251UL)</span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a15f7436ae6d5eafcec09eb6d706e3214"> 8139</a></span><span class="preprocessor">#define TSW_SHACL_ENT252 (252UL)</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#af5c75889c49075efaeb7c54975d1fc28"> 8140</a></span><span class="preprocessor">#define TSW_SHACL_ENT253 (253UL)</span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a162e8366757d4fde50d7945ad0975a56"> 8141</a></span><span class="preprocessor">#define TSW_SHACL_ENT254 (254UL)</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a9c84d4808c0115770e642c767c18203b"> 8142</a></span><span class="preprocessor">#define TSW_SHACL_ENT255 (255UL)</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span> </div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"> 8144</span><span class="comment">/* RXFIFO register group index macro definition */</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a8d00c72c672a717c4eb9a9c209c49ed4"> 8145</a></span><span class="preprocessor">#define TSW_RXFIFO_E1 (0UL)</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a0c229e66168b9a591f4217d4d50a0136"> 8146</a></span><span class="preprocessor">#define TSW_RXFIFO_P1 (1UL)</span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"> 8147</span> </div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span><span class="comment">/* TSNPORT register group index macro definition */</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#a002c3cce5258d27d7cddd3d26a457b45"> 8149</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT1 (0UL)</span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#acdc816fb5b8e0b3d8a514ed309173026"> 8150</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT2 (1UL)</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="hpm__tsw__regs_8h.html#abe883e97796bea70b3090830cb529a32"> 8151</a></span><span class="preprocessor">#define TSW_TSNPORT_PORT3 (2UL)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"> 8152</span> </div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span> </div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_TSW_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructTSW__Type_html"><div class="ttname"><a href="structTSW__Type.html">TSW_Type</a></div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:12</div></div>
<div class="ttc" id="astructTSW__Type_html_a0014fc992e86e74acc26d9ad5173efc8"><div class="ttname"><a href="structTSW__Type.html#a0014fc992e86e74acc26d9ad5173efc8">TSW_Type::CPU_PORT_IGRESS_FRER_IRFUNC</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_IRFUNC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:228</div></div>
<div class="ttc" id="astructTSW__Type_html_a00b03839dd97c2f1c459e188e5c89857"><div class="ttname"><a href="structTSW__Type.html#a00b03839dd97c2f1c459e188e5c89857">TSW_Type::TSYN_RXBUF_RX_TIME_STAMP_L</a></div><div class="ttdeci">__R uint32_t TSYN_RXBUF_RX_TIME_STAMP_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:326</div></div>
<div class="ttc" id="astructTSW__Type_html_a00db03c2d461e1586a550e8491a9fb42"><div class="ttname"><a href="structTSW__Type.html#a00db03c2d461e1586a550e8491a9fb42">TSW_Type::MAC_IRQ_CTRL</a></div><div class="ttdeci">__RW uint32_t MAC_IRQ_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:292</div></div>
<div class="ttc" id="astructTSW__Type_html_a00e890e7612475b89e2baa7c7e080019"><div class="ttname"><a href="structTSW__Type.html#a00e890e7612475b89e2baa7c7e080019">TSW_Type::MONITOR_RX_COUNTER_RX_FGOOD</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_FGOOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:420</div></div>
<div class="ttc" id="astructTSW__Type_html_a0154d3e4c65f74078cbed20630cc6a40"><div class="ttname"><a href="structTSW__Type.html#a0154d3e4c65f74078cbed20630cc6a40">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_ERROR_FLAG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:398</div></div>
<div class="ttc" id="astructTSW__Type_html_a029e20225df0001be4f961a1482a2e1f"><div class="ttname"><a href="structTSW__Type.html#a029e20225df0001be4f961a1482a2e1f">TSW_Type::TSYN_PTP_TX_TRIG</a></div><div class="ttdeci">__W uint32_t TSYN_PTP_TX_TRIG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:318</div></div>
<div class="ttc" id="astructTSW__Type_html_a030a1d44cd13868fa7ce56b5ba8be081"><div class="ttname"><a href="structTSW__Type.html#a030a1d44cd13868fa7ce56b5ba8be081">TSW_Type::TSN_SHAPER_TAS_OBASETM_H</a></div><div class="ttdeci">__R uint32_t TSN_SHAPER_TAS_OBASETM_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:363</div></div>
<div class="ttc" id="astructTSW__Type_html_a0350ae762dfacbd69b31d74d62c7ae24"><div class="ttname"><a href="structTSW__Type.html#a0350ae762dfacbd69b31d74d62c7ae24">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM</a></div><div class="ttdeci">__R uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:403</div></div>
<div class="ttc" id="astructTSW__Type_html_a0394fe0c277620bdd90beb6385ffb914"><div class="ttname"><a href="structTSW__Type.html#a0394fe0c277620bdd90beb6385ffb914">TSW_Type::CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_TX_COUNTER_TX_FGOOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:244</div></div>
<div class="ttc" id="astructTSW__Type_html_a03e411f15a2b9d71fa58050eb0f6b9b0"><div class="ttname"><a href="structTSW__Type.html#a03e411f15a2b9d71fa58050eb0f6b9b0">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_STRFWD</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_STRFWD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:210</div></div>
<div class="ttc" id="astructTSW__Type_html_a06b9ea772e061e7b11dc5b4d153f363b"><div class="ttname"><a href="structTSW__Type.html#a06b9ea772e061e7b11dc5b4d153f363b">TSW_Type::TSYN_PTP_TX_DONE</a></div><div class="ttdeci">__RW uint32_t TSYN_PTP_TX_DONE</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:317</div></div>
<div class="ttc" id="astructTSW__Type_html_a07e3e69c3b848e7f6f4658cf4925ca8f"><div class="ttname"><a href="structTSW__Type.html#a07e3e69c3b848e7f6f4658cf4925ca8f">TSW_Type::CPU_PORT_IGRESS_FRER_LATERRDIFFALW</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_LATERRDIFFALW</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:236</div></div>
<div class="ttc" id="astructTSW__Type_html_a08cf69c71e9d2df3d939a9aa99e060ba"><div class="ttname"><a href="structTSW__Type.html#a08cf69c71e9d2df3d939a9aa99e060ba">TSW_Type::CPU_PORT_EGRESS_FRER_FCTRL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_FCTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:193</div></div>
<div class="ttc" id="astructTSW__Type_html_a0b092dbc1b55b6127f5d92cf923b7bbf"><div class="ttname"><a href="structTSW__Type.html#a0b092dbc1b55b6127f5d92cf923b7bbf">TSW_Type::APB2AXIS_CAM_FILLSTS</a></div><div class="ttdeci">__R uint32_t APB2AXIS_CAM_FILLSTS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:30</div></div>
<div class="ttc" id="astructTSW__Type_html_a0b7e632bc5c130f72411eadc98c922a1"><div class="ttname"><a href="structTSW__Type.html#a0b7e632bc5c130f72411eadc98c922a1">TSW_Type::TSN_SHAPER_ACLIST_ENTRY0_L</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_ACLIST_ENTRY0_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:368</div></div>
<div class="ttc" id="astructTSW__Type_html_a0cf1d405db5bbe21684de01ae4a421d8"><div class="ttname"><a href="structTSW__Type.html#a0cf1d405db5bbe21684de01ae4a421d8">TSW_Type::CENTRAL_QCI_AENTRY_OCYCLETM</a></div><div class="ttdeci">__R uint32_t CENTRAL_QCI_AENTRY_OCYCLETM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:111</div></div>
<div class="ttc" id="astructTSW__Type_html_a0d76c8e057a43dc53dcaab46c2b702b6"><div class="ttname"><a href="structTSW__Type.html#a0d76c8e057a43dc53dcaab46c2b702b6">TSW_Type::LU_MAIN_INTF_ACTION</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_INTF_ACTION</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:21</div></div>
<div class="ttc" id="astructTSW__Type_html_a0e2bc247a846a8b4e980d943f58824cf"><div class="ttname"><a href="structTSW__Type.html#a0e2bc247a846a8b4e980d943f58824cf">TSW_Type::TSN_EP_CTRL</a></div><div class="ttdeci">__RW uint32_t TSN_EP_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:373</div></div>
<div class="ttc" id="astructTSW__Type_html_a11438a9d533ea9f043498a601abdbe89"><div class="ttname"><a href="structTSW__Type.html#a11438a9d533ea9f043498a601abdbe89">TSW_Type::RTC_OFS_SH</a></div><div class="ttdeci">__RW uint32_t RTC_OFS_SH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:305</div></div>
<div class="ttc" id="astructTSW__Type_html_a12ef55f86b62ed057ba5e32ab83e23a3"><div class="ttname"><a href="structTSW__Type.html#a12ef55f86b62ed057ba5e32ab83e23a3">TSW_Type::APB2AXIS_CAM_RESET</a></div><div class="ttdeci">__W uint32_t APB2AXIS_CAM_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:31</div></div>
<div class="ttc" id="astructTSW__Type_html_a1391767c5e8af4ce913914b3ed9acfde"><div class="ttname"><a href="structTSW__Type.html#a1391767c5e8af4ce913914b3ed9acfde">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_FERROR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:252</div></div>
<div class="ttc" id="astructTSW__Type_html_a14ba567975f1573e7326cab51f281382"><div class="ttname"><a href="structTSW__Type.html#a14ba567975f1573e7326cab51f281382">TSW_Type::SW_CTRL_MONITOR_CTRL</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_MONITOR_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:411</div></div>
<div class="ttc" id="astructTSW__Type_html_a166216d8d9a0e08fb3ff8922e5ad6abb"><div class="ttname"><a href="structTSW__Type.html#a166216d8d9a0e08fb3ff8922e5ad6abb">TSW_Type::MAC_VER</a></div><div class="ttdeci">__R uint32_t MAC_VER</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:280</div></div>
<div class="ttc" id="astructTSW__Type_html_a16bd15b3fa1bd33803f2a3779bcde2f9"><div class="ttname"><a href="structTSW__Type.html#a16bd15b3fa1bd33803f2a3779bcde2f9">TSW_Type::RTC_OFS_SL</a></div><div class="ttdeci">__RW uint32_t RTC_OFS_SL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:304</div></div>
<div class="ttc" id="astructTSW__Type_html_a177129bae662a7cdccbdaee97b3ad107"><div class="ttname"><a href="structTSW__Type.html#a177129bae662a7cdccbdaee97b3ad107">TSW_Type::APB2AXIS_ALMEM_PARAM</a></div><div class="ttdeci">__R uint32_t APB2AXIS_ALMEM_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:42</div></div>
<div class="ttc" id="astructTSW__Type_html_a18fb7b4298456b85ad40dd89e12f81e8"><div class="ttname"><a href="structTSW__Type.html#a18fb7b4298456b85ad40dd89e12f81e8">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_STRFWD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:404</div></div>
<div class="ttc" id="astructTSW__Type_html_a19132b27527d8fcb266ab3dd4cc101cc"><div class="ttname"><a href="structTSW__Type.html#a19132b27527d8fcb266ab3dd4cc101cc">TSW_Type::PTP_EVT_SCP_SEC1</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_SEC1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:153</div></div>
<div class="ttc" id="astructTSW__Type_html_a19d3a09f594ac32dbd393d408e559e46"><div class="ttname"><a href="structTSW__Type.html#a19d3a09f594ac32dbd393d408e559e46">TSW_Type::LU_MAIN_CTRL</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:14</div></div>
<div class="ttc" id="astructTSW__Type_html_a19e111fc22f59542e63f4630f59e3f87"><div class="ttname"><a href="structTSW__Type.html#a19e111fc22f59542e63f4630f59e3f87">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_IN_CONFIG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:400</div></div>
<div class="ttc" id="astructTSW__Type_html_a19ef5cb6c70fb957e870e4f39d40d354"><div class="ttname"><a href="structTSW__Type.html#a19ef5cb6c70fb957e870e4f39d40d354">TSW_Type::CENTRAL_QCI_AENTRY_OBASETM_H</a></div><div class="ttdeci">__R uint32_t CENTRAL_QCI_AENTRY_OBASETM_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:113</div></div>
<div class="ttc" id="astructTSW__Type_html_a1a1357d5e8726aa369bc9b188e165766"><div class="ttname"><a href="structTSW__Type.html#a1a1357d5e8726aa369bc9b188e165766">TSW_Type::S2MM_RESP</a></div><div class="ttdeci">__R uint32_t S2MM_RESP</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:135</div></div>
<div class="ttc" id="astructTSW__Type_html_a1a1a12749e6594fd01866b852e4ab465"><div class="ttname"><a href="structTSW__Type.html#a1a1a12749e6594fd01866b852e4ab465">TSW_Type::RTC_ALARM_SL</a></div><div class="ttdeci">__RW uint32_t RTC_ALARM_SL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:308</div></div>
<div class="ttc" id="astructTSW__Type_html_a1a9f60b14fd0720af1a55f65b07d2779"><div class="ttname"><a href="structTSW__Type.html#a1a9f60b14fd0720af1a55f65b07d2779">TSW_Type::TSN_SHAPER_TAS_OCYCLETM</a></div><div class="ttdeci">__R uint32_t TSN_SHAPER_TAS_OCYCLETM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:361</div></div>
<div class="ttc" id="astructTSW__Type_html_a1be8df0a21ee043a409f2edbbe278f17"><div class="ttname"><a href="structTSW__Type.html#a1be8df0a21ee043a409f2edbbe278f17">TSW_Type::TSYN_PTP_TX_STS</a></div><div class="ttdeci">__R uint32_t TSYN_PTP_TX_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:316</div></div>
<div class="ttc" id="astructTSW__Type_html_a1ce1f3eacb5d2657ce622030676703b8"><div class="ttname"><a href="structTSW__Type.html#a1ce1f3eacb5d2657ce622030676703b8">TSW_Type::CPU_PORT_IGRESS_STMID_SEQNO</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_STMID_SEQNO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:218</div></div>
<div class="ttc" id="astructTSW__Type_html_a1f0a34fa3954cdcc0c75d358a1fa71c8"><div class="ttname"><a href="structTSW__Type.html#a1f0a34fa3954cdcc0c75d358a1fa71c8">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_OVFL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:268</div></div>
<div class="ttc" id="astructTSW__Type_html_a1f2c75603a17726ec6d8c662550cc791"><div class="ttname"><a href="structTSW__Type.html#a1f2c75603a17726ec6d8c662550cc791">TSW_Type::AXIS2APB_LOOKUP_STS</a></div><div class="ttdeci">__R uint32_t AXIS2APB_LOOKUP_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:68</div></div>
<div class="ttc" id="astructTSW__Type_html_a1f4a2b73e3ab1efd9bf44435d167f355"><div class="ttname"><a href="structTSW__Type.html#a1f4a2b73e3ab1efd9bf44435d167f355">TSW_Type::CENTRAL_QCI_LISTLEN</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_LISTLEN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:104</div></div>
<div class="ttc" id="astructTSW__Type_html_a2064388aeb61e054c3a4486766431a33"><div class="ttname"><a href="structTSW__Type.html#a2064388aeb61e054c3a4486766431a33">TSW_Type::TSN_EP_IPCFG</a></div><div class="ttdeci">__R uint32_t TSN_EP_IPCFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:376</div></div>
<div class="ttc" id="astructTSW__Type_html_a20e16f54e2c01b0586bbe4cec958d3cd"><div class="ttname"><a href="structTSW__Type.html#a20e16f54e2c01b0586bbe4cec958d3cd">TSW_Type::MM2S_DMA_SR</a></div><div class="ttdeci">__RW uint32_t MM2S_DMA_SR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:116</div></div>
<div class="ttc" id="astructTSW__Type_html_a2250e66b06756de5206fbc521982b3e8"><div class="ttname"><a href="structTSW__Type.html#a2250e66b06756de5206fbc521982b3e8">TSW_Type::CPU_PORT_IGRESS_FRER_SRFUNC</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_SRFUNC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:229</div></div>
<div class="ttc" id="astructTSW__Type_html_a22f932d7d9bb8f11ca529c757671f013"><div class="ttname"><a href="structTSW__Type.html#a22f932d7d9bb8f11ca529c757671f013">TSW_Type::CPU_PORT_EGRESS_FRER_RESETMSEC</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_RESETMSEC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:194</div></div>
<div class="ttc" id="astructTSW__Type_html_a230473f2b607e366567f5f47c04125c6"><div class="ttname"><a href="structTSW__Type.html#a230473f2b607e366567f5f47c04125c6">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_MULTI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:264</div></div>
<div class="ttc" id="astructTSW__Type_html_a238747c69578a01db8f74560b0cf498d"><div class="ttname"><a href="structTSW__Type.html#a238747c69578a01db8f74560b0cf498d">TSW_Type::TSN_EP_TSF_D2</a></div><div class="ttdeci">__R uint32_t TSN_EP_TSF_D2</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:380</div></div>
<div class="ttc" id="astructTSW__Type_html_a2414efbeebf16ca0c394278605195f52"><div class="ttname"><a href="structTSW__Type.html#a2414efbeebf16ca0c394278605195f52">TSW_Type::CPU_PORT_EGRESS_STMID_MACLO</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_STMID_MACLO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:182</div></div>
<div class="ttc" id="astructTSW__Type_html_a266fb0ec822fea18bd1bdcdfae195f0a"><div class="ttname"><a href="structTSW__Type.html#a266fb0ec822fea18bd1bdcdfae195f0a">TSW_Type::MM2S_RESP</a></div><div class="ttdeci">__R uint32_t MM2S_RESP</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:124</div></div>
<div class="ttc" id="astructTSW__Type_html_a272361ceebb6a0edad1d1cdc5e1f6d84"><div class="ttname"><a href="structTSW__Type.html#a272361ceebb6a0edad1d1cdc5e1f6d84">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE</a></div><div class="ttdeci">__R uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_CNT_BYTE</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:396</div></div>
<div class="ttc" id="astructTSW__Type_html_a293b12c654c98c23a4cdab14e1821c61"><div class="ttname"><a href="structTSW__Type.html#a293b12c654c98c23a4cdab14e1821c61">TSW_Type::CPU_PORT_IGRESS_STMID_MATCHCNT</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_STMID_MATCHCNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:219</div></div>
<div class="ttc" id="astructTSW__Type_html_a2a2e9dbf05fcef9dd875894a3dfcd282"><div class="ttname"><a href="structTSW__Type.html#a2a2e9dbf05fcef9dd875894a3dfcd282">TSW_Type::MAC_MACADDR_H</a></div><div class="ttdeci">__RW uint32_t MAC_MACADDR_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:282</div></div>
<div class="ttc" id="astructTSW__Type_html_a2be74d4e16d618b956c40e8cfc1bc6ec"><div class="ttname"><a href="structTSW__Type.html#a2be74d4e16d618b956c40e8cfc1bc6ec">TSW_Type::CENTRAL_QCI_GCTRL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_GCTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:101</div></div>
<div class="ttc" id="astructTSW__Type_html_a2ddf0d1bf8eef6d61a79c02fb049fb52"><div class="ttname"><a href="structTSW__Type.html#a2ddf0d1bf8eef6d61a79c02fb049fb52">TSW_Type::MONITOR_RX_COUNTER_RX_DROP_LU</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_DROP_LU</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:440</div></div>
<div class="ttc" id="astructTSW__Type_html_a2e039727cc6a190c150982fff7fb02dd"><div class="ttname"><a href="structTSW__Type.html#a2e039727cc6a190c150982fff7fb02dd">TSW_Type::MONITOR_RX_COUNTER_RX_FERROR</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_FERROR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:422</div></div>
<div class="ttc" id="astructTSW__Type_html_a2e57f9cbc35194da0d97307d67f5f4a3"><div class="ttname"><a href="structTSW__Type.html#a2e57f9cbc35194da0d97307d67f5f4a3">TSW_Type::TSN_EP_TSF_SR</a></div><div class="ttdeci">__RW uint32_t TSN_EP_TSF_SR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:381</div></div>
<div class="ttc" id="astructTSW__Type_html_a31937ef2f0f0789f817b866a3e2acfe9"><div class="ttname"><a href="structTSW__Type.html#a31937ef2f0f0789f817b866a3e2acfe9">TSW_Type::TSN_EP_PTP_SR</a></div><div class="ttdeci">__R uint32_t TSN_EP_PTP_SR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:388</div></div>
<div class="ttc" id="astructTSW__Type_html_a3306a23dd56edc10e4f231a70fd94b44"><div class="ttname"><a href="structTSW__Type.html#a3306a23dd56edc10e4f231a70fd94b44">TSW_Type::MONITOR_RX_COUNTER_RX_BC</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_BC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:432</div></div>
<div class="ttc" id="astructTSW__Type_html_a34e8f617ada6aa8f038778243e58b42d"><div class="ttname"><a href="structTSW__Type.html#a34e8f617ada6aa8f038778243e58b42d">TSW_Type::PORT1_QCH_ERR_CFG</a></div><div class="ttdeci">__RW uint32_t PORT1_QCH_ERR_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:354</div></div>
<div class="ttc" id="astructTSW__Type_html_a354a0d6c248cf6e0644ef03bfb78a5c5"><div class="ttname"><a href="structTSW__Type.html#a354a0d6c248cf6e0644ef03bfb78a5c5">TSW_Type::PTP_EVT_SCP_NS0</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_NS0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:143</div></div>
<div class="ttc" id="astructTSW__Type_html_a36f9bacd506414689d0790d917553dd8"><div class="ttname"><a href="structTSW__Type.html#a36f9bacd506414689d0790d917553dd8">TSW_Type::PTP_EVT_PPS_CTRL0</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS_CTRL0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:168</div></div>
<div class="ttc" id="astructTSW__Type_html_a3a3cad9c2cf14a39e34e64470f49e41b"><div class="ttname"><a href="structTSW__Type.html#a3a3cad9c2cf14a39e34e64470f49e41b">TSW_Type::MM2S_DMA_FILL</a></div><div class="ttdeci">__R uint32_t MM2S_DMA_FILL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:117</div></div>
<div class="ttc" id="astructTSW__Type_html_a3b8378b25036a6bc067a94d684d5b1fb"><div class="ttname"><a href="structTSW__Type.html#a3b8378b25036a6bc067a94d684d5b1fb">TSW_Type::TSN_SHAPER_HOLDADV</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_HOLDADV</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:344</div></div>
<div class="ttc" id="astructTSW__Type_html_a3b86995e7791c4d77414cb776cc3a65c"><div class="ttname"><a href="structTSW__Type.html#a3b86995e7791c4d77414cb776cc3a65c">TSW_Type::CPU_PORT_IGRESS_FRER_CONTROL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_CONTROL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:226</div></div>
<div class="ttc" id="astructTSW__Type_html_a3bc9677ca0e58759d3085aaad1467d48"><div class="ttname"><a href="structTSW__Type.html#a3bc9677ca0e58759d3085aaad1467d48">TSW_Type::APB2AXI_CAM_REQDATA_1</a></div><div class="ttdeci">__RW uint32_t APB2AXI_CAM_REQDATA_1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:34</div></div>
<div class="ttc" id="astructTSW__Type_html_a3cb450299e314ce5a6b5e7b70c7bc92c"><div class="ttname"><a href="structTSW__Type.html#a3cb450299e314ce5a6b5e7b70c7bc92c">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_RESET</a></div><div class="ttdeci">__W uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:402</div></div>
<div class="ttc" id="astructTSW__Type_html_a3d3fbf96ce1ac73f42f7edd78170c3c6"><div class="ttname"><a href="structTSW__Type.html#a3d3fbf96ce1ac73f42f7edd78170c3c6">TSW_Type::CENTRAL_CSR_CONFIG</a></div><div class="ttdeci">__RW uint32_t CENTRAL_CSR_CONFIG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:80</div></div>
<div class="ttc" id="astructTSW__Type_html_a3db3dc8a164dbb2acd27677e141f8d1e"><div class="ttname"><a href="structTSW__Type.html#a3db3dc8a164dbb2acd27677e141f8d1e">TSW_Type::SOFT_RST_CTRL</a></div><div class="ttdeci">__RW uint32_t SOFT_RST_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:171</div></div>
<div class="ttc" id="astructTSW__Type_html_a3e65941853a4bd0d76a1994a1a410670"><div class="ttname"><a href="structTSW__Type.html#a3e65941853a4bd0d76a1994a1a410670">TSW_Type::CENTRAL_QCI_ABASETM_H</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_ABASETM_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:107</div></div>
<div class="ttc" id="astructTSW__Type_html_a402d3d279e73145c6dc795ae720ad065"><div class="ttname"><a href="structTSW__Type.html#a402d3d279e73145c6dc795ae720ad065">TSW_Type::RTC_SR</a></div><div class="ttdeci">__RW uint32_t RTC_SR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:297</div></div>
<div class="ttc" id="astructTSW__Type_html_a40a45aff8d9f0734a35aa1fc44f63552"><div class="ttname"><a href="structTSW__Type.html#a40a45aff8d9f0734a35aa1fc44f63552">TSW_Type::RTC_ALARM_NS</a></div><div class="ttdeci">__RW uint32_t RTC_ALARM_NS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:307</div></div>
<div class="ttc" id="astructTSW__Type_html_a44a2990ee3e1a1627243290a208ac188"><div class="ttname"><a href="structTSW__Type.html#a44a2990ee3e1a1627243290a208ac188">TSW_Type::PTP_EVT_SCP_SEC3</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_SEC3</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:163</div></div>
<div class="ttc" id="astructTSW__Type_html_a44ca8af070d21fb426ce7c3d9a1509d0"><div class="ttname"><a href="structTSW__Type.html#a44ca8af070d21fb426ce7c3d9a1509d0">TSW_Type::AXIS2APB_ALMEM_RESPDATA_1</a></div><div class="ttdeci">__RW uint32_t AXIS2APB_ALMEM_RESPDATA_1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:53</div></div>
<div class="ttc" id="astructTSW__Type_html_a454483b3259a6c796e68a757d9e7a990"><div class="ttname"><a href="structTSW__Type.html#a454483b3259a6c796e68a757d9e7a990">TSW_Type::PTP_EVT_PPS3_WIDTH</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS3_WIDTH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:166</div></div>
<div class="ttc" id="astructTSW__Type_html_a460237d9591844012b8c3a16384b638a"><div class="ttname"><a href="structTSW__Type.html#a460237d9591844012b8c3a16384b638a">TSW_Type::S2MM_DMA_SR</a></div><div class="ttdeci">__RW uint32_t S2MM_DMA_SR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:127</div></div>
<div class="ttc" id="astructTSW__Type_html_a46af250792967d2ef7868a209c473fbb"><div class="ttname"><a href="structTSW__Type.html#a46af250792967d2ef7868a209c473fbb">TSW_Type::MM2S_DMA_CR</a></div><div class="ttdeci">__RW uint32_t MM2S_DMA_CR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:115</div></div>
<div class="ttc" id="astructTSW__Type_html_a47415203998eb74bd959e49cdd93e250"><div class="ttname"><a href="structTSW__Type.html#a47415203998eb74bd959e49cdd93e250">TSW_Type::CENTRAL_QCI_AENTRY_AENTRY_IVAL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_AENTRY_AENTRY_IVAL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:110</div></div>
<div class="ttc" id="astructTSW__Type_html_a486db4960935de4089a985d9b121bb36"><div class="ttname"><a href="structTSW__Type.html#a486db4960935de4089a985d9b121bb36">TSW_Type::APB2AXIS_LOOKUP_REQDATA_0</a></div><div class="ttdeci">__RW uint32_t APB2AXIS_LOOKUP_REQDATA_0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:63</div></div>
<div class="ttc" id="astructTSW__Type_html_a49ee42accb55c05b75ef4012f9d6416c"><div class="ttname"><a href="structTSW__Type.html#a49ee42accb55c05b75ef4012f9d6416c">TSW_Type::APB2AXIS_CAM_REQ_CNT</a></div><div class="ttdeci">__R uint32_t APB2AXIS_CAM_REQ_CNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:29</div></div>
<div class="ttc" id="astructTSW__Type_html_a4a6c47c898d39d1c06f746ebe19acbcd"><div class="ttname"><a href="structTSW__Type.html#a4a6c47c898d39d1c06f746ebe19acbcd">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_VLAN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:266</div></div>
<div class="ttc" id="astructTSW__Type_html_a4c5899e22adfaabce42951db03760448"><div class="ttname"><a href="structTSW__Type.html#a4c5899e22adfaabce42951db03760448">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_IN_CONFIG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:206</div></div>
<div class="ttc" id="astructTSW__Type_html_a4c6a7899fe5c9a3fdd22a084cd16d165"><div class="ttname"><a href="structTSW__Type.html#a4c6a7899fe5c9a3fdd22a084cd16d165">TSW_Type::APB2AXIS_LOOKUP_REQ_CNT</a></div><div class="ttdeci">__R uint32_t APB2AXIS_LOOKUP_REQ_CNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:59</div></div>
<div class="ttc" id="astructTSW__Type_html_a4c774a6021b17f92b7d2f196ac777c04"><div class="ttname"><a href="structTSW__Type.html#a4c774a6021b17f92b7d2f196ac777c04">TSW_Type::CPU_PORT_IGRESS_FRER_LATTESTPERIOD</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_LATTESTPERIOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:235</div></div>
<div class="ttc" id="astructTSW__Type_html_a4cbb7d51e1d157c476b819337fc95100"><div class="ttname"><a href="structTSW__Type.html#a4cbb7d51e1d157c476b819337fc95100">TSW_Type::TSYN_RXBUF_RX_FRAME_LENGTH_BYTES</a></div><div class="ttdeci">__R uint32_t TSYN_RXBUF_RX_FRAME_LENGTH_BYTES</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:324</div></div>
<div class="ttc" id="astructTSW__Type_html_a4e49ac9468e2de425e560ee15e23383a"><div class="ttname"><a href="structTSW__Type.html#a4e49ac9468e2de425e560ee15e23383a">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_ERROR_FLAG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:204</div></div>
<div class="ttc" id="astructTSW__Type_html_a4ebe09cfea3e20fafc633b12de0b6b2a"><div class="ttname"><a href="structTSW__Type.html#a4ebe09cfea3e20fafc633b12de0b6b2a">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_MIRROR_TX</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:213</div></div>
<div class="ttc" id="astructTSW__Type_html_a4f6b05cfb304620a8b3394112f452549"><div class="ttname"><a href="structTSW__Type.html#a4f6b05cfb304620a8b3394112f452549">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_BC</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_BC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:262</div></div>
<div class="ttc" id="astructTSW__Type_html_a51f1675c6faa02fb05440a8a62b62a7e"><div class="ttname"><a href="structTSW__Type.html#a51f1675c6faa02fb05440a8a62b62a7e">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_KNOWN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:254</div></div>
<div class="ttc" id="astructTSW__Type_html_a53a48b5356a735e7e3bd3a99360a4a5e"><div class="ttname"><a href="structTSW__Type.html#a53a48b5356a735e7e3bd3a99360a4a5e">TSW_Type::RTC_TIMER_A_PERIOD</a></div><div class="ttdeci">__RW uint32_t RTC_TIMER_A_PERIOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:311</div></div>
<div class="ttc" id="astructTSW__Type_html_a549a8a4dd67f6a253f8f87a1f09ec654"><div class="ttname"><a href="structTSW__Type.html#a549a8a4dd67f6a253f8f87a1f09ec654">TSW_Type::CPU_PORT_PORT_MAIN_ENNABLE</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_PORT_MAIN_ENNABLE</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:174</div></div>
<div class="ttc" id="astructTSW__Type_html_a5518b44b97373159b36aca3030ce765b"><div class="ttname"><a href="structTSW__Type.html#a5518b44b97373159b36aca3030ce765b">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:406</div></div>
<div class="ttc" id="astructTSW__Type_html_a55d3be075cf6718df4e5cf29c64ead07"><div class="ttname"><a href="structTSW__Type.html#a55d3be075cf6718df4e5cf29c64ead07">TSW_Type::MONITOR_RX_COUNTER_RX_INTERN</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_INTERN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:430</div></div>
<div class="ttc" id="astructTSW__Type_html_a56139a1dd5d40e8848d423cc6faa79b3"><div class="ttname"><a href="structTSW__Type.html#a56139a1dd5d40e8848d423cc6faa79b3">TSW_Type::CENTRAL_QCI_ACYCLETM</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_ACYCLETM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:105</div></div>
<div class="ttc" id="astructTSW__Type_html_a56965c6e2e11f8ba09bc2d5bf398f957"><div class="ttname"><a href="structTSW__Type.html#a56965c6e2e11f8ba09bc2d5bf398f957">TSW_Type::CPU_PORT_EGRESS_STMID_MATCHCNT</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_STMID_MATCHCNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:180</div></div>
<div class="ttc" id="astructTSW__Type_html_a569ca9da30135ea977d8afcc670dec5c"><div class="ttname"><a href="structTSW__Type.html#a569ca9da30135ea977d8afcc670dec5c">TSW_Type::CPU_PORT_EGRESS_STMID_AMACHI</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_STMID_AMACHI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:185</div></div>
<div class="ttc" id="astructTSW__Type_html_a56ee3a59a09b6600b7c1aa3538196d8a"><div class="ttname"><a href="structTSW__Type.html#a56ee3a59a09b6600b7c1aa3538196d8a">TSW_Type::PTP_EVT_SCP_NS3</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_NS3</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:164</div></div>
<div class="ttc" id="astructTSW__Type_html_a58c4487d12c27c9ccc10def4a0ebd787"><div class="ttname"><a href="structTSW__Type.html#a58c4487d12c27c9ccc10def4a0ebd787">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_LU</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:270</div></div>
<div class="ttc" id="astructTSW__Type_html_a59469a0722d56edf7284f737b1e8acc3"><div class="ttname"><a href="structTSW__Type.html#a59469a0722d56edf7284f737b1e8acc3">TSW_Type::TSN_EP_MMS_CTRL</a></div><div class="ttdeci">__RW uint32_t TSN_EP_MMS_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:382</div></div>
<div class="ttc" id="astructTSW__Type_html_a59c2b9bac6b93b7f82c9bc8421cb6f4e"><div class="ttname"><a href="structTSW__Type.html#a59c2b9bac6b93b7f82c9bc8421cb6f4e">TSW_Type::PTP_EVT_PPS_SEL</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS_SEL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:169</div></div>
<div class="ttc" id="astructTSW__Type_html_a59d1f444e99e9106fd73fc011c32f6eb"><div class="ttname"><a href="structTSW__Type.html#a59d1f444e99e9106fd73fc011c32f6eb">TSW_Type::MAC_MACADDR_L</a></div><div class="ttdeci">__RW uint32_t MAC_MACADDR_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:281</div></div>
<div class="ttc" id="astructTSW__Type_html_a5c282f11de999a1818f965f50078b368"><div class="ttname"><a href="structTSW__Type.html#a5c282f11de999a1818f965f50078b368">TSW_Type::TSYN_PTP_RX_STS</a></div><div class="ttdeci">__RW uint32_t TSYN_PTP_RX_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:319</div></div>
<div class="ttc" id="astructTSW__Type_html_a5c2c268bf4d63e4ee43a6497fafa2184"><div class="ttname"><a href="structTSW__Type.html#a5c2c268bf4d63e4ee43a6497fafa2184">TSW_Type::RTC_OFS_NS</a></div><div class="ttdeci">__RW uint32_t RTC_OFS_NS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:303</div></div>
<div class="ttc" id="astructTSW__Type_html_a608da6c8d5a9a0d4b823d9d0b72164fd"><div class="ttname"><a href="structTSW__Type.html#a608da6c8d5a9a0d4b823d9d0b72164fd">TSW_Type::RTC_CT_CURTIME_NS</a></div><div class="ttdeci">__RW uint32_t RTC_CT_CURTIME_NS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:299</div></div>
<div class="ttc" id="astructTSW__Type_html_a6135b0d8e353b8b622e607d826038f9e"><div class="ttname"><a href="structTSW__Type.html#a6135b0d8e353b8b622e607d826038f9e">TSW_Type::CPU_PORT_IGRESS_FRER_LATRSPERIOD</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_LATRSPERIOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:234</div></div>
<div class="ttc" id="astructTSW__Type_html_a617ba4d45f7e60dd265f8efcfc9008dc"><div class="ttname"><a href="structTSW__Type.html#a617ba4d45f7e60dd265f8efcfc9008dc">TSW_Type::LU_MAIN_NN_ACTION</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_NN_ACTION</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:25</div></div>
<div class="ttc" id="astructTSW__Type_html_a62a70fb279f636fbdfa7d3b47c523c57"><div class="ttname"><a href="structTSW__Type.html#a62a70fb279f636fbdfa7d3b47c523c57">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_IE_ERROR_FLAG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:205</div></div>
<div class="ttc" id="astructTSW__Type_html_a666d2358fe779bd11f7122d289ae1522"><div class="ttname"><a href="structTSW__Type.html#a666d2358fe779bd11f7122d289ae1522">TSW_Type::CENTRAL_QCI_GSTATUS</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_GSTATUS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:102</div></div>
<div class="ttc" id="astructTSW__Type_html_a67c2778909260524905b91b10302e340"><div class="ttname"><a href="structTSW__Type.html#a67c2778909260524905b91b10302e340">TSW_Type::AXIS2APB_LOOKUP_FILLSTS</a></div><div class="ttdeci">__R uint32_t AXIS2APB_LOOKUP_FILLSTS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:71</div></div>
<div class="ttc" id="astructTSW__Type_html_a67ce7cd3c0feb9eb41f0ebd2ffa8da3d"><div class="ttname"><a href="structTSW__Type.html#a67ce7cd3c0feb9eb41f0ebd2ffa8da3d">TSW_Type::AXIS2APB_ALMEM_FILLSTS</a></div><div class="ttdeci">__R uint32_t AXIS2APB_ALMEM_FILLSTS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:49</div></div>
<div class="ttc" id="astructTSW__Type_html_a681277f97fe13856c5658f389b15bb7b"><div class="ttname"><a href="structTSW__Type.html#a681277f97fe13856c5658f389b15bb7b">TSW_Type::CENTRAL_QCI_EBS</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_EBS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:100</div></div>
<div class="ttc" id="astructTSW__Type_html_a69b41101d97bd9efe50398f2c5bcd19b"><div class="ttname"><a href="structTSW__Type.html#a69b41101d97bd9efe50398f2c5bcd19b">TSW_Type::CPU_PORT_IGRESS_FRER_RESETMSEC</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_RESETMSEC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:233</div></div>
<div class="ttc" id="astructTSW__Type_html_a6b2dca065369b24fd29e2061608e89bf"><div class="ttname"><a href="structTSW__Type.html#a6b2dca065369b24fd29e2061608e89bf">TSW_Type::MAC_RX_FRAMES</a></div><div class="ttdeci">__R uint32_t MAC_RX_FRAMES</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:285</div></div>
<div class="ttc" id="astructTSW__Type_html_a6c903a7ddf01a7f99a7f0f9623589af6"><div class="ttname"><a href="structTSW__Type.html#a6c903a7ddf01a7f99a7f0f9623589af6">TSW_Type::PTP_EVT_TMR_STS</a></div><div class="ttdeci">__R uint32_t PTP_EVT_TMR_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:145</div></div>
<div class="ttc" id="astructTSW__Type_html_a6c9ce8506bbcaa8583e4c1095b99021e"><div class="ttname"><a href="structTSW__Type.html#a6c9ce8506bbcaa8583e4c1095b99021e">TSW_Type::CENTRAL_QCI_AENTRY_OBASETM_L</a></div><div class="ttdeci">__R uint32_t CENTRAL_QCI_AENTRY_OBASETM_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:112</div></div>
<div class="ttc" id="astructTSW__Type_html_a6d0e046c2c3b5be9edb6174ef5b1f494"><div class="ttname"><a href="structTSW__Type.html#a6d0e046c2c3b5be9edb6174ef5b1f494">TSW_Type::CENTRAL_CSR_VERSION</a></div><div class="ttdeci">__R uint32_t CENTRAL_CSR_VERSION</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:78</div></div>
<div class="ttc" id="astructTSW__Type_html_a6d7f373a69b4a90149c851dcc0a5bdf8"><div class="ttname"><a href="structTSW__Type.html#a6d7f373a69b4a90149c851dcc0a5bdf8">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_MIRROR</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_MIRROR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:212</div></div>
<div class="ttc" id="astructTSW__Type_html_a6e7d7442aded847a96c687063a1c8d8a"><div class="ttname"><a href="structTSW__Type.html#a6e7d7442aded847a96c687063a1c8d8a">TSW_Type::AXIS2APB_ALMEM_RESET</a></div><div class="ttdeci">__RW uint32_t AXIS2APB_ALMEM_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:50</div></div>
<div class="ttc" id="astructTSW__Type_html_a6ed5538ce7fee022c174545dab493cd5"><div class="ttname"><a href="structTSW__Type.html#a6ed5538ce7fee022c174545dab493cd5">TSW_Type::APB2AXI_CAM_REQDATA_2</a></div><div class="ttdeci">__RW uint32_t APB2AXI_CAM_REQDATA_2</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:35</div></div>
<div class="ttc" id="astructTSW__Type_html_a6fe61abb727d0ca235665d66dfcaf369"><div class="ttname"><a href="structTSW__Type.html#a6fe61abb727d0ca235665d66dfcaf369">TSW_Type::TSN_EP_PTP_UPTM_S</a></div><div class="ttdeci">__W uint32_t TSN_EP_PTP_UPTM_S</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:387</div></div>
<div class="ttc" id="astructTSW__Type_html_a700b50abb39016f2a0c9fff61e4a8ead"><div class="ttname"><a href="structTSW__Type.html#a700b50abb39016f2a0c9fff61e4a8ead">TSW_Type::MONITOR_RX_COUNTER_RX_MULTI</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_MULTI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:434</div></div>
<div class="ttc" id="astructTSW__Type_html_a702898040d384bc7fd74278df227e21b"><div class="ttname"><a href="structTSW__Type.html#a702898040d384bc7fd74278df227e21b">TSW_Type::RTC_CT_CURTIME_SEC</a></div><div class="ttdeci">__R uint32_t RTC_CT_CURTIME_SEC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:300</div></div>
<div class="ttc" id="astructTSW__Type_html_a733b30802783cd31286763345e200e3e"><div class="ttname"><a href="structTSW__Type.html#a733b30802783cd31286763345e200e3e">TSW_Type::CPU_PORT_EGRESS_STMID_CONTROL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_STMID_CONTROL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:178</div></div>
<div class="ttc" id="astructTSW__Type_html_a7394732c28e5013782a8322175890e23"><div class="ttname"><a href="structTSW__Type.html#a7394732c28e5013782a8322175890e23">TSW_Type::TSN_EP_TXUF</a></div><div class="ttdeci">__RW uint32_t TSN_EP_TXUF</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:375</div></div>
<div class="ttc" id="astructTSW__Type_html_a73e31bea7b179cdd7c68efce8b487752"><div class="ttname"><a href="structTSW__Type.html#a73e31bea7b179cdd7c68efce8b487752">TSW_Type::AXIS2APB_LOOKUP_RESPDATA_0</a></div><div class="ttdeci">__RW uint32_t AXIS2APB_LOOKUP_RESPDATA_0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:74</div></div>
<div class="ttc" id="astructTSW__Type_html_a7401db4ced24266fa371d9c2e925a70c"><div class="ttname"><a href="structTSW__Type.html#a7401db4ced24266fa371d9c2e925a70c">TSW_Type::AXIS2APB_ALMEM_RESPDATA_0</a></div><div class="ttdeci">__RW uint32_t AXIS2APB_ALMEM_RESPDATA_0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:52</div></div>
<div class="ttc" id="astructTSW__Type_html_a745485380aebe61e081a10ab201bab7e"><div class="ttname"><a href="structTSW__Type.html#a745485380aebe61e081a10ab201bab7e">TSW_Type::MAC_MDIO_RD_DATA</a></div><div class="ttdeci">__R uint32_t MAC_MDIO_RD_DATA</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:290</div></div>
<div class="ttc" id="astructTSW__Type_html_a753f28f0f9337ff0342638d2cad72b89"><div class="ttname"><a href="structTSW__Type.html#a753f28f0f9337ff0342638d2cad72b89">TSW_Type::CENTRAL_QCI_CBS</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_CBS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:98</div></div>
<div class="ttc" id="astructTSW__Type_html_a762957bcdb394633f2242b8313c18a3e"><div class="ttname"><a href="structTSW__Type.html#a762957bcdb394633f2242b8313c18a3e">TSW_Type::CPU_PORT_IGRESS_STMID_MACHI</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_STMID_MACHI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:222</div></div>
<div class="ttc" id="astructTSW__Type_html_a76761b9cdf2dedb396a525ff0580e19b"><div class="ttname"><a href="structTSW__Type.html#a76761b9cdf2dedb396a525ff0580e19b">TSW_Type::APB2AXIS_CAM_STS</a></div><div class="ttdeci">__R uint32_t APB2AXIS_CAM_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:27</div></div>
<div class="ttc" id="astructTSW__Type_html_a76a30b71e6c3958828f28f0052e6cac7"><div class="ttname"><a href="structTSW__Type.html#a76a30b71e6c3958828f28f0052e6cac7">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_OUT_CONFIG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:207</div></div>
<div class="ttc" id="astructTSW__Type_html_a76a95d1fd549380e7994443905e05a60"><div class="ttname"><a href="structTSW__Type.html#a76a95d1fd549380e7994443905e05a60">TSW_Type::PTP_EVT_PPS1_WIDTH</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS1_WIDTH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:156</div></div>
<div class="ttc" id="astructTSW__Type_html_a76ad75e3b214e37e7a1deaf47d6662ea"><div class="ttname"><a href="structTSW__Type.html#a76ad75e3b214e37e7a1deaf47d6662ea">TSW_Type::CENTRAL_CSR_CB_PARAM</a></div><div class="ttdeci">__R uint32_t CENTRAL_CSR_CB_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:81</div></div>
<div class="ttc" id="astructTSW__Type_html_a7715f89d5afdc4550cdc01b8fcd54229"><div class="ttname"><a href="structTSW__Type.html#a7715f89d5afdc4550cdc01b8fcd54229">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_UC</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_UC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:258</div></div>
<div class="ttc" id="astructTSW__Type_html_a77a2ad48a90a36b0b91955eb7d07f565"><div class="ttname"><a href="structTSW__Type.html#a77a2ad48a90a36b0b91955eb7d07f565">TSW_Type::MM2S_ADDRLO</a></div><div class="ttdeci">__RW uint32_t MM2S_ADDRLO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:120</div></div>
<div class="ttc" id="astructTSW__Type_html_a77ec4ecf1d7faf2786d4c2236589786c"><div class="ttname"><a href="structTSW__Type.html#a77ec4ecf1d7faf2786d4c2236589786c">TSW_Type::LU_MAIN_PARAM</a></div><div class="ttdeci">__R uint32_t LU_MAIN_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:16</div></div>
<div class="ttc" id="astructTSW__Type_html_a78942a56f2792c57f2333062aef2a789"><div class="ttname"><a href="structTSW__Type.html#a78942a56f2792c57f2333062aef2a789">TSW_Type::MAC_TX_FRAMES</a></div><div class="ttdeci">__R uint32_t MAC_TX_FRAMES</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:284</div></div>
<div class="ttc" id="astructTSW__Type_html_a78a16140e31a76f15ddcf7bca36752a9"><div class="ttname"><a href="structTSW__Type.html#a78a16140e31a76f15ddcf7bca36752a9">TSW_Type::CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_TX_COUNTER_TX_DROP_OVFL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:248</div></div>
<div class="ttc" id="astructTSW__Type_html_a797127caf9c80db91cced2ec81b6f5fe"><div class="ttname"><a href="structTSW__Type.html#a797127caf9c80db91cced2ec81b6f5fe">TSW_Type::PORT1_QCH3_CFG</a></div><div class="ttdeci">__RW uint32_t PORT1_QCH3_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:353</div></div>
<div class="ttc" id="astructTSW__Type_html_a79a6fb2e88b6735b779ad23d6c02099d"><div class="ttname"><a href="structTSW__Type.html#a79a6fb2e88b6735b779ad23d6c02099d">TSW_Type::MONITOR_RX_COUNTER_RX_DROP_VLAN</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_DROP_VLAN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:444</div></div>
<div class="ttc" id="astructTSW__Type_html_a7ac8689e698afda44183d81793adbeab"><div class="ttname"><a href="structTSW__Type.html#a7ac8689e698afda44183d81793adbeab">TSW_Type::AXIS2APB_LOOKUP_RESP_CNT</a></div><div class="ttdeci">__R uint32_t AXIS2APB_LOOKUP_RESP_CNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:70</div></div>
<div class="ttc" id="astructTSW__Type_html_a7aeff73a62356446bdca98b97dbb78ef"><div class="ttname"><a href="structTSW__Type.html#a7aeff73a62356446bdca98b97dbb78ef">TSW_Type::AXIS2APB_ALMEM_PARAM</a></div><div class="ttdeci">__R uint32_t AXIS2APB_ALMEM_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:51</div></div>
<div class="ttc" id="astructTSW__Type_html_a7b1d2c3e9d6059374fde3694cfd5ea89"><div class="ttname"><a href="structTSW__Type.html#a7b1d2c3e9d6059374fde3694cfd5ea89">TSW_Type::S2MM_LENGTH</a></div><div class="ttdeci">__RW uint32_t S2MM_LENGTH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:133</div></div>
<div class="ttc" id="astructTSW__Type_html_a7b74725a0f2dcb7f1895dd738b463973"><div class="ttname"><a href="structTSW__Type.html#a7b74725a0f2dcb7f1895dd738b463973">TSW_Type::GPR_CTRL2</a></div><div class="ttdeci">__RW uint32_t GPR_CTRL2</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:450</div></div>
<div class="ttc" id="astructTSW__Type_html_a7c0c651150d75bc3da79ad1f20457599"><div class="ttname"><a href="structTSW__Type.html#a7c0c651150d75bc3da79ad1f20457599">TSW_Type::APB2AXIS_LOOKUP_REQDATA_3</a></div><div class="ttdeci">__RW uint32_t APB2AXIS_LOOKUP_REQDATA_3</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:66</div></div>
<div class="ttc" id="astructTSW__Type_html_a7c203a5baf62c9f4fc8685f0108f7a78"><div class="ttname"><a href="structTSW__Type.html#a7c203a5baf62c9f4fc8685f0108f7a78">TSW_Type::TSN_SHAPER_TAS_ACYCLETM</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_TAS_ACYCLETM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:357</div></div>
<div class="ttc" id="astructTSW__Type_html_a7d18279c3619cce19f7e138e842b1cfe"><div class="ttname"><a href="structTSW__Type.html#a7d18279c3619cce19f7e138e842b1cfe">TSW_Type::SW_CTRL_PORT_MAIN_TAGGING</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_PORT_MAIN_TAGGING</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:390</div></div>
<div class="ttc" id="astructTSW__Type_html_a7ee46a278bbb1b2c2e9e146977f0976c"><div class="ttname"><a href="structTSW__Type.html#a7ee46a278bbb1b2c2e9e146977f0976c">TSW_Type::PTP_EVT_PPS0_WIDTH</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS0_WIDTH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:151</div></div>
<div class="ttc" id="astructTSW__Type_html_a7f506a92dcce1dd07a10008bd4f353cc"><div class="ttname"><a href="structTSW__Type.html#a7f506a92dcce1dd07a10008bd4f353cc">TSW_Type::CPU_PORT_EGRESS_FRER_LATTESTPERIOD</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_LATTESTPERIOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:196</div></div>
<div class="ttc" id="astructTSW__Type_html_a7fec3bf2cd2c42200f2c4ca098795ea6"><div class="ttname"><a href="structTSW__Type.html#a7fec3bf2cd2c42200f2c4ca098795ea6">TSW_Type::CENTRAL_CSR_PARAM</a></div><div class="ttdeci">__R uint32_t CENTRAL_CSR_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:79</div></div>
<div class="ttc" id="astructTSW__Type_html_a805a958ebe163985c27a68e4cdaffefc"><div class="ttname"><a href="structTSW__Type.html#a805a958ebe163985c27a68e4cdaffefc">TSW_Type::CPU_PORT_IGRESS_STMID_MACLO</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_STMID_MACLO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:221</div></div>
<div class="ttc" id="astructTSW__Type_html_a80c4384f1cb2bf9d776cac69ca7a7f29"><div class="ttname"><a href="structTSW__Type.html#a80c4384f1cb2bf9d776cac69ca7a7f29">TSW_Type::TSN_SHAPER_FPST</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_FPST</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:342</div></div>
<div class="ttc" id="astructTSW__Type_html_a810477b44d6ef0e2b0d2b8cb825693c4"><div class="ttname"><a href="structTSW__Type.html#a810477b44d6ef0e2b0d2b8cb825693c4">TSW_Type::MAC_MDIO_WR_DATA</a></div><div class="ttdeci">__RW uint32_t MAC_MDIO_WR_DATA</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:291</div></div>
<div class="ttc" id="astructTSW__Type_html_a8184a8ce912849f5c336becffbb760c0"><div class="ttname"><a href="structTSW__Type.html#a8184a8ce912849f5c336becffbb760c0">TSW_Type::PTP_EVT_PPS0_INTERVAL</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS0_INTERVAL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:150</div></div>
<div class="ttc" id="astructTSW__Type_html_a847cc46867c8a1c5190e4cc7e2e16b76"><div class="ttname"><a href="structTSW__Type.html#a847cc46867c8a1c5190e4cc7e2e16b76">TSW_Type::CPU_PORT_IGRESS_STMID_CONTROL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_STMID_CONTROL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:217</div></div>
<div class="ttc" id="astructTSW__Type_html_a849a4296451ce1417fbd3843f9d8715f"><div class="ttname"><a href="structTSW__Type.html#a849a4296451ce1417fbd3843f9d8715f">TSW_Type::CENTRAL_QCI_AENTRY_CTRL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_AENTRY_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:109</div></div>
<div class="ttc" id="astructTSW__Type_html_a853259be89bfd9d430fc3bec81367b36"><div class="ttname"><a href="structTSW__Type.html#a853259be89bfd9d430fc3bec81367b36">TSW_Type::PTP_EVT_SCP_NS2</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_NS2</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:159</div></div>
<div class="ttc" id="astructTSW__Type_html_a85930952a3dc3ffdb47d224d4fff8515"><div class="ttname"><a href="structTSW__Type.html#a85930952a3dc3ffdb47d224d4fff8515">TSW_Type::CENTRAL_QCI_HWCFG</a></div><div class="ttdeci">__R uint32_t CENTRAL_QCI_HWCFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:84</div></div>
<div class="ttc" id="astructTSW__Type_html_a87ef550260244d0145423af5fe8865fd"><div class="ttname"><a href="structTSW__Type.html#a87ef550260244d0145423af5fe8865fd">TSW_Type::TSN_SHAPER_TAS_ABASETM_L</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_TAS_ABASETM_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:358</div></div>
<div class="ttc" id="astructTSW__Type_html_a8c082a9eb3a0036e554ec88df8a36eed"><div class="ttname"><a href="structTSW__Type.html#a8c082a9eb3a0036e554ec88df8a36eed">TSW_Type::TSN_EP_MMS_STAT</a></div><div class="ttdeci">__RW uint32_t TSN_EP_MMS_STAT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:385</div></div>
<div class="ttc" id="astructTSW__Type_html_a8da92b60f43783e92090deb3e81e4419"><div class="ttname"><a href="structTSW__Type.html#a8da92b60f43783e92090deb3e81e4419">TSW_Type::MONITOR_TX_COUNTER_TX_DROP_OVFL</a></div><div class="ttdeci">__R uint32_t MONITOR_TX_COUNTER_TX_DROP_OVFL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:418</div></div>
<div class="ttc" id="astructTSW__Type_html_a8ec318c14ac0bddc9936f6fc90f26101"><div class="ttname"><a href="structTSW__Type.html#a8ec318c14ac0bddc9936f6fc90f26101">TSW_Type::AXIS2APB_ALMEM_RESP_CNT</a></div><div class="ttdeci">__R uint32_t AXIS2APB_ALMEM_RESP_CNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:48</div></div>
<div class="ttc" id="astructTSW__Type_html_a8eec2638a0eacfa1844739586f8e698f"><div class="ttname"><a href="structTSW__Type.html#a8eec2638a0eacfa1844739586f8e698f">TSW_Type::CENTRAL_QCI_FSIZE</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_FSIZE</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:91</div></div>
<div class="ttc" id="astructTSW__Type_html_a91b77b7f3761faf4ca0b5b94e51cbcf8"><div class="ttname"><a href="structTSW__Type.html#a91b77b7f3761faf4ca0b5b94e51cbcf8">TSW_Type::PTP_EVT_TS_CTL</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_TS_CTL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:137</div></div>
<div class="ttc" id="astructTSW__Type_html_a91d529d3880e19abfeb1ab67d84454a9"><div class="ttname"><a href="structTSW__Type.html#a91d529d3880e19abfeb1ab67d84454a9">TSW_Type::CENTRAL_QCI_GLISTINDEX</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_GLISTINDEX</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:103</div></div>
<div class="ttc" id="astructTSW__Type_html_a93533b4da41843b887781ded4d1455d0"><div class="ttname"><a href="structTSW__Type.html#a93533b4da41843b887781ded4d1455d0">TSW_Type::CPU_PORT_EGRESS_STMID_ESELECT</a></div><div class="ttdeci">__R uint32_t CPU_PORT_EGRESS_STMID_ESELECT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:176</div></div>
<div class="ttc" id="astructTSW__Type_html_a9438f87b20de3cc889d25d1f81ecddfe"><div class="ttname"><a href="structTSW__Type.html#a9438f87b20de3cc889d25d1f81ecddfe">TSW_Type::PTP_EVT_PPS2_WIDTH</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS2_WIDTH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:161</div></div>
<div class="ttc" id="astructTSW__Type_html_a94c15c9a0a81244e37b3e6aae7ef8f04"><div class="ttname"><a href="structTSW__Type.html#a94c15c9a0a81244e37b3e6aae7ef8f04">TSW_Type::MAC_TX_OCTETS</a></div><div class="ttdeci">__R uint32_t MAC_TX_OCTETS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:286</div></div>
<div class="ttc" id="astructTSW__Type_html_a950b4612d0599ce536e3f385622989aa"><div class="ttname"><a href="structTSW__Type.html#a950b4612d0599ce536e3f385622989aa">TSW_Type::CPU_PORT_IGRESS_STMID_AMACHI</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_STMID_AMACHI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:224</div></div>
<div class="ttc" id="astructTSW__Type_html_a953a8c4010d1d3fbf2dcd3fedc88ee7b"><div class="ttname"><a href="structTSW__Type.html#a953a8c4010d1d3fbf2dcd3fedc88ee7b">TSW_Type::MAC_RX_OCTETS</a></div><div class="ttdeci">__R uint32_t MAC_RX_OCTETS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:287</div></div>
<div class="ttc" id="astructTSW__Type_html_a95629b22225f1a6a013113296246fc9e"><div class="ttname"><a href="structTSW__Type.html#a95629b22225f1a6a013113296246fc9e">TSW_Type::CENTRAL_QCI_GATESEL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_GATESEL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:88</div></div>
<div class="ttc" id="astructTSW__Type_html_a96153489082d9ba31821b6b49acfad4f"><div class="ttname"><a href="structTSW__Type.html#a96153489082d9ba31821b6b49acfad4f">TSW_Type::TSN_SHAPER_TAS_LISTLEN</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_TAS_LISTLEN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:360</div></div>
<div class="ttc" id="astructTSW__Type_html_a9aae4ea34a61147b93417a92daf12167"><div class="ttname"><a href="structTSW__Type.html#a9aae4ea34a61147b93417a92daf12167">TSW_Type::MONITOR_RX_COUNTER_RX_VLAN</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_VLAN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:436</div></div>
<div class="ttc" id="astructTSW__Type_html_a9c3362157a5eddb790391b009a80dce5"><div class="ttname"><a href="structTSW__Type.html#a9c3362157a5eddb790391b009a80dce5">TSW_Type::TSN_SHAPER_TQEM</a></div><div class="ttdeci">__R uint32_t TSN_SHAPER_TQEM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:341</div></div>
<div class="ttc" id="astructTSW__Type_html_a9dc2046ae22d1ad7e92ccb2cbd87332f"><div class="ttname"><a href="structTSW__Type.html#a9dc2046ae22d1ad7e92ccb2cbd87332f">TSW_Type::PTP_EVT_ATSHI</a></div><div class="ttdeci">__R uint32_t PTP_EVT_ATSHI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:148</div></div>
<div class="ttc" id="astructTSW__Type_html_a9e42688cadbbd0a99b4acf187f243c7c"><div class="ttname"><a href="structTSW__Type.html#a9e42688cadbbd0a99b4acf187f243c7c">TSW_Type::APB2AXIS_LOOKUP_REQDATA_1</a></div><div class="ttdeci">__RW uint32_t APB2AXIS_LOOKUP_REQDATA_1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:64</div></div>
<div class="ttc" id="astructTSW__Type_html_a9e973f93b552e0e29afd09e0dd275128"><div class="ttname"><a href="structTSW__Type.html#a9e973f93b552e0e29afd09e0dd275128">TSW_Type::CPU_PORT_EGRESS_FRER_SIDSEL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_SIDSEL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:188</div></div>
<div class="ttc" id="astructTSW__Type_html_a9ebe1687a30e99b07cd8096cbd5ed2bc"><div class="ttname"><a href="structTSW__Type.html#a9ebe1687a30e99b07cd8096cbd5ed2bc">TSW_Type::TSN_SHAPER_TAS_OBASETM_L</a></div><div class="ttdeci">__R uint32_t TSN_SHAPER_TAS_OBASETM_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:362</div></div>
<div class="ttc" id="astructTSW__Type_html_a9f47591b1cda514ed8230248bf466296"><div class="ttname"><a href="structTSW__Type.html#a9f47591b1cda514ed8230248bf466296">TSW_Type::AXIS2APB_LOOKUP_RESPDATA_1</a></div><div class="ttdeci">__RW uint32_t AXIS2APB_LOOKUP_RESPDATA_1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:76</div></div>
<div class="ttc" id="astructTSW__Type_html_a9f57a7e2a4f52eb9fcba7dfc8419faf7"><div class="ttname"><a href="structTSW__Type.html#a9f57a7e2a4f52eb9fcba7dfc8419faf7">TSW_Type::APB2AXIS_LOOKUP_PARAM</a></div><div class="ttdeci">__R uint32_t APB2AXIS_LOOKUP_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:62</div></div>
<div class="ttc" id="astructTSW__Type_html_a9f57e837162fcc7a93b7104cde31f27a"><div class="ttname"><a href="structTSW__Type.html#a9f57e837162fcc7a93b7104cde31f27a">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_PARAM</a></div><div class="ttdeci">__R uint32_t CPU_PORT_IGRESS_RX_FDFIFO_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:209</div></div>
<div class="ttc" id="astructTSW__Type_html_aa14bedeaf736cfd36d7823db868ce187"><div class="ttname"><a href="structTSW__Type.html#aa14bedeaf736cfd36d7823db868ce187">TSW_Type::MAC_MAC_CTRL</a></div><div class="ttdeci">__RW uint32_t MAC_MAC_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:283</div></div>
<div class="ttc" id="astructTSW__Type_html_aa15461a6f5315193d90938cb06b10d78"><div class="ttname"><a href="structTSW__Type.html#aa15461a6f5315193d90938cb06b10d78">TSW_Type::RTC_OFS_CH</a></div><div class="ttdeci">__RW uint32_t RTC_OFS_CH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:306</div></div>
<div class="ttc" id="astructTSW__Type_html_aa1bf7bf5b8d256d874935689d4ad5b1e"><div class="ttname"><a href="structTSW__Type.html#aa1bf7bf5b8d256d874935689d4ad5b1e">TSW_Type::LU_MAIN_BC_ACTION</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_BC_ACTION</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:23</div></div>
<div class="ttc" id="astructTSW__Type_html_aa1e9f0d554788a96ebbac7af8c3a8c80"><div class="ttname"><a href="structTSW__Type.html#aa1e9f0d554788a96ebbac7af8c3a8c80">TSW_Type::LU_MAIN_PCP_REMAP</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_PCP_REMAP</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:18</div></div>
<div class="ttc" id="astructTSW__Type_html_aa271bd457b9f8556029d11185f4a0c79"><div class="ttname"><a href="structTSW__Type.html#aa271bd457b9f8556029d11185f4a0c79">TSW_Type::CPU_PORT_MONITOR_PARAM</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:243</div></div>
<div class="ttc" id="astructTSW__Type_html_aa2dd907ad0ec55fa4d84ed76ba293143"><div class="ttname"><a href="structTSW__Type.html#aa2dd907ad0ec55fa4d84ed76ba293143">TSW_Type::APB2AXIS_LOOKUP_STS</a></div><div class="ttdeci">__R uint32_t APB2AXIS_LOOKUP_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:57</div></div>
<div class="ttc" id="astructTSW__Type_html_aa61ae5058037ea2592d9a17b324c73b4"><div class="ttname"><a href="structTSW__Type.html#aa61ae5058037ea2592d9a17b324c73b4">TSW_Type::MM2S_CTRL</a></div><div class="ttdeci">__RW uint32_t MM2S_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:123</div></div>
<div class="ttc" id="astructTSW__Type_html_aa7ed7aa9de0cac57defc1652a9d2eca0"><div class="ttname"><a href="structTSW__Type.html#aa7ed7aa9de0cac57defc1652a9d2eca0">TSW_Type::TSN_SHAPER_MMCT</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_MMCT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:343</div></div>
<div class="ttc" id="astructTSW__Type_html_aa829707fa405e68d2a2425b51f92e610"><div class="ttname"><a href="structTSW__Type.html#aa829707fa405e68d2a2425b51f92e610">TSW_Type::PTP_EVT_SCP_SEC0</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_SEC0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:142</div></div>
<div class="ttc" id="astructTSW__Type_html_aa8374ea4778386703b7e40a347a14d4c"><div class="ttname"><a href="structTSW__Type.html#aa8374ea4778386703b7e40a347a14d4c">TSW_Type::CPU_PORT_IGRESS_FRER_FCTRL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_FCTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:232</div></div>
<div class="ttc" id="astructTSW__Type_html_aa8c6260ff7685a613155d6f740810e20"><div class="ttname"><a href="structTSW__Type.html#aa8c6260ff7685a613155d6f740810e20">TSW_Type::CPU_PORT_EGRESS_FRER_LATERRCNT</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_LATERRCNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:198</div></div>
<div class="ttc" id="astructTSW__Type_html_aa8e7594eb57bbbe8d119e11ae8c69045"><div class="ttname"><a href="structTSW__Type.html#aa8e7594eb57bbbe8d119e11ae8c69045">TSW_Type::APB2AXIS_ALMEM_STS</a></div><div class="ttdeci">__R uint32_t APB2AXIS_ALMEM_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:37</div></div>
<div class="ttc" id="astructTSW__Type_html_aaa4fbd89e315d3934b1b964ecb38f1ce"><div class="ttname"><a href="structTSW__Type.html#aaa4fbd89e315d3934b1b964ecb38f1ce">TSW_Type::TSYN_CR</a></div><div class="ttdeci">__RW uint32_t TSYN_CR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:313</div></div>
<div class="ttc" id="astructTSW__Type_html_aab2bf5255e6a993d170f19e413ece537"><div class="ttname"><a href="structTSW__Type.html#aab2bf5255e6a993d170f19e413ece537">TSW_Type::PTP_EVT_SCP_SEC2</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_SEC2</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:158</div></div>
<div class="ttc" id="astructTSW__Type_html_aabbcca8282012b461997783959b571f4"><div class="ttname"><a href="structTSW__Type.html#aabbcca8282012b461997783959b571f4">TSW_Type::RTC_CT_TIMER_INCR</a></div><div class="ttdeci">__RW uint32_t RTC_CT_TIMER_INCR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:302</div></div>
<div class="ttc" id="astructTSW__Type_html_aacb9638dc5f40a01d0fada3861e84486"><div class="ttname"><a href="structTSW__Type.html#aacb9638dc5f40a01d0fada3861e84486">TSW_Type::MAC_MDIO_CFG</a></div><div class="ttdeci">__RW uint32_t MAC_MDIO_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:288</div></div>
<div class="ttc" id="astructTSW__Type_html_aad23f9ae3dc7685c6116dc85b7c7eb76"><div class="ttname"><a href="structTSW__Type.html#aad23f9ae3dc7685c6116dc85b7c7eb76">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_FGOOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:250</div></div>
<div class="ttc" id="astructTSW__Type_html_aad30960bc92c31f6e5936fd6ed257be9"><div class="ttname"><a href="structTSW__Type.html#aad30960bc92c31f6e5936fd6ed257be9">TSW_Type::PORT1_QCH0_CFG</a></div><div class="ttdeci">__RW uint32_t PORT1_QCH0_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:350</div></div>
<div class="ttc" id="astructTSW__Type_html_aad99fa9159de3124e0e3e193927c0991"><div class="ttname"><a href="structTSW__Type.html#aad99fa9159de3124e0e3e193927c0991">TSW_Type::APB2AXIS_ALMEM_FILLSTS</a></div><div class="ttdeci">__R uint32_t APB2AXIS_ALMEM_FILLSTS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:40</div></div>
<div class="ttc" id="astructTSW__Type_html_aae1748af40a825323dc6f105b1459024"><div class="ttname"><a href="structTSW__Type.html#aae1748af40a825323dc6f105b1459024">TSW_Type::TSYN_RXBUF_RX_TIME_STAMP_H</a></div><div class="ttdeci">__R uint32_t TSYN_RXBUF_RX_TIME_STAMP_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:327</div></div>
<div class="ttc" id="astructTSW__Type_html_aaedd6d156cbd4795a36994afe8ef5dda"><div class="ttname"><a href="structTSW__Type.html#aaedd6d156cbd4795a36994afe8ef5dda">TSW_Type::MAC_MDIO_CTRL</a></div><div class="ttdeci">__RW uint32_t MAC_MDIO_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:289</div></div>
<div class="ttc" id="astructTSW__Type_html_aaee55e184a37008b14bccea3d1eb7f55"><div class="ttname"><a href="structTSW__Type.html#aaee55e184a37008b14bccea3d1eb7f55">TSW_Type::CPU_PORT_MONITOR_CTRL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_MONITOR_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:241</div></div>
<div class="ttc" id="astructTSW__Type_html_aafb20920dd3f64c33c97742ace5bf768"><div class="ttname"><a href="structTSW__Type.html#aafb20920dd3f64c33c97742ace5bf768">TSW_Type::CPU_PORT_EGRESS_FRER_CONTROL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_CONTROL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:187</div></div>
<div class="ttc" id="astructTSW__Type_html_ab0c47ba29013fdc42f182170263f9555"><div class="ttname"><a href="structTSW__Type.html#ab0c47ba29013fdc42f182170263f9555">TSW_Type::TSN_SHAPER_HWCFG1</a></div><div class="ttdeci">__R uint32_t TSN_SHAPER_HWCFG1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:338</div></div>
<div class="ttc" id="astructTSW__Type_html_ab12e166813034173566ba4bdefa7628a"><div class="ttname"><a href="structTSW__Type.html#ab12e166813034173566ba4bdefa7628a">TSW_Type::MONITOR_RX_COUNTER_RX_UNKNOWN</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_UNKNOWN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:426</div></div>
<div class="ttc" id="astructTSW__Type_html_ab164b27bb5939222b93a180d914af0d4"><div class="ttname"><a href="structTSW__Type.html#ab164b27bb5939222b93a180d914af0d4">TSW_Type::TSYN_TXBUF_BIN0_TX_TIMESTAMP_H</a></div><div class="ttdeci">__RW uint32_t TSYN_TXBUF_BIN0_TX_TIMESTAMP_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:335</div></div>
<div class="ttc" id="astructTSW__Type_html_ab192822103909a5f779cf8045fb1d09a"><div class="ttname"><a href="structTSW__Type.html#ab192822103909a5f779cf8045fb1d09a">TSW_Type::CPU_PORT_IGRESS_STMID_ESELECT</a></div><div class="ttdeci">__R uint32_t CPU_PORT_IGRESS_STMID_ESELECT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:215</div></div>
<div class="ttc" id="astructTSW__Type_html_ab1e24bcbcc0535915e49a76616490433"><div class="ttname"><a href="structTSW__Type.html#ab1e24bcbcc0535915e49a76616490433">TSW_Type::RTC_ALARM_SH</a></div><div class="ttdeci">__RW uint32_t RTC_ALARM_SH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:309</div></div>
<div class="ttc" id="astructTSW__Type_html_ab2329d49db0db46d050dbe25810772e3"><div class="ttname"><a href="structTSW__Type.html#ab2329d49db0db46d050dbe25810772e3">TSW_Type::CENTRAL_CSR_QCI_CTRL_PARAM</a></div><div class="ttdeci">__R uint32_t CENTRAL_CSR_QCI_CTRL_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:82</div></div>
<div class="ttc" id="astructTSW__Type_html_ab28e48aeaca4c3e72f774bf49941b983"><div class="ttname"><a href="structTSW__Type.html#ab28e48aeaca4c3e72f774bf49941b983">TSW_Type::CPU_PORT_EGRESS_STMID_SEQNO</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_STMID_SEQNO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:179</div></div>
<div class="ttc" id="astructTSW__Type_html_ab2a75d6a51738c33e05d3b0becc41490"><div class="ttname"><a href="structTSW__Type.html#ab2a75d6a51738c33e05d3b0becc41490">TSW_Type::PORT1_QCH2_CFG</a></div><div class="ttdeci">__RW uint32_t PORT1_QCH2_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:352</div></div>
<div class="ttc" id="astructTSW__Type_html_ab2e1206d701c571b43fad321afd5a3b5"><div class="ttname"><a href="structTSW__Type.html#ab2e1206d701c571b43fad321afd5a3b5">TSW_Type::CPU_PORT_EGRESS_FRER_FSELECT</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_FSELECT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:191</div></div>
<div class="ttc" id="astructTSW__Type_html_ab3120ddd84e1358c1c271b8e5428de22"><div class="ttname"><a href="structTSW__Type.html#ab3120ddd84e1358c1c271b8e5428de22">TSW_Type::S2MM_CTRL</a></div><div class="ttdeci">__RW uint32_t S2MM_CTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:134</div></div>
<div class="ttc" id="astructTSW__Type_html_ab4985fff83dae373b7ab7f51f59d3dce"><div class="ttname"><a href="structTSW__Type.html#ab4985fff83dae373b7ab7f51f59d3dce">TSW_Type::PTP_EVT_ATSLO</a></div><div class="ttdeci">__R uint32_t PTP_EVT_ATSLO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:147</div></div>
<div class="ttc" id="astructTSW__Type_html_ab49c9b35f96d7356f266f999735f13cd"><div class="ttname"><a href="structTSW__Type.html#ab49c9b35f96d7356f266f999735f13cd">TSW_Type::CENTRAL_QCI_EIR</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_EIR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:99</div></div>
<div class="ttc" id="astructTSW__Type_html_ab5175a0e94618533f1a4a79bf2d0b17e"><div class="ttname"><a href="structTSW__Type.html#ab5175a0e94618533f1a4a79bf2d0b17e">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS</a></div><div class="ttdeci">__R uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_FDMEM_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:397</div></div>
<div class="ttc" id="astructTSW__Type_html_ab544c9905a84e7786f06ade58352ca91"><div class="ttname"><a href="structTSW__Type.html#ab544c9905a84e7786f06ade58352ca91">TSW_Type::PTP_EVT_PPS3_INTERVAL</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS3_INTERVAL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:165</div></div>
<div class="ttc" id="astructTSW__Type_html_ab5cdb654cefe05cc817d9c13c222c16a"><div class="ttname"><a href="structTSW__Type.html#ab5cdb654cefe05cc817d9c13c222c16a">TSW_Type::PTP_EVT_PPS2_INTERVAL</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS2_INTERVAL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:160</div></div>
<div class="ttc" id="astructTSW__Type_html_ab6143e4ea16cbcd42450163099276122"><div class="ttname"><a href="structTSW__Type.html#ab6143e4ea16cbcd42450163099276122">TSW_Type::MONITOR_RX_COUNTER_RX_DROP_ERR</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_DROP_ERR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:442</div></div>
<div class="ttc" id="astructTSW__Type_html_ab818de35bc580a732ac95d25ed1d75a2"><div class="ttname"><a href="structTSW__Type.html#ab818de35bc580a732ac95d25ed1d75a2">TSW_Type::APB2AXIS_LOOKUP_FILLSTS</a></div><div class="ttdeci">__R uint32_t APB2AXIS_LOOKUP_FILLSTS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:60</div></div>
<div class="ttc" id="astructTSW__Type_html_ab8ad785fa32221db8ec700512bed0d4f"><div class="ttname"><a href="structTSW__Type.html#ab8ad785fa32221db8ec700512bed0d4f">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_INTERN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:260</div></div>
<div class="ttc" id="astructTSW__Type_html_ab8bdaf465aa4bcf6e09889fa65aefd57"><div class="ttname"><a href="structTSW__Type.html#ab8bdaf465aa4bcf6e09889fa65aefd57">TSW_Type::CPU_PORT_IGRESS_FRER_SIDSEL</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_SIDSEL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:227</div></div>
<div class="ttc" id="astructTSW__Type_html_abb11e171041ce12b2a27c22277011be4"><div class="ttname"><a href="structTSW__Type.html#abb11e171041ce12b2a27c22277011be4">TSW_Type::TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN</a></div><div class="ttdeci">__RW uint32_t TSYN_TXBUF_BIN0_TQUE_AND_TX_LEN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:332</div></div>
<div class="ttc" id="astructTSW__Type_html_abb698da78f1288eb63aa08835bc04292"><div class="ttname"><a href="structTSW__Type.html#abb698da78f1288eb63aa08835bc04292">TSW_Type::S2MM_DMA_CR</a></div><div class="ttdeci">__RW uint32_t S2MM_DMA_CR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:126</div></div>
<div class="ttc" id="astructTSW__Type_html_abbd15515268a7907ad2e7447a800d236"><div class="ttname"><a href="structTSW__Type.html#abbd15515268a7907ad2e7447a800d236">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE</a></div><div class="ttdeci">__R uint32_t CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_CNT_BYTE</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:202</div></div>
<div class="ttc" id="astructTSW__Type_html_abbfa51e3b1793de050f035c8279cc7c0"><div class="ttname"><a href="structTSW__Type.html#abbfa51e3b1793de050f035c8279cc7c0">TSW_Type::S2MM_ADDRLO</a></div><div class="ttdeci">__RW uint32_t S2MM_ADDRLO</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:131</div></div>
<div class="ttc" id="astructTSW__Type_html_abe4a26ced946a83eeb959072685e58f0"><div class="ttname"><a href="structTSW__Type.html#abe4a26ced946a83eeb959072685e58f0">TSW_Type::CENTRAL_QCI_METERSEL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_METERSEL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:87</div></div>
<div class="ttc" id="astructTSW__Type_html_abed65f0d17e82e6c9a2d5719309110d3"><div class="ttname"><a href="structTSW__Type.html#abed65f0d17e82e6c9a2d5719309110d3">TSW_Type::PTP_EVT_SCP_NS1</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_SCP_NS1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:154</div></div>
<div class="ttc" id="astructTSW__Type_html_abf266ccde904b40b9e6488accbe652c9"><div class="ttname"><a href="structTSW__Type.html#abf266ccde904b40b9e6488accbe652c9">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS</a></div><div class="ttdeci">__R uint32_t CPU_PORT_IGRESS_RX_FDFIFO_FDMEM_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:203</div></div>
<div class="ttc" id="astructTSW__Type_html_ac0b6889ffd7950aa707a272e86514127"><div class="ttname"><a href="structTSW__Type.html#ac0b6889ffd7950aa707a272e86514127">TSW_Type::TSN_EP_PTP_UPTM_NS</a></div><div class="ttdeci">__W uint32_t TSN_EP_PTP_UPTM_NS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:386</div></div>
<div class="ttc" id="astructTSW__Type_html_ac1600313beaeee6d12ba043829c0916f"><div class="ttname"><a href="structTSW__Type.html#ac1600313beaeee6d12ba043829c0916f">TSW_Type::LU_MAIN_BYPASS</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_BYPASS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:17</div></div>
<div class="ttc" id="astructTSW__Type_html_ac2ea4fcbe13af3b2b72355cef3d81724"><div class="ttname"><a href="structTSW__Type.html#ac2ea4fcbe13af3b2b72355cef3d81724">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_UNKNOWN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:256</div></div>
<div class="ttc" id="astructTSW__Type_html_ac36414fa13886b34669b45db241d6383"><div class="ttname"><a href="structTSW__Type.html#ac36414fa13886b34669b45db241d6383">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_RESET</a></div><div class="ttdeci">__W uint32_t CPU_PORT_IGRESS_RX_FDFIFO_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:208</div></div>
<div class="ttc" id="astructTSW__Type_html_ac447733ac2460484c434ce80d634bdb7"><div class="ttname"><a href="structTSW__Type.html#ac447733ac2460484c434ce80d634bdb7">TSW_Type::APB2AXI_CAM_REQDATA_0</a></div><div class="ttdeci">__RW uint32_t APB2AXI_CAM_REQDATA_0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:33</div></div>
<div class="ttc" id="astructTSW__Type_html_ac46ef5fe5ab55155864249a1de93166c"><div class="ttname"><a href="structTSW__Type.html#ac46ef5fe5ab55155864249a1de93166c">TSW_Type::PTP_EVT_PPS_TOD_SEC</a></div><div class="ttdeci">__R uint32_t PTP_EVT_PPS_TOD_SEC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:139</div></div>
<div class="ttc" id="astructTSW__Type_html_ac4a6a673fbad00c202a6033db0d478e1"><div class="ttname"><a href="structTSW__Type.html#ac4a6a673fbad00c202a6033db0d478e1">TSW_Type::S2MM_DMA_CFG</a></div><div class="ttdeci">__R uint32_t S2MM_DMA_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:130</div></div>
<div class="ttc" id="astructTSW__Type_html_ac4bc5f73d77eb3c2c5c167b49244c95f"><div class="ttname"><a href="structTSW__Type.html#ac4bc5f73d77eb3c2c5c167b49244c95f">TSW_Type::PTP_EVT_PPS_TOD_NS</a></div><div class="ttdeci">__R uint32_t PTP_EVT_PPS_TOD_NS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:140</div></div>
<div class="ttc" id="astructTSW__Type_html_ac5c29fee1bd461dc4a2afa0e993b40a5"><div class="ttname"><a href="structTSW__Type.html#ac5c29fee1bd461dc4a2afa0e993b40a5">TSW_Type::CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_TX_COUNTER_TX_FERROR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:246</div></div>
<div class="ttc" id="astructTSW__Type_html_ac6130f32d52cb980e49a81220bbd022b"><div class="ttname"><a href="structTSW__Type.html#ac6130f32d52cb980e49a81220bbd022b">TSW_Type::APB2AXIS_LOOKUP_RESET</a></div><div class="ttdeci">__RW uint32_t APB2AXIS_LOOKUP_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:61</div></div>
<div class="ttc" id="astructTSW__Type_html_ac7b19ebc7e5b5934f8afa56c39adc190"><div class="ttname"><a href="structTSW__Type.html#ac7b19ebc7e5b5934f8afa56c39adc190">TSW_Type::TSN_EP_VER</a></div><div class="ttdeci">__R uint32_t TSN_EP_VER</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:372</div></div>
<div class="ttc" id="astructTSW__Type_html_ac7de108fcda406bf6274b9732b875419"><div class="ttname"><a href="structTSW__Type.html#ac7de108fcda406bf6274b9732b875419">TSW_Type::MONITOR_TX_COUNTER_TX_FERROR</a></div><div class="ttdeci">__R uint32_t MONITOR_TX_COUNTER_TX_FERROR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:416</div></div>
<div class="ttc" id="astructTSW__Type_html_ac7f50218c93aa519ab84b45fb4f0e61c"><div class="ttname"><a href="structTSW__Type.html#ac7f50218c93aa519ab84b45fb4f0e61c">TSW_Type::SW_CTRL_PORT_MAIN_ENNABLE</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_PORT_MAIN_ENNABLE</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:391</div></div>
<div class="ttc" id="astructTSW__Type_html_ac9dfbf03cdeb3180faeaff178298e4bb"><div class="ttname"><a href="structTSW__Type.html#ac9dfbf03cdeb3180faeaff178298e4bb">TSW_Type::S2MM_DMA_FILL</a></div><div class="ttdeci">__R uint32_t S2MM_DMA_FILL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:128</div></div>
<div class="ttc" id="astructTSW__Type_html_acb2e7f418101783fa8a823a8c79ac64e"><div class="ttname"><a href="structTSW__Type.html#acb2e7f418101783fa8a823a8c79ac64e">TSW_Type::TSN_EP_TSF_D0</a></div><div class="ttdeci">__R uint32_t TSN_EP_TSF_D0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:378</div></div>
<div class="ttc" id="astructTSW__Type_html_acc7a5038c8e8f5b4af72ce4d40ff821e"><div class="ttname"><a href="structTSW__Type.html#acc7a5038c8e8f5b4af72ce4d40ff821e">TSW_Type::CPU_PORT_EGRESS_FRER_LATERRDIFFALW</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_LATERRDIFFALW</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:197</div></div>
<div class="ttc" id="astructTSW__Type_html_acd561d82ed84357dc7ef970b6d622013"><div class="ttname"><a href="structTSW__Type.html#acd561d82ed84357dc7ef970b6d622013">TSW_Type::PORT1_QCH1_CFG</a></div><div class="ttdeci">__RW uint32_t PORT1_QCH1_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:351</div></div>
<div class="ttc" id="astructTSW__Type_html_acec648408719eb6e48c7227fd318ff5c"><div class="ttname"><a href="structTSW__Type.html#acec648408719eb6e48c7227fd318ff5c">TSW_Type::CPU_PORT_EGRESS_FRER_LATRSPERIOD</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_LATRSPERIOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:195</div></div>
<div class="ttc" id="astructTSW__Type_html_acf3d697c83f1d9ff3b38508a146e59bc"><div class="ttname"><a href="structTSW__Type.html#acf3d697c83f1d9ff3b38508a146e59bc">TSW_Type::CPU_PORT_IGRESS_FRER_FSELECT</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_FSELECT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:230</div></div>
<div class="ttc" id="astructTSW__Type_html_ad0fc5e475af2356812c9dd85b10cd70b"><div class="ttname"><a href="structTSW__Type.html#ad0fc5e475af2356812c9dd85b10cd70b">TSW_Type::CENTRAL_QCI_MCTRL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_MCTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:95</div></div>
<div class="ttc" id="astructTSW__Type_html_ad13ea5cd2a0b7394f988f81983b57fcb"><div class="ttname"><a href="structTSW__Type.html#ad13ea5cd2a0b7394f988f81983b57fcb">TSW_Type::MONITOR_RX_COUNTER_RX_UC</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_UC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:428</div></div>
<div class="ttc" id="astructTSW__Type_html_ad14425415e1ec7074f761e387a319347"><div class="ttname"><a href="structTSW__Type.html#ad14425415e1ec7074f761e387a319347">TSW_Type::LU_MAIN_VERSION</a></div><div class="ttdeci">__R uint32_t LU_MAIN_VERSION</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:19</div></div>
<div class="ttc" id="astructTSW__Type_html_ad17ef3c14b891c55ca6c5ae5e2689e65"><div class="ttname"><a href="structTSW__Type.html#ad17ef3c14b891c55ca6c5ae5e2689e65">TSW_Type::CENTRAL_QCI_ABASETM_L</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_ABASETM_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:106</div></div>
<div class="ttc" id="astructTSW__Type_html_ad1aa1735fc4d8b97b16b2041d444bc46"><div class="ttname"><a href="structTSW__Type.html#ad1aa1735fc4d8b97b16b2041d444bc46">TSW_Type::MONITOR_RX_COUNTER_RX_KNOWN</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_KNOWN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:424</div></div>
<div class="ttc" id="astructTSW__Type_html_ad1bd84453d3f4da66fdc1823647579a2"><div class="ttname"><a href="structTSW__Type.html#ad1bd84453d3f4da66fdc1823647579a2">TSW_Type::AXIS2APB_LOOKUP_RESET</a></div><div class="ttdeci">__RW uint32_t AXIS2APB_LOOKUP_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:72</div></div>
<div class="ttc" id="astructTSW__Type_html_ad1d25070b166e5c05aaf0ad4737b31f4"><div class="ttname"><a href="structTSW__Type.html#ad1d25070b166e5c05aaf0ad4737b31f4">TSW_Type::GPR_CTRL0</a></div><div class="ttdeci">__RW uint32_t GPR_CTRL0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:448</div></div>
<div class="ttc" id="astructTSW__Type_html_ad1ed8f0164ef4d151127bf6f643190ea"><div class="ttname"><a href="structTSW__Type.html#ad1ed8f0164ef4d151127bf6f643190ea">TSW_Type::LU_MAIN_HITMEM</a></div><div class="ttdeci">__RW uint32_t LU_MAIN_HITMEM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:15</div></div>
<div class="ttc" id="astructTSW__Type_html_ad431f42e26ee2ef636e010ba64f58928"><div class="ttname"><a href="structTSW__Type.html#ad431f42e26ee2ef636e010ba64f58928">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_FPE_FGOOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:276</div></div>
<div class="ttc" id="astructTSW__Type_html_ad513e097b9c7af588b5d87ec7e8d652a"><div class="ttname"><a href="structTSW__Type.html#ad513e097b9c7af588b5d87ec7e8d652a">TSW_Type::CENTRAL_QCI_FCTRL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_FCTRL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:90</div></div>
<div class="ttc" id="astructTSW__Type_html_ad5f6569588d1b5e3a4fe53ea4d46536f"><div class="ttname"><a href="structTSW__Type.html#ad5f6569588d1b5e3a4fe53ea4d46536f">TSW_Type::PTP_EVT_PPS1_INTERVAL</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS1_INTERVAL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:155</div></div>
<div class="ttc" id="astructTSW__Type_html_ad654f89b07281579d9a0cec8dc6e1ea2"><div class="ttname"><a href="structTSW__Type.html#ad654f89b07281579d9a0cec8dc6e1ea2">TSW_Type::TSYN_SR</a></div><div class="ttdeci">__RW uint32_t TSYN_SR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:314</div></div>
<div class="ttc" id="astructTSW__Type_html_ad83247dfcf92fecb763f3193f6f030c8"><div class="ttname"><a href="structTSW__Type.html#ad83247dfcf92fecb763f3193f6f030c8">TSW_Type::MONITOR_TX_COUNTER_TX_FGOOD</a></div><div class="ttdeci">__R uint32_t MONITOR_TX_COUNTER_TX_FGOOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:414</div></div>
<div class="ttc" id="astructTSW__Type_html_ad8fe1a25a983d700e93444603c2954c7"><div class="ttname"><a href="structTSW__Type.html#ad8fe1a25a983d700e93444603c2954c7">TSW_Type::CPU_PORT_EGRESS_FRER_SRFUNC</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_SRFUNC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:190</div></div>
<div class="ttc" id="astructTSW__Type_html_adb4866fb0ab91ab66dd26b36586f4f16"><div class="ttname"><a href="structTSW__Type.html#adb4866fb0ab91ab66dd26b36586f4f16">TSW_Type::SW_CTRL_EGRESS_ECSR_QDROP</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_EGRESS_ECSR_QDROP</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:393</div></div>
<div class="ttc" id="astructTSW__Type_html_adcb9cf39639e949bc157ad19dce95a20"><div class="ttname"><a href="structTSW__Type.html#adcb9cf39639e949bc157ad19dce95a20">TSW_Type::TSN_EP_MMS_STS</a></div><div class="ttdeci">__R uint32_t TSN_EP_MMS_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:383</div></div>
<div class="ttc" id="astructTSW__Type_html_adcf69abbad1ab11389b271e7db8aeae3"><div class="ttname"><a href="structTSW__Type.html#adcf69abbad1ab11389b271e7db8aeae3">TSW_Type::SW_CTRL_MONITOR_PARAM</a></div><div class="ttdeci">__R uint32_t SW_CTRL_MONITOR_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:413</div></div>
<div class="ttc" id="astructTSW__Type_html_ae010fe50228a58512e3979df9b731c4c"><div class="ttname"><a href="structTSW__Type.html#ae010fe50228a58512e3979df9b731c4c">TSW_Type::TSYN_TXBUF_BIN0_TX_TIMESTAMP_L</a></div><div class="ttdeci">__RW uint32_t TSYN_TXBUF_BIN0_TX_TIMESTAMP_L</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:334</div></div>
<div class="ttc" id="astructTSW__Type_html_ae07073ea6ba99b67381134ca89163f51"><div class="ttname"><a href="structTSW__Type.html#ae07073ea6ba99b67381134ca89163f51">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_IE_ERROR_FLAG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:399</div></div>
<div class="ttc" id="astructTSW__Type_html_ae08eb61d7e62022fd7e734ee7bb49bf4"><div class="ttname"><a href="structTSW__Type.html#ae08eb61d7e62022fd7e734ee7bb49bf4">TSW_Type::TSN_EP_TSF_D1</a></div><div class="ttdeci">__R uint32_t TSN_EP_TSF_D1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:379</div></div>
<div class="ttc" id="astructTSW__Type_html_ae1c810c484c4ec18ffe0e92a470947f8"><div class="ttname"><a href="structTSW__Type.html#ae1c810c484c4ec18ffe0e92a470947f8">TSW_Type::CENTRAL_QCI_CIR</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_CIR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:97</div></div>
<div class="ttc" id="astructTSW__Type_html_ae2cf18f705a494aab9d52be40316f17e"><div class="ttname"><a href="structTSW__Type.html#ae2cf18f705a494aab9d52be40316f17e">TSW_Type::APB2AXIS_ALMEM_REQDATA_1</a></div><div class="ttdeci">__RW uint32_t APB2AXIS_ALMEM_REQDATA_1</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:44</div></div>
<div class="ttc" id="astructTSW__Type_html_ae5164a471c0813d6ba9530991c4de56c"><div class="ttname"><a href="structTSW__Type.html#ae5164a471c0813d6ba9530991c4de56c">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_OUT_CONFIG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:401</div></div>
<div class="ttc" id="astructTSW__Type_html_ae5e3b625230009db3f3843abc9a864f7"><div class="ttname"><a href="structTSW__Type.html#ae5e3b625230009db3f3843abc9a864f7">TSW_Type::TSN_EP_MMS_VTIME</a></div><div class="ttdeci">__RW uint32_t TSN_EP_MMS_VTIME</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:384</div></div>
<div class="ttc" id="astructTSW__Type_html_ae60f1a024bfc46b79695ab6f17bab3df"><div class="ttname"><a href="structTSW__Type.html#ae60f1a024bfc46b79695ab6f17bab3df">TSW_Type::CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_RX_FDFIFO_PORTMASK</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:211</div></div>
<div class="ttc" id="astructTSW__Type_html_ae6573bb8a7000744e18ab0848eb30dba"><div class="ttname"><a href="structTSW__Type.html#ae6573bb8a7000744e18ab0848eb30dba">TSW_Type::CENTRAL_QCI_FILTERSEL</a></div><div class="ttdeci">__RW uint32_t CENTRAL_QCI_FILTERSEL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:86</div></div>
<div class="ttc" id="astructTSW__Type_html_ae6e3f7a6726d083f518af506d059f1d1"><div class="ttname"><a href="structTSW__Type.html#ae6e3f7a6726d083f518af506d059f1d1">TSW_Type::MONITOR_RX_COUNTER_RX_DROP_OVFL</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_DROP_OVFL</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:438</div></div>
<div class="ttc" id="astructTSW__Type_html_ae70bc72a88ad85ac44ac574d0984023d"><div class="ttname"><a href="structTSW__Type.html#ae70bc72a88ad85ac44ac574d0984023d">TSW_Type::PTP_EVT_PPS_CMD</a></div><div class="ttdeci">__RW uint32_t PTP_EVT_PPS_CMD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:146</div></div>
<div class="ttc" id="astructTSW__Type_html_ae796bbea9b21cf6fb05999dc6637cfd1"><div class="ttname"><a href="structTSW__Type.html#ae796bbea9b21cf6fb05999dc6637cfd1">TSW_Type::CPU_PORT_EGRESS_FRER_IRFUNC</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_FRER_IRFUNC</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:189</div></div>
<div class="ttc" id="astructTSW__Type_html_ae98e1345227941f87d34ae656e0c1727"><div class="ttname"><a href="structTSW__Type.html#ae98e1345227941f87d34ae656e0c1727">TSW_Type::TSN_SHAPER_TAS_CRSR</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_TAS_CRSR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:356</div></div>
<div class="ttc" id="astructTSW__Type_html_ae9996688474b39d9312af840a95b1ad1"><div class="ttname"><a href="structTSW__Type.html#ae9996688474b39d9312af840a95b1ad1">TSW_Type::RTC_CR</a></div><div class="ttdeci">__RW uint32_t RTC_CR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:296</div></div>
<div class="ttc" id="astructTSW__Type_html_aeae3573aaed2a3a8d77bc38bd65eb3db"><div class="ttname"><a href="structTSW__Type.html#aeae3573aaed2a3a8d77bc38bd65eb3db">TSW_Type::CPU_PORT_PORT_MAIN_TAGGING</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_PORT_MAIN_TAGGING</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:173</div></div>
<div class="ttc" id="astructTSW__Type_html_aeae9e01dbf0db711de5cd600c144b805"><div class="ttname"><a href="structTSW__Type.html#aeae9e01dbf0db711de5cd600c144b805">TSW_Type::TSN_SHAPER_TAS_ABASETM_H</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_TAS_ABASETM_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:359</div></div>
<div class="ttc" id="astructTSW__Type_html_aeafa25a74fde5162ac46a1604f030859"><div class="ttname"><a href="structTSW__Type.html#aeafa25a74fde5162ac46a1604f030859">TSW_Type::MONITOR_RX_COUNTER_RX_FPE_FGOOD</a></div><div class="ttdeci">__R uint32_t MONITOR_RX_COUNTER_RX_FPE_FGOOD</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:446</div></div>
<div class="ttc" id="astructTSW__Type_html_aed235919899cd202cd54d5907c59a27b"><div class="ttname"><a href="structTSW__Type.html#aed235919899cd202cd54d5907c59a27b">TSW_Type::CPU_PORT_EGRESS_STMID_MACHI</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_EGRESS_STMID_MACHI</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:183</div></div>
<div class="ttc" id="astructTSW__Type_html_aed386d9330954848c1d975abe07c3d8a"><div class="ttname"><a href="structTSW__Type.html#aed386d9330954848c1d975abe07c3d8a">TSW_Type::TSYN_HCLKDIV</a></div><div class="ttdeci">__RW uint32_t TSYN_HCLKDIV</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:322</div></div>
<div class="ttc" id="astructTSW__Type_html_aeecd51416a5748036803ffab4e02db51"><div class="ttname"><a href="structTSW__Type.html#aeecd51416a5748036803ffab4e02db51">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_ERR</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:272</div></div>
<div class="ttc" id="astructTSW__Type_html_af0926f2f8a58b432565293f611f74296"><div class="ttname"><a href="structTSW__Type.html#af0926f2f8a58b432565293f611f74296">TSW_Type::APB2AXIS_ALMEM_RESET</a></div><div class="ttdeci">__W uint32_t APB2AXIS_ALMEM_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:41</div></div>
<div class="ttc" id="astructTSW__Type_html_af354413b1bde40dd2e4e2a6985b76d4d"><div class="ttname"><a href="structTSW__Type.html#af354413b1bde40dd2e4e2a6985b76d4d">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_PORTMASK</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:405</div></div>
<div class="ttc" id="astructTSW__Type_html_af4a846dc7c602805419448e730550863"><div class="ttname"><a href="structTSW__Type.html#af4a846dc7c602805419448e730550863">TSW_Type::TSN_SHAPER_ACLIST_ENTRY0_H</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_ACLIST_ENTRY0_H</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:369</div></div>
<div class="ttc" id="astructTSW__Type_html_af4f9039633602cb21c39c0f4239c5af0"><div class="ttname"><a href="structTSW__Type.html#af4f9039633602cb21c39c0f4239c5af0">TSW_Type::SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX</a></div><div class="ttdeci">__RW uint32_t SW_CTRL_IGRESS_RX_FDFIFO_E_MIRROR_TX</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:407</div></div>
<div class="ttc" id="astructTSW__Type_html_af5d3b8fff939c28a9e5e77c2c865ff04"><div class="ttname"><a href="structTSW__Type.html#af5d3b8fff939c28a9e5e77c2c865ff04">TSW_Type::SW_CTRL_MONITOR_RESET</a></div><div class="ttdeci">__W uint32_t SW_CTRL_MONITOR_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:412</div></div>
<div class="ttc" id="astructTSW__Type_html_af6e425ecf8262af49375a644a588cddf"><div class="ttname"><a href="structTSW__Type.html#af6e425ecf8262af49375a644a588cddf">TSW_Type::TSN_SHAPER_TQAV</a></div><div class="ttdeci">__RW uint32_t TSN_SHAPER_TQAV</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:340</div></div>
<div class="ttc" id="astructTSW__Type_html_af6ea9c901cdd8af799f075eb169faf5f"><div class="ttname"><a href="structTSW__Type.html#af6ea9c901cdd8af799f075eb169faf5f">TSW_Type::APB2AXIS_CAM_PARAM</a></div><div class="ttdeci">__R uint32_t APB2AXIS_CAM_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:32</div></div>
<div class="ttc" id="astructTSW__Type_html_af7475aa0139020733d644967d44fa11a"><div class="ttname"><a href="structTSW__Type.html#af7475aa0139020733d644967d44fa11a">TSW_Type::CPU_PORT_MONITOR_RESET</a></div><div class="ttdeci">__W uint32_t CPU_PORT_MONITOR_RESET</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:242</div></div>
<div class="ttc" id="astructTSW__Type_html_af8daf7e38fd1bcaf936f7b270b8ed3c6"><div class="ttname"><a href="structTSW__Type.html#af8daf7e38fd1bcaf936f7b270b8ed3c6">TSW_Type::CPU_PORT_IGRESS_FRER_LATERRCNT</a></div><div class="ttdeci">__RW uint32_t CPU_PORT_IGRESS_FRER_LATERRCNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:237</div></div>
<div class="ttc" id="astructTSW__Type_html_afab1d9a729607b680244298b211fe06e"><div class="ttname"><a href="structTSW__Type.html#afab1d9a729607b680244298b211fe06e">TSW_Type::MM2S_LENGTH</a></div><div class="ttdeci">__RW uint32_t MM2S_LENGTH</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:122</div></div>
<div class="ttc" id="astructTSW__Type_html_afad5edfc663eeb5e0c42bcf85ed30006"><div class="ttname"><a href="structTSW__Type.html#afad5edfc663eeb5e0c42bcf85ed30006">TSW_Type::CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN</a></div><div class="ttdeci">__R uint32_t CPU_PORT_MONITOR_RX_COUNTER_RX_DROP_VLAN</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:274</div></div>
<div class="ttc" id="astructTSW__Type_html_afb65d3e5cba574c0d1b21c5c2c96f8bf"><div class="ttname"><a href="structTSW__Type.html#afb65d3e5cba574c0d1b21c5c2c96f8bf">TSW_Type::MM2S_DMA_CFG</a></div><div class="ttdeci">__R uint32_t MM2S_DMA_CFG</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:119</div></div>
<div class="ttc" id="astructTSW__Type_html_afb86a062506d6f78679cdf9239bcb5d4"><div class="ttname"><a href="structTSW__Type.html#afb86a062506d6f78679cdf9239bcb5d4">TSW_Type::AXIS2APB_LOOKUP_PARAM</a></div><div class="ttdeci">__R uint32_t AXIS2APB_LOOKUP_PARAM</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:73</div></div>
<div class="ttc" id="astructTSW__Type_html_afd51ff82d6668727a76faf2d2ba73553"><div class="ttname"><a href="structTSW__Type.html#afd51ff82d6668727a76faf2d2ba73553">TSW_Type::APB2AXIS_ALMEM_REQ_CNT</a></div><div class="ttdeci">__R uint32_t APB2AXIS_ALMEM_REQ_CNT</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:39</div></div>
<div class="ttc" id="astructTSW__Type_html_afde3a05f35c7ab9e53390089a90485d6"><div class="ttname"><a href="structTSW__Type.html#afde3a05f35c7ab9e53390089a90485d6">TSW_Type::APB2AXIS_ALMEM_REQDATA_0</a></div><div class="ttdeci">__RW uint32_t APB2AXIS_ALMEM_REQDATA_0</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:43</div></div>
<div class="ttc" id="astructTSW__Type_html_afe73bb652bc8ad75c83e4b3c5f9f6297"><div class="ttname"><a href="structTSW__Type.html#afe73bb652bc8ad75c83e4b3c5f9f6297">TSW_Type::AXIS2APB_ALMEM_STS</a></div><div class="ttdeci">__R uint32_t AXIS2APB_ALMEM_STS</div><div class="ttdef"><b>Definition</b> hpm_tsw_regs.h:46</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="hpm__tsw__regs_8h.html">hpm_tsw_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:56 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
