Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    MARCIN-VAIO
Date:        Thu Nov 21 23:28:11 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch tester_module_tester_module_synplify.tcl
ProductType: synplify_pro




log file: "E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srr"
Running: tester_module in foreground

Running proj_1|tester_module

Running: compile (Compile) on proj_1|tester_module
# Thu Nov 21 23:28:11 2019

Running: compile_flow (Compile Process) on proj_1|tester_module
# Thu Nov 21 23:28:11 2019

Running: compiler (Compile Input) on proj_1|tester_module
# Thu Nov 21 23:28:11 2019
Copied E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_comp.srs to E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srs

compiler completed
# Thu Nov 21 23:28:14 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|tester_module
# Thu Nov 21 23:28:14 2019

multi_srs_gen completed
# Thu Nov 21 23:28:14 2019

Return Code: 0
Run Time:00h:00m:00s
Copied E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_mult.srs to E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srs
Copied E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srr to E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srf
Complete: Compile Process on proj_1|tester_module

Running: premap (Pre-mapping) on proj_1|tester_module
# Thu Nov 21 23:28:14 2019

premap completed with warnings
# Thu Nov 21 23:28:16 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|tester_module

Running: map (Map) on proj_1|tester_module
# Thu Nov 21 23:28:16 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|tester_module
# Thu Nov 21 23:28:16 2019
Copied E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\synwork\tester_module_tester_module_m.srm to E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srm

fpga_mapper completed with warnings
# Thu Nov 21 23:28:20 2019

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on proj_1|tester_module
Copied E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srr to E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\tester_module_tester_module.srf
Complete: Logic Synthesis on proj_1|tester_module
TCL script complete: "tester_module_tester_module_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module\proj_1.prj
batch mode default:no
