41 41 41
Available num physical pages: 35184372088576
WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000000
Simulation Instructions: 200000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500052 heartbeat IPC: 3.99992 cumulative IPC: 3.99992 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000052 heartbeat IPC: 4 cumulative IPC: 3.99996 (Simulation time: 0 hr 7 min 1 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9128148 heartbeat IPC: 2.42243 cumulative IPC: 3.28654 (Simulation time: 0 hr 11 min 30 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14753494 heartbeat IPC: 1.77767 cumulative IPC: 2.71123 (Simulation time: 0 hr 16 min 32 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17256411 heartbeat IPC: 3.99534 cumulative IPC: 2.89748 (Simulation time: 0 hr 20 min 43 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 19789498 heartbeat IPC: 3.94776 cumulative IPC: 3.03192 (Simulation time: 0 hr 25 min 20 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 22401036 heartbeat IPC: 3.82917 cumulative IPC: 3.12486 (Simulation time: 0 hr 30 min 6 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 24922967 heartbeat IPC: 3.96522 cumulative IPC: 3.2099 (Simulation time: 0 hr 34 min 29 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 27422967 heartbeat IPC: 4 cumulative IPC: 3.28193 (Simulation time: 0 hr 38 min 58 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 30434419 heartbeat IPC: 3.32066 cumulative IPC: 3.28576 (Simulation time: 0 hr 43 min 32 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 33951153 heartbeat IPC: 2.84355 cumulative IPC: 3.23995 (Simulation time: 0 hr 47 min 56 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 36451153 heartbeat IPC: 4 cumulative IPC: 3.29208 (Simulation time: 0 hr 52 min 4 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 38951153 heartbeat IPC: 4 cumulative IPC: 3.33752 (Simulation time: 0 hr 56 min 3 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 41451153 heartbeat IPC: 4 cumulative IPC: 3.37747 (Simulation time: 1 hr 0 min 0 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 43951153 heartbeat IPC: 4 cumulative IPC: 3.41288 (Simulation time: 1 hr 4 min 10 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 46451153 heartbeat IPC: 4 cumulative IPC: 3.44448 (Simulation time: 1 hr 8 min 27 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 48951153 heartbeat IPC: 4 cumulative IPC: 3.47285 (Simulation time: 1 hr 12 min 52 sec) 
Heartbeat CPU 0 instructions: 180000000 cycles: 51451153 heartbeat IPC: 4 cumulative IPC: 3.49847 (Simulation time: 1 hr 16 min 59 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 53951153 heartbeat IPC: 4 cumulative IPC: 3.52171 (Simulation time: 1 hr 20 min 54 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 56451153 heartbeat IPC: 4 cumulative IPC: 3.54289 (Simulation time: 1 hr 24 min 48 sec) 
Max paddr 132M
Warmup finished CPU 0 instructions: 200000000 cycles: 56451154 cumulative IPC: 3.54289 (Simulation time: 1 hr 24 min 48 sec) 

Warmup complete CPU 0 instructions: 200000000 cycles: 56451154 (Simulation time: 1 hr 24 min 48 sec) 

Heartbeat CPU 0 instructions: 210000002 cycles: 62622321 heartbeat IPC: 1.62044 cumulative IPC: 1.62044 (Simulation time: 1 hr 30 min 1 sec) 
Heartbeat CPU 0 instructions: 220000003 cycles: 68792265 heartbeat IPC: 1.62077 cumulative IPC: 1.6206 (Simulation time: 1 hr 35 min 2 sec) 
Heartbeat CPU 0 instructions: 230000001 cycles: 75273020 heartbeat IPC: 1.54303 cumulative IPC: 1.5939 (Simulation time: 1 hr 40 min 17 sec) 
Heartbeat CPU 0 instructions: 240000002 cycles: 81596444 heartbeat IPC: 1.58143 cumulative IPC: 1.59076 (Simulation time: 1 hr 45 min 15 sec) 
Heartbeat CPU 0 instructions: 250000000 cycles: 87859970 heartbeat IPC: 1.59655 cumulative IPC: 1.59191 (Simulation time: 1 hr 50 min 13 sec) 
Heartbeat CPU 0 instructions: 260000000 cycles: 94043239 heartbeat IPC: 1.61727 cumulative IPC: 1.59609 (Simulation time: 1 hr 55 min 9 sec) 
Heartbeat CPU 0 instructions: 270000004 cycles: 100316316 heartbeat IPC: 1.59412 cumulative IPC: 1.5958 (Simulation time: 1 hr 59 min 46 sec) 
Heartbeat CPU 0 instructions: 280000003 cycles: 106501890 heartbeat IPC: 1.61667 cumulative IPC: 1.59838 (Simulation time: 2 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 290000003 cycles: 112717147 heartbeat IPC: 1.60895 cumulative IPC: 1.59955 (Simulation time: 2 hr 9 min 18 sec) 
Heartbeat CPU 0 instructions: 300000004 cycles: 119034738 heartbeat IPC: 1.58289 cumulative IPC: 1.59787 (Simulation time: 2 hr 14 min 17 sec) 
Heartbeat CPU 0 instructions: 310000000 cycles: 125287498 heartbeat IPC: 1.5993 cumulative IPC: 1.598 (Simulation time: 2 hr 19 min 30 sec) 
Heartbeat CPU 0 instructions: 320000000 cycles: 131499943 heartbeat IPC: 1.60968 cumulative IPC: 1.59896 (Simulation time: 2 hr 24 min 41 sec) 
Heartbeat CPU 0 instructions: 330000002 cycles: 137715361 heartbeat IPC: 1.60891 cumulative IPC: 1.59973 (Simulation time: 2 hr 29 min 22 sec) 
Heartbeat CPU 0 instructions: 340000002 cycles: 143895944 heartbeat IPC: 1.61798 cumulative IPC: 1.60102 (Simulation time: 2 hr 34 min 53 sec) 
Heartbeat CPU 0 instructions: 350000000 cycles: 150074744 heartbeat IPC: 1.61844 cumulative IPC: 1.60217 (Simulation time: 2 hr 39 min 42 sec) 
Heartbeat CPU 0 instructions: 360000002 cycles: 156191586 heartbeat IPC: 1.63484 cumulative IPC: 1.60417 (Simulation time: 2 hr 44 min 47 sec) 
Heartbeat CPU 0 instructions: 370000000 cycles: 162383122 heartbeat IPC: 1.61511 cumulative IPC: 1.60481 (Simulation time: 2 hr 49 min 30 sec) 
Heartbeat CPU 0 instructions: 380000004 cycles: 168623979 heartbeat IPC: 1.60235 cumulative IPC: 1.60467 (Simulation time: 2 hr 54 min 46 sec) 
Heartbeat CPU 0 instructions: 390000004 cycles: 174777116 heartbeat IPC: 1.62519 cumulative IPC: 1.60574 (Simulation time: 2 hr 59 min 34 sec) 
Heartbeat CPU 0 instructions: 400000000 cycles: 180828138 heartbeat IPC: 1.65262 cumulative IPC: 1.60802 (Simulation time: 3 hr 4 min 49 sec) 
Max paddr 134M
Simulation finished CPU 0 instructions: 200000000 cycles: 124376985 cumulative IPC: 1.60802 (Simulation time: 3 hr 4 min 49 sec) 

Simulation complete CPU 0 instructions: 200000000 cycles: 124376985 (Simulation time: 3 hr 4 min 49 sec) 


ChampSim completed all CPUs

[
  {
    "name": "Simulation",
    "traces": [
      "../traces/403.gcc-17B.champsimtrace.xz"
    ],
    "roi": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 124376985,
          "Avg ROB occupancy at mispredict": 40.4881, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 14,
            "BRANCH_INDIRECT": 14467,
            "BRANCH_CONDITIONAL": 3369469,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1148227,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1151814,
          "RQ_MERGED": 3587,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1119177,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1119177,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":66537372,
          "miss":2034650
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 7144,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.605797,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 68628977,
          "RQ_MERGED": 0,
          "RQ_FULL": 56955,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":409604,
          "miss":471300
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.64901,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 880904,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":41478756,
          "miss":3400813
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":28299850,
          "miss":17329
        },
        "TRANSLATION": {
          "hit":188556,
          "miss":288039
        },
        "mshr full": 9717,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.25694,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 49080352,
          "RQ_MERGED": 4131509,
          "RQ_FULL": 25482,
          "WQ_ACCESS": 28534703,
          "WQ_MERGED": 216572,
          "WQ_FULL": 951
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":83307,
          "miss":1600373
        },
        "RFO": {
          "hit":2457,
          "miss":1948
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":199552,
          "miss":0
        },
        "TRANSLATION": {
          "hit":105649,
          "miss":182390
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.87979,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1976125,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 200041,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [1530379],
          "miss": [69994]
        },
        "RFO": {
          "hit": [580],
          "miss": [1368]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [196206],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [168013],
          "miss": [14377]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 12.4265,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1784711,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 196217,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 6745,
          "RQ ROW_BUFFER_MISS": 78974,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 2933,
          "WQ ROW_BUFFER_MISS": 44346,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.79518
        }
      ]

    },
    "sim": {
      "cores": [
        {
          "instructions": 200000000,
          "cycles": 124376985,
          "Avg ROB occupancy at mispredict": 40.4881, 
          "mispredict": {
            "BRANCH_DIRECT_JUMP": 14,
            "BRANCH_INDIRECT": 14467,
            "BRANCH_CONDITIONAL": 3369469,
            "BRANCH_DIRECT_CALL": 0,
            "BRANCH_INDIRECT_CALL": 0,
            "BRANCH_RETURN": 0
          }
        }
      ],
      "cpu0_L1I": {
        "LOAD": {
          "hit":1148227,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1151814,
          "RQ_MERGED": 3587,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_ITLB": {
        "LOAD": {
          "hit":1119177,
          "miss":0
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": null,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1119177,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_DTLB": {
        "LOAD": {
          "hit":66537372,
          "miss":2034650
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 7144,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 0.605797,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 68628977,
          "RQ_MERGED": 0,
          "RQ_FULL": 56955,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_STLB": {
        "LOAD": {
          "hit":409604,
          "miss":471300
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":0,
          "miss":0
        },
        "TRANSLATION": {
          "hit":0,
          "miss":0
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.64901,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 880904,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 0,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "cpu0_L1D": {
        "LOAD": {
          "hit":41478756,
          "miss":3400813
        },
        "RFO": {
          "hit":0,
          "miss":0
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":28299850,
          "miss":17329
        },
        "TRANSLATION": {
          "hit":188556,
          "miss":288039
        },
        "mshr full": 9717,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.25694,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 49080352,
          "RQ_MERGED": 4131509,
          "RQ_FULL": 25482,
          "WQ_ACCESS": 28534703,
          "WQ_MERGED": 216572,
          "WQ_FULL": 951
        }
      },
      "cpu0_L2C": {
        "LOAD": {
          "hit":83307,
          "miss":1600373
        },
        "RFO": {
          "hit":2457,
          "miss":1948
        },
        "PREFETCH": {
          "hit":0,
          "miss":0
        },
        "WRITE": {
          "hit":199552,
          "miss":0
        },
        "TRANSLATION": {
          "hit":105649,
          "miss":182390
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 1.87979,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1976125,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 200041,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "LLC": {
        "LOAD": {
          "hit": [1530379],
          "miss": [69994]
        },
        "RFO": {
          "hit": [580],
          "miss": [1368]
        },
        "PREFETCH": {
          "hit": [0],
          "miss": [0]
        },
        "WRITE": {
          "hit": [196206],
          "miss": [0]
        },
        "TRANSLATION": {
          "hit": [168013],
          "miss": [14377]
        },
        "mshr full": 0,
        "prefetch requested": 0,
        "prefetch issued": 0,
        "prefetch filled": 0,
        "prefetch useful": 0,
        "prefetch useless": 0,
        "prefetch late": 0,
        "pf_useful_at_l2_from_l1":          0,
        "pf_late_at_l2_from_l1":          0,
        "pf_useless_at_l2_from_l1":          0,
        "pf_at_l2_to_l1":          0,
        "pf_fill_this_level":          0,
        "miss latency": 12.4265,
        "cache queues": {
          "PQ_ACCESS": 0,
          "PQ_FULL": 0,
          "PQ_TO_CACHE": 0,
          "PQ_MERGED": 0,
          "RQ_ACCESS": 1784711,
          "RQ_MERGED": 0,
          "RQ_FULL": 0,
          "WQ_ACCESS": 196217,
          "WQ_MERGED": 0,
          "WQ_FULL": 0
        }
      },
      "DRAM": [
        {
          "RQ ROW_BUFFER_HIT": 6745,
          "RQ ROW_BUFFER_MISS": 78974,
          "PQ FULL": 0,
          "WQ ROW_BUFFER_HIT": 2933,
          "WQ ROW_BUFFER_MISS": 44346,
          "WQ FULL": 0,
          "AVG DBUS CONGESTED CYCLE": 3.79518
        }
      ]

    }
  }
]
cpu0_ITLB
cpu0_DTLB
cpu0_STLB
cpu0_L1D
cpu0_L2C
Num Con Filled: 0
Num Con Useful: 0 Useless:0 Accuracy: -nan
LLC
