
Makefile,98
XILINX_INIT 32,1286
PART=33,1350
lab.%:lab.%36,1375
lab.%:lab.%37,1418
lab.%:lab.%38,1442

computer.ucf,726
CONFIG PART 6,192
Net "clk" LOC=9,241
Net "clk" TNM_NET 10,282
TIMESPEC TS_sys_clk_pin 11,315
Net "rst" LOC 17,455
Net "rst" LOC = B8 | IOSTANDARD = LVCMOS33; #Bank Bank17,455
Net "rx" LOC = N17 | IOSTANDARD=LVCMOS33; #Bank Bank20,570
Net "Led<0>" LOC = U16 | IOSTANDARD = LVCMOS33; #Bank Bank37,1790
Net "Led<1>" LOC = V16 |  IOSTANDARD = LVCMOS33; #Bank Bank38,1890
Net "Led<2>" LOC = U15 |  IOSTANDARD = LVCMOS33; #Bank Bank39,1992
Net "Led<3>" LOC = V15 |  IOSTANDARD = LVCMOS33; #Bank Bank40,2086
Net "Led<4>" LOC = M11 |  IOSTANDARD = LVCMOS33; #Bank Bank41,2180
Net "Led<5>" LOC = N11 |  IOSTANDARD = LVCMOS33; #Bank Bank42,2275
Net "Led<6>" LOC = R11 |  IOSTANDARD = LVCMOS33; #Bank Bank43,2370

computer.vhd,101
use IEEE.STD_LOGIC_1164.ALL;ALL4,49
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,78
end computer;10,169

control_unit.vhd,808
library IEEE;7,177
use IEEE.STD_LOGIC_1164.ALL;ALL8,191
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL9,220
end control_unit;17,518
  signal halt : STD_LOGIC;21,581
  signal uart_line_c,27,658
  signal uart_line_c, uart_reading : STD_LOGIC;27,658
           uart_line_c : out STD_LOGIC 32,844
           uart_reading : out STD_LOGIC 33,917
  end component;35,1016
  type mm_t is array(42,1125
  constant MM : mm_t 116,4476
  control_process : process 148,5131
        uart_begin 159,5455
        uart_clk_count 160,5480
        uart_idle_count 161,5509
      elsif 164,5562
        elsif 171,5784
            uart_clk_count 183,6102
            uart_clk_count 187,6237
            uart_begin 188,6270
        elsif 193,6353
      elsif 204,6673
  end process;217,6982
end behavioral;219,6998

cpu.vhd,1025
-- Lab 1 in the course TSEA83,3,68
use IEEE.STD_LOGIC_1164.ALL;ALL8,174
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL9,203
end cpu;14,336
  signal buss,22,456
  signal buss, DR,22,456
  signal buss, DR, GR,22,456
  signal buss, DR, GR, IR,22,456
  signal buss, DR, GR, IR, AR,22,456
  signal ASR,23,523
  type pm_t is array(30,649
      elsif 149,3968
  end process;157,4083
  k_registers : process 160,4116
  end process;173,4403
  micro_pc : process 175,4419
          when others 268,6314
        end case;271,6374
  end process;274,6418
  loop_counter : process 276,6434
          when others 296,6809
        end case;299,6867
  end process;307,6982
  primary_memory : process 314,7073
        elsif 326,7343
  end process;337,7604
  general_register : process 344,7723
  end process;362,8116
  alu : process 389,8663
        elsif 405,8964
        elsif 416,9157
  end process;439,9610
  program_counter : process 441,9626
      elsif 447,9755
  end process;458,9933
end behavioral;460,9951

leddriver.vhd,317
library IEEE;1,0
use IEEE.STD_LOGIC_1164.ALL;ALL2,14
--use UNISIM.VComponents.all;all11,303
end leddriver;18,550
        signal dp : std_logic;24,767
   with counter_r(30,877
         when others 55,1889
       end case;56,1936
       case counter_r(58,1960
   end process;65,2175
end Behavioral;67,2193

test_bench.vhd,504
library IEEE;3,15
use IEEE.STD_LOGIC_1164.ALL;ALL4,29
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,58
end test_bench;8,113
  end component;15,278
  signal clk : STD_LOGIC 17,296
  signal rst : STD_LOGIC 18,329
  signal rx : STD_LOGIC 19,362
  signal tb_running : boolean 22,658
    end loop;35,882
    wait;36,896
  end process;37,906
    variable i : integer;40,938
    variable y : integer;41,964
    --  end loop;57,1225
    --end loop;58,1249
  end process;68,1374
end behavioral;70,1390

uart.vhd,1135
library IEEE;1,0
use IEEE.STD_LOGIC_1164.ALL;ALL2,15
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL3,45
use IEEE.NUMERIC_STD.all;all4,79
	 uart_line_c : out STD_LOGIC 9,245
	 uart_reading : out STD_LOGIC 10,310
end uart;12,399
  signal rx1,17,625
  signal rx1,rx2 : STD_LOGIC;17,625
  signal sp : STD_LOGIC;18,691
  signal lp : STD_LOGIC;19,745
  signal t_pos : STD_LOGIC_VECTOR(1 downto 0) := "00"; -- Current byte on line 20,798
  end process;39,1224
  process(46,1356
        shift 57,1689
        clkcnt 58,1714
        sftcnt 59,1736
      elsif shift 61,1788
        clkcnt 67,1972
          sftcnt 70,2075
        elsif clkcnt 71,2108
            clkcnt 76,2272
            sftcnt 77,2298
            shift 78,2324
  end process;83,2417
  process(89,2547
      elsif sp 94,2674
  end process;98,2771
  process(104,2899
      elsif lp 109,3012
  end process;113,3096
  process(119,3226
      elsif lp 124,3392
          when others 130,3720
        end case;131,3752
  end process;134,3799
      elsif 145,4046
  end process;151,4174
      elsif wp 159,4356
  end process;166,4495
  end;168,4513

uart.vhd~,1119
library IEEE;1,0
use IEEE.STD_LOGIC_1164.ALL;ALL2,15
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL3,45
use IEEE.NUMERIC_STD.all;all4,79
	 uart_line_c : out STD_LOGIC 9,245
	 uart_reading : out STD_LOGIC 10,310
end uart;12,399
  signal rx1,17,625
  signal rx1,rx2 : STD_LOGIC;17,625
  signal sp : STD_LOGIC;18,691
  signal lp : STD_LOGIC;19,745
  signal t_pos : STD_LOGIC_VECTOR(1 downto 0) := "00"; -- Current byte on line 20,798
  end process;39,1224
  process(46,1356
        shift 57,1689
        clkcnt 58,1714
        sftcnt 59,1736
      elsif shift 60,1758
        clkcnt 66,1942
          sftcnt 69,2045
        elsif clkcnt 70,2078
            clkcnt 75,2242
            sftcnt 76,2268
            shift 77,2294
  end process;82,2387
  process(88,2517
      elsif sp 93,2644
  end process;97,2741
  process(103,2869
      elsif lp 108,2982
  end process;112,3066
  process(118,3196
      elsif lp 123,3362
          when others 129,3690
        end case;130,3722
  end process;133,3769
      elsif 144,4016
  end process;150,4144
      elsif wp 158,4326
  end process;165,4465

vga.vhd,184
library IEEE;3,23
use IEEE.STD_LOGIC_1164.ALL;ALL4,37
use IEEE.STD_LOGIC_UNSIGNED.ALL;ALL5,66
    	Hsync : out STD_LOGIC;12,303
    	Vsync : out STD_LOGIC13,331
end vga;15,365

xst.mk,53
$(PROJNAME)-synthdir/xst/synth/design.scr: $(14,594

test_bench.vhd~,0

sanitycheck.sh,0

displaydriver.vhd,0

Nexys3_Master.ucf,0
