
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.312 ; gain = 332.961 ; free physical = 3270 ; free virtual = 17855
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19735 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1492.824 ; gain = 0.000 ; free physical = 3179 ; free virtual = 17764
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_iic_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_iic_0_0' (1#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'design_1_axi_iic_0_0' requires 27 connections, but only 25 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:137]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:366]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:1242]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (2#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:1242]
WARNING: [Synth 8-350] instance 's00_couplers' of module 's00_couplers_imp_1A7ZMW4' requires 82 connections, but only 63 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:876]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (3#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:366]
WARNING: [Synth 8-350] instance 'ps8_0_axi_periph' of module 'design_1_ps8_0_axi_periph_0' requires 60 connections, but only 51 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:163]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_1_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:942]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1VXTOR1' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:1528]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (4#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (5#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:1871]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1VXTOR1' (6#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:1528]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_1_0' (7#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:942]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_99M_0' (8#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' requires 10 connections, but only 7 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:276]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (9#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 79 given [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:284]
INFO: [Synth 8-256] done synthesizing module 'design_1' (10#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (11#1) [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1VXTOR1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1VXTOR1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_bresp[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[31]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[30]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[29]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[28]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[27]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[26]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[25]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[24]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[23]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[22]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[21]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[20]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[19]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[18]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[17]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[16]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[15]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[14]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[13]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[12]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[11]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[10]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[9]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[8]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rdata[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_AXI_rresp[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[39]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[38]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[37]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[36]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[35]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[34]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[33]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[32]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[31]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[30]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[29]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[28]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[27]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[26]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[25]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[24]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[23]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[22]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[21]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[20]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[19]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[18]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[17]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[16]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[15]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[14]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[13]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[12]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[11]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[10]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[9]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[8]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_araddr[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arburst[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arcache[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arcache[2]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arcache[1]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[15]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[14]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[13]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[12]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[11]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[10]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[9]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[8]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[7]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[6]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[5]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[4]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[3]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_AXI_arid[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.824 ; gain = 0.000 ; free physical = 3188 ; free virtual = 17772
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1492.824 ; gain = 0.000 ; free physical = 3188 ; free virtual = 17773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp11/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp11/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp13/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp13/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp15/design_1_axi_iic_0_0_in_context.xdc] for cell 'design_1_i/axi_iic_0'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp15/design_1_axi_iic_0_0_in_context.xdc] for cell 'design_1_i/axi_iic_0'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp17/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp17/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp19/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/.Xil/Vivado-19686-SchoolComputer/dcp19/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/constrs_1/new/zcu_contraints.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/constrs_1/new/zcu_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.srcs/constrs_1/new/zcu_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.680 ; gain = 0.000 ; free physical = 2526 ; free virtual = 17111
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2029.680 ; gain = 536.855 ; free physical = 2608 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2029.680 ; gain = 536.855 ; free physical = 2608 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2029.680 ; gain = 536.855 ; free physical = 2608 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2029.680 ; gain = 536.855 ; free physical = 2610 ; free virtual = 17199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2029.680 ; gain = 536.855 ; free physical = 2600 ; free virtual = 17189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.586 ; gain = 1179.762 ; free physical = 1849 ; free virtual = 16426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2672.586 ; gain = 1179.762 ; free physical = 1849 ; free virtual = 16426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_ds_0           |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_axi_iic_0_0         |         1|
|4     |design_1_rst_ps8_0_99M_0     |         1|
|5     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_ds_0           |     1|
|2     |design_1_auto_pc_0           |     1|
|3     |design_1_axi_iic_0_0         |     1|
|4     |design_1_rst_ps8_0_99M_0     |     1|
|5     |design_1_zynq_ultra_ps_e_0_0 |     1|
|6     |IBUF                         |     1|
|7     |OBUF                         |     6|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  1268|
|2     |  design_1_i           |design_1                      |  1261|
|3     |    ps8_0_axi_periph   |design_1_ps8_0_axi_periph_0   |     0|
|4     |    ps8_0_axi_periph_1 |design_1_ps8_0_axi_periph_1_0 |   519|
|5     |      s00_couplers     |s00_couplers_imp_1VXTOR1      |   519|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.602 ; gain = 1190.777 ; free physical = 1847 ; free virtual = 16424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2683.602 ; gain = 653.922 ; free physical = 1884 ; free virtual = 16461
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2683.609 ; gain = 1190.777 ; free physical = 1884 ; free virtual = 16461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

39 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2714.234 ; gain = 1284.922 ; free physical = 1838 ; free virtual = 16416
INFO: [Common 17-1381] The checkpoint '/home/michael/hardware_security/zcu102/root_of_trust/operational_os/vivado/zcu102_pmod/zcu102_pmod.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2714.234 ; gain = 0.000 ; free physical = 1838 ; free virtual = 16416
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 02:16:51 2017...
