

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 19:33:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    102|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |       60|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     20|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       60|    0|      11|    122|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |         Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |my_LUT_r_U   |my_LUT_r_ROM_AUTO_1R   |       28|  0|   0|    0|  65536|    7|     1|       458752|
    |my_LUT_th_U  |my_LUT_th_ROM_AUTO_1R  |       32|  0|   0|    0|  65536|    8|     1|       524288|
    +-------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                       |       60|  0|   0|    0| 131072|   15|     2|       983040|
    +-------------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |fixed_x_1_fu_145_p2      |         +|   0|  0|  13|           4|           4|
    |fixed_y_1_fu_321_p2      |         +|   0|  0|  13|           4|           4|
    |and_ln11_1_fu_205_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_2_fu_223_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_3_fu_229_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_4_fu_251_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_5_fu_263_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_fu_165_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln12_1_fu_381_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln12_2_fu_399_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln12_3_fu_405_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln12_4_fu_427_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln12_5_fu_439_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln12_fu_341_p2       |       and|   0|  0|   2|           1|           1|
    |or_ln11_1_fu_217_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_2_fu_235_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_3_fu_269_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_fu_199_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln12_1_fu_393_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln12_2_fu_411_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln12_3_fu_445_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln12_fu_375_p2        |        or|   0|  0|   2|           1|           1|
    |fixed_x_3_fu_275_p3      |    select|   0|  0|   4|           1|           4|
    |fixed_y_3_fu_451_p3      |    select|   0|  0|   4|           1|           4|
    |select_ln11_1_fu_185_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln11_fu_177_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln12_1_fu_361_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln12_fu_353_p3    |    select|   0|  0|   2|           1|           1|
    |xor_ln11_1_fu_171_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_2_fu_193_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_3_fu_211_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_4_fu_257_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln11_fu_159_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_1_fu_347_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_2_fu_369_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_3_fu_387_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_4_fu_433_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln12_fu_335_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 102|          46|          58|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |fixed_x_3_reg_476  |  4|   0|    4|          0|
    |fixed_y_3_reg_481  |  4|   0|    4|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 11|   0|   11|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|    8|     ap_none|               x|        scalar|
|y             |   in|    8|     ap_none|               y|        scalar|
|r             |  out|    8|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|    8|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

