047	../docs/arm/2019-07-05/DDI0487E_a_armv8_arm.pdf
047a1d	../docs/arm/2019-07-05/DDI0487E_a_armv8_arm.pdf
05c	../docs/amd/2017-06/55723_3_00.PDF
05ccc2	../docs/amd/2017-06/55723_3_00.PDF
2de	../docs/amd/2018-07/56255_3_03.PDF
2debf1	../docs/amd/2018-07/56255_3_03.PDF
32862e	../docs/intel/2020-05/253665-sdm-vol-1.pdf
328f3a	../docs/intel/2020-05/325383-sdm-vol-2abcd.pdf
33b	../docs/intel/2019-05/335592-sdm-vol-4.pdf
33b2c9	../docs/intel/2019-05/335592-sdm-vol-4.pdf
47e	../docs/intel/2019-05/253665-sdm-vol-1.pdf
47e28e	../docs/intel/2019-05/253665-sdm-vol-1.pdf
484	../docs/intel/2019-05/325383-sdm-vol-2abcd.pdf
48412c	../docs/intel/2019-05/325383-sdm-vol-2abcd.pdf
511e45	../docs/amd/2020-05/26568.pdf
575e52	../docs/intel/2020-05/325384-sdm-vol-3abcd.pdf
5d64d3	../docs/amd/2020-04/24594.pdf
622	../docs/amd/2018-05/26569_APM_V5.pdf
62255b	../docs/amd/2018-05/26569_APM_V5.pdf
749	../docs/intel/2019-05/325384-sdm-vol-3abcd.pdf
7497b2	../docs/intel/2019-05/325384-sdm-vol-3abcd.pdf
83c	../docs/intel/2019-09/64-ia-32-architectures-optimization-manual.pdf
83cbb2	../docs/intel/2019-09/64-ia-32-architectures-optimization-manual.pdf
98dfae	../docs/arm/2020-07-17/DDI0487Fc_armv8_arm.pdf
9ac	../docs/amd/2019-08/56305_SOG_3.00_PUB.pdf
9ac888	../docs/amd/2019-08/56305_SOG_3.00_PUB.pdf
9ba	../docs/amd/2019-06-14/54945_3.03_ppr_ZP_B2_pub.pdf
9ba812	../docs/amd/2019-06-14/54945_3.03_ppr_ZP_B2_pub.pdf
a48	../docs/power/2017-03-29/PowerISA_public.v3.0B.pdf
a4856	../docs/power/2017-03-29/PowerISA_public.v3.0B.pdf
a4856a	../docs/power/2017-03-29/PowerISA_public.v3.0B.pdf
ad5	../docs/amd/2019-09/24594.pdf
ad5608	../docs/amd/2019-09/24594.pdf
bb0	../docs/amd/2019-10/24593.pdf
bb00db	../docs/amd/2019-10/24593.pdf
cf34ed	../docs/intel/2020-05/335592-sdm-vol-4.pdf
d88fa3	../docs/amd/2020-05/24593.pdf
dcc	../docs/amd/2019-02/26568.pdf
dccb83	../docs/amd/2019-02/26568.pdf
ee223e	../docs/intel/2020-05/64-ia-32-architectures-optimization-manual.pdf
fa0	../docs/amd/2017-12/24592.pdf
fa0176	../docs/amd/2017-12/24592.pdf
