Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:02:52 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/Gsm_LPC_Analysis_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (88)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (88)
--------------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.471        0.000                      0                 7452        0.039        0.000                      0                 7452        3.458        0.000                       0                  1855  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.471        0.000                      0                 7452        0.039        0.000                      0                 7452        3.458        0.000                       0                  1855  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.977ns (44.996%)  route 2.417ns (55.004%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.241     4.454    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X8Y40        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X8Y40        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X8Y40        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_101/am_addmul_16s_16s_16s_33_4_1_U42/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y25  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK



