Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5c4d27d8729f4b5e976fba220b070231 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.button_debouncer
Compiling module xil_defaultlib.segment_decoder
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.lfsr(WIDTH=14)
Compiling module xil_defaultlib.popcount
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
