$date
	Sat Sep 27 11:53:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module notes_tb $end
$var wire 1 ! output_buzzer1_g6_1 $end
$var wire 1 " output_buzzer2_f6_2 $end
$var wire 1 # output_buzzer3_d6_3 $end
$var wire 1 $ output_buzzer4_b7_4 $end
$var wire 1 % output_buzzer5_c6_5 $end
$var wire 1 & output_buzzer6_a7_6 $end
$var wire 1 ' output_buzzer7_e6_7 $end
$var wire 1 ( output_buzzer8_c7_8 $end
$var integer 32 ) pass_count [31:0] $end
$var integer 32 * test_count [31:0] $end
$scope module dut $end
$var wire 1 ! output_buzzer1_g6_1 $end
$var wire 1 " output_buzzer2_f6_2 $end
$var wire 1 # output_buzzer3_d6_3 $end
$var wire 1 $ output_buzzer4_b7_4 $end
$var wire 1 % output_buzzer5_c6_5 $end
$var wire 1 & output_buzzer6_a7_6 $end
$var wire 1 ' output_buzzer7_e6_7 $end
$var wire 1 ( output_buzzer8_c7_8 $end
$var reg 1 + jk_flip_flop_124_0_q $end
$var reg 1 , jk_flip_flop_124_1_q $end
$var reg 1 - jk_flip_flop_125_0_q $end
$var reg 1 . jk_flip_flop_125_1_q $end
$var reg 1 / jk_flip_flop_126_0_q $end
$var reg 1 0 jk_flip_flop_126_1_q $end
$upscope $end
$scope task test_notes_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
0+
b0 *
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#50000
b1 *
#150000
b10 *
b1 )
#250000
b11 *
b10 )
#350000
b11 )
