
dial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007870  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08007b08  08007b08  00017b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007b40  08007b40  00017b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08007b48  08007b48  00017b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007b50  08007b50  00017b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08007b54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000074  08007bc8  00020074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  200000d4  08007c28  000200d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e8  20000134  08007c88  00020134  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000071c  08007c88  0002071c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f404  00000000  00000000  00020162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044bb  00000000  00000000  0004f566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  00053a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d0  00000000  00000000  00055030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cb1c  00000000  00000000  00056500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a2bc  00000000  00000000  0009301c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0016db4c  00000000  00000000  000ad2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0021ae24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061e4  00000000  00000000  0021ae78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000134 	.word	0x20000134
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007af0 	.word	0x08007af0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	20000138 	.word	0x20000138
 80002d4:	08007af0 	.word	0x08007af0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <_ZNSt4DialC1Ev>:
#include "my_definitions.h"

namespace std {


Dial::Dial() { // Constructor
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2200      	movs	r2, #0
 80005e2:	605a      	str	r2, [r3, #4]

   m_dial_location = 0;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2200      	movs	r2, #0
 80005e8:	605a      	str	r2, [r3, #4]
   m_next_number = 0;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]

}
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <_ZNSt4Dial14CalculateStepsE9Directionii>:

int Dial::CalculateSteps(enum Direction direction, int full_turns, int next_number){
 80005fe:	b480      	push	{r7}
 8000600:	b087      	sub	sp, #28
 8000602:	af00      	add	r7, sp, #0
 8000604:	60f8      	str	r0, [r7, #12]
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	460b      	mov	r3, r1
 800060c:	72fb      	strb	r3, [r7, #11]
   m_next_number = next_number;
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	b2da      	uxtb	r2, r3
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	701a      	strb	r2, [r3, #0]
   int m_dial_temp = 0; // Temporary location to collect arithmetic results
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]
    * CW  05->95 should return 10*2*MICROSTEP
    *
    */

   // Measure displacement.
   if (direction == CCW) { m_dial_temp = next_number - m_dial_location; }  // CCW
 800061a:	7afb      	ldrb	r3, [r7, #11]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d105      	bne.n	800062c <_ZNSt4Dial14CalculateStepsE9Directionii+0x2e>
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	683a      	ldr	r2, [r7, #0]
 8000626:	1ad3      	subs	r3, r2, r3
 8000628:	617b      	str	r3, [r7, #20]
 800062a:	e004      	b.n	8000636 <_ZNSt4Dial14CalculateStepsE9Directionii+0x38>
   else { m_dial_temp = m_dial_location - next_number; } // CW
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	685a      	ldr	r2, [r3, #4]
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	1ad3      	subs	r3, r2, r3
 8000634:	617b      	str	r3, [r7, #20]

   // Handle zero crossings
   if (m_dial_temp < 0){ m_dial_temp += 100;}
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	2b00      	cmp	r3, #0
 800063a:	da02      	bge.n	8000642 <_ZNSt4Dial14CalculateStepsE9Directionii+0x44>
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	3364      	adds	r3, #100	; 0x64
 8000640:	617b      	str	r3, [r7, #20]

   // Calculate the number of pulses to send with the next stepper move command.
   return ((full_turns + m_dial_temp) * 2 * MICROSTEP);
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	4413      	add	r3, r2
 8000648:	015b      	lsls	r3, r3, #5

}
 800064a:	4618      	mov	r0, r3
 800064c:	371c      	adds	r7, #28
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr

08000656 <_ZNSt4Dial14UpdatePositionEi>:

void Dial::UpdatePosition(int new_position){
 8000656:	b480      	push	{r7}
 8000658:	b083      	sub	sp, #12
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
 800065e:	6039      	str	r1, [r7, #0]
   m_dial_location = new_position;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	683a      	ldr	r2, [r7, #0]
 8000664:	605a      	str	r2, [r3, #4]
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr

08000672 <_ZNSt12StepperMotorC1EP11TIM_TypeDef>:
#include "Stepper.h"
#include "my_definitions.h"

namespace std {
// Constructor
StepperMotor::StepperMotor(TIM_TypeDef *TIMx) {
 8000672:	b480      	push	{r7}
 8000674:	b083      	sub	sp, #12
 8000676:	af00      	add	r7, sp, #0
 8000678:	6078      	str	r0, [r7, #4]
 800067a:	6039      	str	r1, [r7, #0]
   m_steps_remaining = 0;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
   m_TIMx = TIMx;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	683a      	ldr	r2, [r7, #0]
 8000686:	609a      	str	r2, [r3, #8]
   m_flag_move_complete = TRUE;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	2201      	movs	r2, #1
 800068c:	715a      	strb	r2, [r3, #5]
   m_status = Stopped;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2200      	movs	r2, #0
 8000692:	711a      	strb	r2, [r3, #4]

}
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4618      	mov	r0, r3
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr

080006a2 <_ZNSt12StepperMotor10UpdateStepEv>:

void StepperMotor::UpdateStep(void) {
 80006a2:	b480      	push	{r7}
 80006a4:	b083      	sub	sp, #12
 80006a6:	af00      	add	r7, sp, #0
 80006a8:	6078      	str	r0, [r7, #4]
   // Called by timer IRQ. It tracks each pulse that has been sent
   m_steps_remaining--;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	1e5a      	subs	r2, r3, #1
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	601a      	str	r2, [r3, #0]

   if (m_steps_remaining == 0) {
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d102      	bne.n	80006c2 <_ZNSt12StepperMotor10UpdateStepEv+0x20>
      m_flag_move_complete = TRUE;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2201      	movs	r2, #1
 80006c0:	715a      	strb	r2, [r3, #5]
   }
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr

080006ce <_ZNSt12StepperMotor4StopEv>:

void StepperMotor::Stop(void) {
 80006ce:	b480      	push	{r7}
 80006d0:	b083      	sub	sp, #12
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
   m_TIMx->CR1 &= ~(TIM_CR1_CEN);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	689b      	ldr	r3, [r3, #8]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	689b      	ldr	r3, [r3, #8]
 80006e0:	f022 0201 	bic.w	r2, r2, #1
 80006e4:	601a      	str	r2, [r3, #0]
   m_TIMx->CNT = 0;
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	689b      	ldr	r3, [r3, #8]
 80006ea:	2200      	movs	r2, #0
 80006ec:	625a      	str	r2, [r3, #36]	; 0x24
   m_flag_move_complete = FALSE;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2200      	movs	r2, #0
 80006f2:	715a      	strb	r2, [r3, #5]
   m_status = Stopped;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	711a      	strb	r2, [r3, #4]

}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
	...

08000708 <_ZNSt12StepperMotor4MoveEi9Direction>:

void StepperMotor::Move(int steps, enum Direction dir) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	60b9      	str	r1, [r7, #8]
 8000712:	4613      	mov	r3, r2
 8000714:	71fb      	strb	r3, [r7, #7]
   // Writes the stepper direction bit and starts the timer for specified number of steps
   m_steps_remaining = steps;
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	68ba      	ldr	r2, [r7, #8]
 800071a:	601a      	str	r2, [r3, #0]
   m_flag_move_complete = FALSE;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	2200      	movs	r2, #0
 8000720:	715a      	strb	r2, [r3, #5]
   m_status = Running;
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	2201      	movs	r2, #1
 8000726:	711a      	strb	r2, [r3, #4]

   // Set Stepper motor direction pin
   GPIO_PinState direction;
   if (dir == CW) {
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d102      	bne.n	8000734 <_ZNSt12StepperMotor4MoveEi9Direction+0x2c>
      direction = GPIO_PIN_SET;
 800072e:	2301      	movs	r3, #1
 8000730:	75fb      	strb	r3, [r7, #23]
 8000732:	e001      	b.n	8000738 <_ZNSt12StepperMotor4MoveEi9Direction+0x30>
   } else
      direction = GPIO_PIN_RESET;
 8000734:	2300      	movs	r3, #0
 8000736:	75fb      	strb	r3, [r7, #23]
   HAL_GPIO_WritePin(DIR_Pin_GPIO_Port, DIR_Pin_Pin, direction);
 8000738:	7dfb      	ldrb	r3, [r7, #23]
 800073a:	461a      	mov	r2, r3
 800073c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000740:	4809      	ldr	r0, [pc, #36]	; (8000768 <_ZNSt12StepperMotor4MoveEi9Direction+0x60>)
 8000742:	f001 ff11 	bl	8002568 <HAL_GPIO_WritePin>

   // Reset the counter and enable counting.
   m_TIMx->CNT = 0;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	689b      	ldr	r3, [r3, #8]
 800074a:	2200      	movs	r2, #0
 800074c:	625a      	str	r2, [r3, #36]	; 0x24
   m_TIMx->CR1 |= TIM_CR1_CEN;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	689b      	ldr	r3, [r3, #8]
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	f042 0201 	orr.w	r2, r2, #1
 800075c:	601a      	str	r2, [r3, #0]
}
 800075e:	bf00      	nop
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	58020800 	.word	0x58020800

0800076c <_ZNSt12StepperMotor6StatusEv>:

StepperStatus StepperMotor::Status(void){
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
   return m_status;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	791b      	ldrb	r3, [r3, #4]
}
 8000778:	4618      	mov	r0, r3
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <_ZNSt12StepperMotor12MoveCompleteEv>:
   m_TIMx->ARR = period_ms;
   m_TIMx->CR1 |= TIM_CR1_CEN;

}

uint8_t StepperMotor::MoveComplete() {
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
   return m_flag_move_complete;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	795b      	ldrb	r3, [r3, #5]
}
 8000790:	4618      	mov	r0, r3
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a2:	f000 ff35 	bl	8001610 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a6:	f000 f835 	bl	8000814 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007aa:	f000 fa3f 	bl	8000c2c <_ZL12MX_GPIO_Initv>
  MX_ETH_Init();
 80007ae:	f000 f8bf 	bl	8000930 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 80007b2:	f000 f9a5 	bl	8000b00 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 80007b6:	f000 fa03 	bl	8000bc0 <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_TIM3_Init();
 80007ba:	f000 f911 	bl	80009e0 <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 80007be:	2108      	movs	r1, #8
 80007c0:	4812      	ldr	r0, [pc, #72]	; (800080c <main+0x70>)
 80007c2:	f004 fc33 	bl	800502c <HAL_TIM_PWM_Start_IT>
  TIM3->CR1 &= ~(TIM_CR1_CEN);
 80007c6:	4b12      	ldr	r3, [pc, #72]	; (8000810 <main+0x74>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a11      	ldr	r2, [pc, #68]	; (8000810 <main+0x74>)
 80007cc:	f023 0301 	bic.w	r3, r3, #1
 80007d0:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int newnum = 90;
 80007d2:	235a      	movs	r3, #90	; 0x5a
 80007d4:	607b      	str	r3, [r7, #4]
  enum Direction dir = CW;
 80007d6:	2300      	movs	r3, #0
 80007d8:	70fb      	strb	r3, [r7, #3]
  while (1)
  {

     Move_Stepper(dir, 0, newnum);
 80007da:	78fb      	ldrb	r3, [r7, #3]
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 fb37 	bl	8000e54 <_Z12Move_Stepper9Directionii>
     if (newnum > 0){newnum -= 10;}
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	dd03      	ble.n	80007f4 <main+0x58>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3b0a      	subs	r3, #10
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	e7f2      	b.n	80007da <main+0x3e>
     else{
        newnum = 90;
 80007f4:	235a      	movs	r3, #90	; 0x5a
 80007f6:	607b      	str	r3, [r7, #4]
        if (dir == CCW){
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d102      	bne.n	8000804 <main+0x68>
           dir = CW;
 80007fe:	2300      	movs	r3, #0
 8000800:	70fb      	strb	r3, [r7, #3]
 8000802:	e7ea      	b.n	80007da <main+0x3e>
        } else (dir = CCW);
 8000804:	2301      	movs	r3, #1
 8000806:	70fb      	strb	r3, [r7, #3]
     Move_Stepper(dir, 0, newnum);
 8000808:	e7e7      	b.n	80007da <main+0x3e>
 800080a:	bf00      	nop
 800080c:	2000020c 	.word	0x2000020c
 8000810:	40000400 	.word	0x40000400

08000814 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b09c      	sub	sp, #112	; 0x70
 8000818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800081a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081e:	224c      	movs	r2, #76	; 0x4c
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f007 f8a0 	bl	8007968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	2220      	movs	r2, #32
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f007 f89a 	bl	8007968 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000834:	2002      	movs	r0, #2
 8000836:	f001 fff9 	bl	800282c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800083a:	2300      	movs	r3, #0
 800083c:	603b      	str	r3, [r7, #0]
 800083e:	4b3a      	ldr	r3, [pc, #232]	; (8000928 <_Z18SystemClock_Configv+0x114>)
 8000840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000842:	4a39      	ldr	r2, [pc, #228]	; (8000928 <_Z18SystemClock_Configv+0x114>)
 8000844:	f023 0301 	bic.w	r3, r3, #1
 8000848:	62d3      	str	r3, [r2, #44]	; 0x2c
 800084a:	4b37      	ldr	r3, [pc, #220]	; (8000928 <_Z18SystemClock_Configv+0x114>)
 800084c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	603b      	str	r3, [r7, #0]
 8000854:	4b35      	ldr	r3, [pc, #212]	; (800092c <_Z18SystemClock_Configv+0x118>)
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800085c:	4a33      	ldr	r2, [pc, #204]	; (800092c <_Z18SystemClock_Configv+0x118>)
 800085e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000862:	6193      	str	r3, [r2, #24]
 8000864:	4b31      	ldr	r3, [pc, #196]	; (800092c <_Z18SystemClock_Configv+0x118>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800086c:	603b      	str	r3, [r7, #0]
 800086e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000870:	4b2e      	ldr	r3, [pc, #184]	; (800092c <_Z18SystemClock_Configv+0x118>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800087c:	bf14      	ite	ne
 800087e:	2301      	movne	r3, #1
 8000880:	2300      	moveq	r3, #0
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2b00      	cmp	r3, #0
 8000886:	d000      	beq.n	800088a <_Z18SystemClock_Configv+0x76>
 8000888:	e7f2      	b.n	8000870 <_Z18SystemClock_Configv+0x5c>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800088a:	2303      	movs	r3, #3
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800088e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000892:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000894:	2301      	movs	r3, #1
 8000896:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000898:	2340      	movs	r3, #64	; 0x40
 800089a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800089c:	2302      	movs	r3, #2
 800089e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a0:	2302      	movs	r3, #2
 80008a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008a4:	2301      	movs	r3, #1
 80008a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80008a8:	2318      	movs	r3, #24
 80008aa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008ac:	2302      	movs	r3, #2
 80008ae:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008b0:	2304      	movs	r3, #4
 80008b2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008b4:	2302      	movs	r3, #2
 80008b6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008b8:	230c      	movs	r3, #12
 80008ba:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008bc:	2300      	movs	r3, #0
 80008be:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008c8:	4618      	mov	r0, r3
 80008ca:	f001 fff9 	bl	80028c0 <HAL_RCC_OscConfig>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	bf14      	ite	ne
 80008d4:	2301      	movne	r3, #1
 80008d6:	2300      	moveq	r3, #0
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 80008de:	f000 faef 	bl	8000ec0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e2:	233f      	movs	r3, #63	; 0x3f
 80008e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008e6:	2300      	movs	r3, #0
 80008e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2101      	movs	r1, #1
 8000906:	4618      	mov	r0, r3
 8000908:	f002 fbea 	bl	80030e0 <HAL_RCC_ClockConfig>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	bf14      	ite	ne
 8000912:	2301      	movne	r3, #1
 8000914:	2300      	moveq	r3, #0
 8000916:	b2db      	uxtb	r3, r3
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <_Z18SystemClock_Configv+0x10c>
  {
    Error_Handler();
 800091c:	f000 fad0 	bl	8000ec0 <Error_Handler>
  }
}
 8000920:	bf00      	nop
 8000922:	3770      	adds	r7, #112	; 0x70
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	58000400 	.word	0x58000400
 800092c:	58024800 	.word	0x58024800

08000930 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000934:	4b25      	ldr	r3, [pc, #148]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000936:	4a26      	ldr	r2, [pc, #152]	; (80009d0 <_ZL11MX_ETH_Initv+0xa0>)
 8000938:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 800093a:	4b24      	ldr	r3, [pc, #144]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	2200      	movs	r2, #0
 8000940:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 8000942:	4b22      	ldr	r3, [pc, #136]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	3301      	adds	r3, #1
 8000948:	2280      	movs	r2, #128	; 0x80
 800094a:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 800094c:	4b1f      	ldr	r3, [pc, #124]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	3302      	adds	r3, #2
 8000952:	22e1      	movs	r2, #225	; 0xe1
 8000954:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000956:	4b1d      	ldr	r3, [pc, #116]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	3303      	adds	r3, #3
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000960:	4b1a      	ldr	r3, [pc, #104]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	3304      	adds	r3, #4
 8000966:	2200      	movs	r2, #0
 8000968:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 800096a:	4b18      	ldr	r3, [pc, #96]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	3305      	adds	r3, #5
 8000970:	2200      	movs	r2, #0
 8000972:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000976:	2201      	movs	r2, #1
 8000978:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 800097c:	4a15      	ldr	r2, [pc, #84]	; (80009d4 <_ZL11MX_ETH_Initv+0xa4>)
 800097e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000980:	4b12      	ldr	r3, [pc, #72]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000982:	4a15      	ldr	r2, [pc, #84]	; (80009d8 <_ZL11MX_ETH_Initv+0xa8>)
 8000984:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000986:	4b11      	ldr	r3, [pc, #68]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000988:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800098c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800098e:	480f      	ldr	r0, [pc, #60]	; (80009cc <_ZL11MX_ETH_Initv+0x9c>)
 8000990:	f001 f824 	bl	80019dc <HAL_ETH_Init>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	bf14      	ite	ne
 800099a:	2301      	movne	r3, #1
 800099c:	2300      	moveq	r3, #0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <_ZL11MX_ETH_Initv+0x78>
  {
    Error_Handler();
 80009a4:	f000 fa8c 	bl	8000ec0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80009a8:	2234      	movs	r2, #52	; 0x34
 80009aa:	2100      	movs	r1, #0
 80009ac:	480b      	ldr	r0, [pc, #44]	; (80009dc <_ZL11MX_ETH_Initv+0xac>)
 80009ae:	f006 ffdb 	bl	8007968 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <_ZL11MX_ETH_Initv+0xac>)
 80009b4:	2221      	movs	r2, #33	; 0x21
 80009b6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <_ZL11MX_ETH_Initv+0xac>)
 80009ba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80009be:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <_ZL11MX_ETH_Initv+0xac>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000184 	.word	0x20000184
 80009d0:	40028000 	.word	0x40028000
 80009d4:	200000d4 	.word	0x200000d4
 80009d8:	20000074 	.word	0x20000074
 80009dc:	20000150 	.word	0x20000150

080009e0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08e      	sub	sp, #56	; 0x38
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009f4:	f107 031c 	add.w	r3, r7, #28
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a00:	463b      	mov	r3, r7
 8000a02:	2200      	movs	r2, #0
 8000a04:	601a      	str	r2, [r3, #0]
 8000a06:	605a      	str	r2, [r3, #4]
 8000a08:	609a      	str	r2, [r3, #8]
 8000a0a:	60da      	str	r2, [r3, #12]
 8000a0c:	611a      	str	r2, [r3, #16]
 8000a0e:	615a      	str	r2, [r3, #20]
 8000a10:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a12:	4b39      	ldr	r3, [pc, #228]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a14:	4a39      	ldr	r2, [pc, #228]	; (8000afc <_ZL12MX_TIM3_Initv+0x11c>)
 8000a16:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8000a18:	4b37      	ldr	r3, [pc, #220]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a1a:	223f      	movs	r2, #63	; 0x3f
 8000a1c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000a1e:	4b36      	ldr	r3, [pc, #216]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a20:	2210      	movs	r2, #16
 8000a22:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 468;
 8000a24:	4b34      	ldr	r3, [pc, #208]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a26:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8000a2a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a2c:	4b32      	ldr	r3, [pc, #200]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a32:	4b31      	ldr	r3, [pc, #196]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a38:	482f      	ldr	r0, [pc, #188]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a3a:	f004 fa3f 	bl	8004ebc <HAL_TIM_Base_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	bf14      	ite	ne
 8000a44:	2301      	movne	r3, #1
 8000a46:	2300      	moveq	r3, #0
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <_ZL12MX_TIM3_Initv+0x72>
  {
    Error_Handler();
 8000a4e:	f000 fa37 	bl	8000ec0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a58:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4826      	ldr	r0, [pc, #152]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a60:	f004 fe62 	bl	8005728 <HAL_TIM_ConfigClockSource>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	bf14      	ite	ne
 8000a6a:	2301      	movne	r3, #1
 8000a6c:	2300      	moveq	r3, #0
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <_ZL12MX_TIM3_Initv+0x98>
  {
    Error_Handler();
 8000a74:	f000 fa24 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a78:	481f      	ldr	r0, [pc, #124]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000a7a:	f004 fa76 	bl	8004f6a <HAL_TIM_PWM_Init>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	bf14      	ite	ne
 8000a84:	2301      	movne	r3, #1
 8000a86:	2300      	moveq	r3, #0
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <_ZL12MX_TIM3_Initv+0xb2>
  {
    Error_Handler();
 8000a8e:	f000 fa17 	bl	8000ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a92:	2320      	movs	r3, #32
 8000a94:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a9a:	f107 031c 	add.w	r3, r7, #28
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4815      	ldr	r0, [pc, #84]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000aa2:	f005 fb89 	bl	80061b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	bf14      	ite	ne
 8000aac:	2301      	movne	r3, #1
 8000aae:	2300      	moveq	r3, #0
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <_ZL12MX_TIM3_Initv+0xda>
  {
    Error_Handler();
 8000ab6:	f000 fa03 	bl	8000ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000aba:	2360      	movs	r3, #96	; 0x60
 8000abc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 40;
 8000abe:	2328      	movs	r3, #40	; 0x28
 8000ac0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000aca:	463b      	mov	r3, r7
 8000acc:	2208      	movs	r2, #8
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4809      	ldr	r0, [pc, #36]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000ad2:	f004 fd19 	bl	8005508 <HAL_TIM_PWM_ConfigChannel>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	bf14      	ite	ne
 8000adc:	2301      	movne	r3, #1
 8000ade:	2300      	moveq	r3, #0
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <_ZL12MX_TIM3_Initv+0x10a>
  {
    Error_Handler();
 8000ae6:	f000 f9eb 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000aea:	4803      	ldr	r0, [pc, #12]	; (8000af8 <_ZL12MX_TIM3_Initv+0x118>)
 8000aec:	f000 fb32 	bl	8001154 <HAL_TIM_MspPostInit>

}
 8000af0:	bf00      	nop
 8000af2:	3738      	adds	r7, #56	; 0x38
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	2000020c 	.word	0x2000020c
 8000afc:	40000400 	.word	0x40000400

08000b00 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b04:	4b2c      	ldr	r3, [pc, #176]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b06:	4a2d      	ldr	r2, [pc, #180]	; (8000bbc <_ZL19MX_USART3_UART_Initv+0xbc>)
 8000b08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b0a:	4b2b      	ldr	r3, [pc, #172]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b12:	4b29      	ldr	r3, [pc, #164]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b1e:	4b26      	ldr	r3, [pc, #152]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b24:	4b24      	ldr	r3, [pc, #144]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b26:	220c      	movs	r2, #12
 8000b28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2a:	4b23      	ldr	r3, [pc, #140]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b30:	4b21      	ldr	r3, [pc, #132]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b36:	4b20      	ldr	r3, [pc, #128]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b42:	4b1d      	ldr	r3, [pc, #116]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b48:	481b      	ldr	r0, [pc, #108]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b4a:	f005 fbdb 	bl	8006304 <HAL_UART_Init>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	bf14      	ite	ne
 8000b54:	2301      	movne	r3, #1
 8000b56:	2300      	moveq	r3, #0
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <_ZL19MX_USART3_UART_Initv+0x62>
  {
    Error_Handler();
 8000b5e:	f000 f9af 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b62:	2100      	movs	r1, #0
 8000b64:	4814      	ldr	r0, [pc, #80]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b66:	f006 fb23 	bl	80071b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	bf14      	ite	ne
 8000b70:	2301      	movne	r3, #1
 8000b72:	2300      	moveq	r3, #0
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <_ZL19MX_USART3_UART_Initv+0x7e>
  {
    Error_Handler();
 8000b7a:	f000 f9a1 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b7e:	2100      	movs	r1, #0
 8000b80:	480d      	ldr	r0, [pc, #52]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b82:	f006 fb53 	bl	800722c <HAL_UARTEx_SetRxFifoThreshold>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	bf14      	ite	ne
 8000b8c:	2301      	movne	r3, #1
 8000b8e:	2300      	moveq	r3, #0
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <_ZL19MX_USART3_UART_Initv+0x9a>
  {
    Error_Handler();
 8000b96:	f000 f993 	bl	8000ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b9a:	4807      	ldr	r0, [pc, #28]	; (8000bb8 <_ZL19MX_USART3_UART_Initv+0xb8>)
 8000b9c:	f006 facf 	bl	800713e <HAL_UARTEx_DisableFifoMode>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	bf14      	ite	ne
 8000ba6:	2301      	movne	r3, #1
 8000ba8:	2300      	moveq	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <_ZL19MX_USART3_UART_Initv+0xb4>
  {
    Error_Handler();
 8000bb0:	f000 f986 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000258 	.word	0x20000258
 8000bbc:	40004800 	.word	0x40004800

08000bc0 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bc6:	4a18      	ldr	r2, [pc, #96]	; (8000c28 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x68>)
 8000bc8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000bca:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bcc:	2209      	movs	r2, #9
 8000bce:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bdc:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bde:	2202      	movs	r2, #2
 8000be0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000be2:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000be8:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bee:	4b0d      	ldr	r3, [pc, #52]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c00:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c06:	4807      	ldr	r0, [pc, #28]	; (8000c24 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8000c08:	f001 fcc7 	bl	800259a <HAL_PCD_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	bf14      	ite	ne
 8000c12:	2301      	movne	r3, #1
 8000c14:	2300      	moveq	r3, #0
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>
  {
    Error_Handler();
 8000c1c:	f000 f950 	bl	8000ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200002e8 	.word	0x200002e8
 8000c28:	40080000 	.word	0x40080000

08000c2c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08c      	sub	sp, #48	; 0x30
 8000c30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
 8000c40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c42:	4b6c      	ldr	r3, [pc, #432]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c48:	4a6a      	ldr	r2, [pc, #424]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c4a:	f043 0304 	orr.w	r3, r3, #4
 8000c4e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c52:	4b68      	ldr	r3, [pc, #416]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c58:	f003 0304 	and.w	r3, r3, #4
 8000c5c:	61bb      	str	r3, [r7, #24]
 8000c5e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c60:	4b64      	ldr	r3, [pc, #400]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c66:	4a63      	ldr	r2, [pc, #396]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c6c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c70:	4b60      	ldr	r3, [pc, #384]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	4b5d      	ldr	r3, [pc, #372]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c84:	4a5b      	ldr	r2, [pc, #364]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c86:	f043 0301 	orr.w	r3, r3, #1
 8000c8a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c8e:	4b59      	ldr	r3, [pc, #356]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	613b      	str	r3, [r7, #16]
 8000c9a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9c:	4b55      	ldr	r3, [pc, #340]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca2:	4a54      	ldr	r2, [pc, #336]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000ca4:	f043 0302 	orr.w	r3, r3, #2
 8000ca8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cac:	4b51      	ldr	r3, [pc, #324]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cba:	4b4e      	ldr	r3, [pc, #312]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc0:	4a4c      	ldr	r2, [pc, #304]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cc2:	f043 0308 	orr.w	r3, r3, #8
 8000cc6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cca:	4b4a      	ldr	r3, [pc, #296]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cd0:	f003 0308 	and.w	r3, r3, #8
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cd8:	4b46      	ldr	r3, [pc, #280]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cde:	4a45      	ldr	r2, [pc, #276]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000ce0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ce4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ce8:	4b42      	ldr	r3, [pc, #264]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cf2:	607b      	str	r3, [r7, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cf6:	4b3f      	ldr	r3, [pc, #252]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfc:	4a3d      	ldr	r2, [pc, #244]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000cfe:	f043 0310 	orr.w	r3, r3, #16
 8000d02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d06:	4b3b      	ldr	r3, [pc, #236]	; (8000df4 <_ZL12MX_GPIO_Initv+0x1c8>)
 8000d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d0c:	f003 0310 	and.w	r3, r3, #16
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000d14:	2200      	movs	r2, #0
 8000d16:	f244 0101 	movw	r1, #16385	; 0x4001
 8000d1a:	4837      	ldr	r0, [pc, #220]	; (8000df8 <_ZL12MX_GPIO_Initv+0x1cc>)
 8000d1c:	f001 fc24 	bl	8002568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d26:	4835      	ldr	r0, [pc, #212]	; (8000dfc <_ZL12MX_GPIO_Initv+0x1d0>)
 8000d28:	f001 fc1e 	bl	8002568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_Pin_GPIO_Port, DIR_Pin_Pin, GPIO_PIN_RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d32:	4833      	ldr	r0, [pc, #204]	; (8000e00 <_ZL12MX_GPIO_Initv+0x1d4>)
 8000d34:	f001 fc18 	bl	8002568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	4831      	ldr	r0, [pc, #196]	; (8000e04 <_ZL12MX_GPIO_Initv+0x1d8>)
 8000d3e:	f001 fc13 	bl	8002568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d50:	f107 031c 	add.w	r3, r7, #28
 8000d54:	4619      	mov	r1, r3
 8000d56:	482a      	ldr	r0, [pc, #168]	; (8000e00 <_ZL12MX_GPIO_Initv+0x1d4>)
 8000d58:	f001 fa56 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000d5c:	f244 0301 	movw	r3, #16385	; 0x4001
 8000d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d62:	2301      	movs	r3, #1
 8000d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6e:	f107 031c 	add.w	r3, r7, #28
 8000d72:	4619      	mov	r1, r3
 8000d74:	4820      	ldr	r0, [pc, #128]	; (8000df8 <_ZL12MX_GPIO_Initv+0x1cc>)
 8000d76:	f001 fa47 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8000d7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d80:	2301      	movs	r3, #1
 8000d82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000d8c:	f107 031c 	add.w	r3, r7, #28
 8000d90:	4619      	mov	r1, r3
 8000d92:	481a      	ldr	r0, [pc, #104]	; (8000dfc <_ZL12MX_GPIO_Initv+0x1d0>)
 8000d94:	f001 fa38 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8000d98:	2380      	movs	r3, #128	; 0x80
 8000d9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d9c:	4b1a      	ldr	r3, [pc, #104]	; (8000e08 <_ZL12MX_GPIO_Initv+0x1dc>)
 8000d9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000da4:	f107 031c 	add.w	r3, r7, #28
 8000da8:	4619      	mov	r1, r3
 8000daa:	4818      	ldr	r0, [pc, #96]	; (8000e0c <_ZL12MX_GPIO_Initv+0x1e0>)
 8000dac:	f001 fa2c 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_Pin_Pin */
  GPIO_InitStruct.Pin = DIR_Pin_Pin;
 8000db0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000db4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db6:	2301      	movs	r3, #1
 8000db8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DIR_Pin_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 031c 	add.w	r3, r7, #28
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480d      	ldr	r0, [pc, #52]	; (8000e00 <_ZL12MX_GPIO_Initv+0x1d4>)
 8000dca:	f001 fa1d 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 031c 	add.w	r3, r7, #28
 8000de2:	4619      	mov	r1, r3
 8000de4:	4807      	ldr	r0, [pc, #28]	; (8000e04 <_ZL12MX_GPIO_Initv+0x1d8>)
 8000de6:	f001 fa0f 	bl	8002208 <HAL_GPIO_Init>

}
 8000dea:	bf00      	nop
 8000dec:	3730      	adds	r7, #48	; 0x30
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	58024400 	.word	0x58024400
 8000df8:	58020400 	.word	0x58020400
 8000dfc:	58020c00 	.word	0x58020c00
 8000e00:	58020800 	.word	0x58020800
 8000e04:	58021000 	.word	0x58021000
 8000e08:	11110000 	.word	0x11110000
 8000e0c:	58021800 	.word	0x58021800

08000e10 <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef* htim){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
   Stepper->UpdateStep();
 8000e18:	4b0d      	ldr	r3, [pc, #52]	; (8000e50 <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff fc40 	bl	80006a2 <_ZNSt12StepperMotor10UpdateStepEv>
   if (Stepper->MoveComplete()){
 8000e22:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fcac 	bl	8000784 <_ZNSt12StepperMotor12MoveCompleteEv>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	bf14      	ite	ne
 8000e32:	2301      	movne	r3, #1
 8000e34:	2300      	moveq	r3, #0
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d004      	beq.n	8000e46 <HAL_TIM_PWM_PulseFinishedCallback+0x36>
      Stepper->Stop();
 8000e3c:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <HAL_TIM_PWM_PulseFinishedCallback+0x40>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fc44 	bl	80006ce <_ZNSt12StepperMotor4StopEv>
   }
}
 8000e46:	bf00      	nop
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200006f0 	.word	0x200006f0

08000e54 <_Z12Move_Stepper9Directionii>:



void Move_Stepper(enum Direction dir, int full_turns, int next_number){
 8000e54:	b590      	push	{r4, r7, lr}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
 8000e60:	73fb      	strb	r3, [r7, #15]
  * the position given by the move command. If they match, then the dial's position
  * is updated. If they don't match, then we have an error or an open state.
  *
  *
  */
   Stepper->Move(Dial->CalculateSteps(dir, full_turns, next_number),dir);
 8000e62:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <_Z12Move_Stepper9Directionii+0x64>)
 8000e64:	681c      	ldr	r4, [r3, #0]
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <_Z12Move_Stepper9Directionii+0x68>)
 8000e68:	6818      	ldr	r0, [r3, #0]
 8000e6a:	7bf9      	ldrb	r1, [r7, #15]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68ba      	ldr	r2, [r7, #8]
 8000e70:	f7ff fbc5 	bl	80005fe <_ZNSt4Dial14CalculateStepsE9Directionii>
 8000e74:	4601      	mov	r1, r0
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	f7ff fc44 	bl	8000708 <_ZNSt12StepperMotor4MoveEi9Direction>
   while (Stepper->Status() == Running) {}
 8000e80:	4b0d      	ldr	r3, [pc, #52]	; (8000eb8 <_Z12Move_Stepper9Directionii+0x64>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff fc71 	bl	800076c <_ZNSt12StepperMotor6StatusEv>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	bf0c      	ite	eq
 8000e90:	2301      	moveq	r3, #1
 8000e92:	2300      	movne	r3, #0
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d000      	beq.n	8000e9c <_Z12Move_Stepper9Directionii+0x48>
 8000e9a:	e7f1      	b.n	8000e80 <_Z12Move_Stepper9Directionii+0x2c>
   Dial->UpdatePosition(next_number);
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <_Z12Move_Stepper9Directionii+0x68>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	6879      	ldr	r1, [r7, #4]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fbd7 	bl	8000656 <_ZNSt4Dial14UpdatePositionEi>
   HAL_Delay(DELAY_MS);
 8000ea8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000eac:	f000 fc42 	bl	8001734 <HAL_Delay>
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd90      	pop	{r4, r7, pc}
 8000eb8:	200006f0 	.word	0x200006f0
 8000ebc:	200006f4 	.word	0x200006f4

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
 void Error_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
}
 8000ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <Error_Handler+0x8>
	...

08000ecc <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000ecc:	b590      	push	{r4, r7, lr}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d119      	bne.n	8000f10 <_Z41__static_initialization_and_destruction_0ii+0x44>
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d114      	bne.n	8000f10 <_Z41__static_initialization_and_destruction_0ii+0x44>
std::StepperMotor *Stepper = new std::StepperMotor(TIM3);;
 8000ee6:	200c      	movs	r0, #12
 8000ee8:	f006 fcea 	bl	80078c0 <_Znwj>
 8000eec:	4603      	mov	r3, r0
 8000eee:	461c      	mov	r4, r3
 8000ef0:	4909      	ldr	r1, [pc, #36]	; (8000f18 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	f7ff fbbd 	bl	8000672 <_ZNSt12StepperMotorC1EP11TIM_TypeDef>
 8000ef8:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8000efa:	601c      	str	r4, [r3, #0]
std::Dial *Dial = new std::Dial();
 8000efc:	2008      	movs	r0, #8
 8000efe:	f006 fcdf 	bl	80078c0 <_Znwj>
 8000f02:	4603      	mov	r3, r0
 8000f04:	461c      	mov	r4, r3
 8000f06:	4620      	mov	r0, r4
 8000f08:	f7ff fb62 	bl	80005d0 <_ZNSt4DialC1Ev>
 8000f0c:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8000f0e:	601c      	str	r4, [r3, #0]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd90      	pop	{r4, r7, pc}
 8000f18:	40000400 	.word	0x40000400
 8000f1c:	200006f0 	.word	0x200006f0
 8000f20:	200006f4 	.word	0x200006f4

08000f24 <_GLOBAL__sub_I_DMARxDscrTab>:
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	f7ff ffcd 	bl	8000ecc <_Z41__static_initialization_and_destruction_0ii>
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <HAL_MspInit+0x30>)
 8000f3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f40:	4a08      	ldr	r2, [pc, #32]	; (8000f64 <HAL_MspInit+0x30>)
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <HAL_MspInit+0x30>)
 8000f4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f50:	f003 0302 	and.w	r3, r3, #2
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	58024400 	.word	0x58024400

08000f68 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08e      	sub	sp, #56	; 0x38
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a59      	ldr	r2, [pc, #356]	; (80010ec <HAL_ETH_MspInit+0x184>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	f040 80ab 	bne.w	80010e2 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000f8c:	4b58      	ldr	r3, [pc, #352]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000f8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f92:	4a57      	ldr	r2, [pc, #348]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000f94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f98:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f9c:	4b54      	ldr	r3, [pc, #336]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000f9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000fa6:	623b      	str	r3, [r7, #32]
 8000fa8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000faa:	4b51      	ldr	r3, [pc, #324]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fb0:	4a4f      	ldr	r2, [pc, #316]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fb6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000fba:	4b4d      	ldr	r3, [pc, #308]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000fc8:	4b49      	ldr	r3, [pc, #292]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fce:	4a48      	ldr	r2, [pc, #288]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fd4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000fd8:	4b45      	ldr	r3, [pc, #276]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe2:	61bb      	str	r3, [r7, #24]
 8000fe4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe6:	4b42      	ldr	r3, [pc, #264]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fec:	4a40      	ldr	r2, [pc, #256]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000fee:	f043 0304 	orr.w	r3, r3, #4
 8000ff2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ff6:	4b3e      	ldr	r3, [pc, #248]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8000ff8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001004:	4b3a      	ldr	r3, [pc, #232]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001006:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800100a:	4a39      	ldr	r2, [pc, #228]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001014:	4b36      	ldr	r3, [pc, #216]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	613b      	str	r3, [r7, #16]
 8001020:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001022:	4b33      	ldr	r3, [pc, #204]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001028:	4a31      	ldr	r2, [pc, #196]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 800102a:	f043 0302 	orr.w	r3, r3, #2
 800102e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001032:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001038:	f003 0302 	and.w	r3, r3, #2
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001040:	4b2b      	ldr	r3, [pc, #172]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001046:	4a2a      	ldr	r2, [pc, #168]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800104c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001050:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <HAL_ETH_MspInit+0x188>)
 8001052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800105e:	2332      	movs	r3, #50	; 0x32
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	2300      	movs	r3, #0
 800106c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800106e:	230b      	movs	r3, #11
 8001070:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001072:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001076:	4619      	mov	r1, r3
 8001078:	481e      	ldr	r0, [pc, #120]	; (80010f4 <HAL_ETH_MspInit+0x18c>)
 800107a:	f001 f8c5 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800107e:	2386      	movs	r3, #134	; 0x86
 8001080:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	2302      	movs	r3, #2
 8001084:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800108e:	230b      	movs	r3, #11
 8001090:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001096:	4619      	mov	r1, r3
 8001098:	4817      	ldr	r0, [pc, #92]	; (80010f8 <HAL_ETH_MspInit+0x190>)
 800109a:	f001 f8b5 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800109e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a4:	2302      	movs	r3, #2
 80010a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010b0:	230b      	movs	r3, #11
 80010b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010b8:	4619      	mov	r1, r3
 80010ba:	4810      	ldr	r0, [pc, #64]	; (80010fc <HAL_ETH_MspInit+0x194>)
 80010bc:	f001 f8a4 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80010c0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c6:	2302      	movs	r3, #2
 80010c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ce:	2300      	movs	r3, #0
 80010d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010d2:	230b      	movs	r3, #11
 80010d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010da:	4619      	mov	r1, r3
 80010dc:	4808      	ldr	r0, [pc, #32]	; (8001100 <HAL_ETH_MspInit+0x198>)
 80010de:	f001 f893 	bl	8002208 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80010e2:	bf00      	nop
 80010e4:	3738      	adds	r7, #56	; 0x38
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40028000 	.word	0x40028000
 80010f0:	58024400 	.word	0x58024400
 80010f4:	58020800 	.word	0x58020800
 80010f8:	58020000 	.word	0x58020000
 80010fc:	58020400 	.word	0x58020400
 8001100:	58021800 	.word	0x58021800

08001104 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a0e      	ldr	r2, [pc, #56]	; (800114c <HAL_TIM_Base_MspInit+0x48>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d116      	bne.n	8001144 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001116:	4b0e      	ldr	r3, [pc, #56]	; (8001150 <HAL_TIM_Base_MspInit+0x4c>)
 8001118:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800111c:	4a0c      	ldr	r2, [pc, #48]	; (8001150 <HAL_TIM_Base_MspInit+0x4c>)
 800111e:	f043 0302 	orr.w	r3, r3, #2
 8001122:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001126:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <HAL_TIM_Base_MspInit+0x4c>)
 8001128:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800112c:	f003 0302 	and.w	r3, r3, #2
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001134:	2200      	movs	r2, #0
 8001136:	2100      	movs	r1, #0
 8001138:	201d      	movs	r0, #29
 800113a:	f000 fc1a 	bl	8001972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800113e:	201d      	movs	r0, #29
 8001140:	f000 fc31 	bl	80019a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	40000400 	.word	0x40000400
 8001150:	58024400 	.word	0x58024400

08001154 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b088      	sub	sp, #32
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <HAL_TIM_MspPostInit+0x6c>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d11f      	bne.n	80011b6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001176:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <HAL_TIM_MspPostInit+0x70>)
 8001178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800117c:	4a11      	ldr	r2, [pc, #68]	; (80011c4 <HAL_TIM_MspPostInit+0x70>)
 800117e:	f043 0304 	orr.w	r3, r3, #4
 8001182:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001186:	4b0f      	ldr	r3, [pc, #60]	; (80011c4 <HAL_TIM_MspPostInit+0x70>)
 8001188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = STEP_Pin_Pin;
 8001194:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001198:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP_Pin_GPIO_Port, &GPIO_InitStruct);
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	4619      	mov	r1, r3
 80011b0:	4805      	ldr	r0, [pc, #20]	; (80011c8 <HAL_TIM_MspPostInit+0x74>)
 80011b2:	f001 f829 	bl	8002208 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80011b6:	bf00      	nop
 80011b8:	3720      	adds	r7, #32
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40000400 	.word	0x40000400
 80011c4:	58024400 	.word	0x58024400
 80011c8:	58020800 	.word	0x58020800

080011cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b0b8      	sub	sp, #224	; 0xe0
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	22bc      	movs	r2, #188	; 0xbc
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f006 fbbb 	bl	8007968 <memset>
  if(huart->Instance==USART3)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a25      	ldr	r2, [pc, #148]	; (800128c <HAL_UART_MspInit+0xc0>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d142      	bne.n	8001282 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80011fc:	2302      	movs	r3, #2
 80011fe:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001200:	2300      	movs	r3, #0
 8001202:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001206:	f107 0310 	add.w	r3, r7, #16
 800120a:	4618      	mov	r0, r3
 800120c:	f002 faf4 	bl	80037f8 <HAL_RCCEx_PeriphCLKConfig>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001216:	f7ff fe53 	bl	8000ec0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800121a:	4b1d      	ldr	r3, [pc, #116]	; (8001290 <HAL_UART_MspInit+0xc4>)
 800121c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001220:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <HAL_UART_MspInit+0xc4>)
 8001222:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001226:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800122a:	4b19      	ldr	r3, [pc, #100]	; (8001290 <HAL_UART_MspInit+0xc4>)
 800122c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001230:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001234:	60fb      	str	r3, [r7, #12]
 8001236:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <HAL_UART_MspInit+0xc4>)
 800123a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800123e:	4a14      	ldr	r2, [pc, #80]	; (8001290 <HAL_UART_MspInit+0xc4>)
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_UART_MspInit+0xc4>)
 800124a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001256:	f44f 7340 	mov.w	r3, #768	; 0x300
 800125a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125e:	2302      	movs	r3, #2
 8001260:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001270:	2307      	movs	r3, #7
 8001272:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001276:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800127a:	4619      	mov	r1, r3
 800127c:	4805      	ldr	r0, [pc, #20]	; (8001294 <HAL_UART_MspInit+0xc8>)
 800127e:	f000 ffc3 	bl	8002208 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001282:	bf00      	nop
 8001284:	37e0      	adds	r7, #224	; 0xe0
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40004800 	.word	0x40004800
 8001290:	58024400 	.word	0x58024400
 8001294:	58020c00 	.word	0x58020c00

08001298 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b0b8      	sub	sp, #224	; 0xe0
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	22bc      	movs	r2, #188	; 0xbc
 80012b6:	2100      	movs	r1, #0
 80012b8:	4618      	mov	r0, r3
 80012ba:	f006 fb55 	bl	8007968 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a2f      	ldr	r2, [pc, #188]	; (8001380 <HAL_PCD_MspInit+0xe8>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d156      	bne.n	8001376 <HAL_PCD_MspInit+0xde>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80012c8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80012cc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80012ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4618      	mov	r0, r3
 80012dc:	f002 fa8c 	bl	80037f8 <HAL_RCCEx_PeriphCLKConfig>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 80012e6:	f7ff fdeb 	bl	8000ec0 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80012ea:	f001 fad9 	bl	80028a0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ee:	4b25      	ldr	r3, [pc, #148]	; (8001384 <HAL_PCD_MspInit+0xec>)
 80012f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012f4:	4a23      	ldr	r2, [pc, #140]	; (8001384 <HAL_PCD_MspInit+0xec>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012fe:	4b21      	ldr	r3, [pc, #132]	; (8001384 <HAL_PCD_MspInit+0xec>)
 8001300:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800130c:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001310:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2300      	movs	r3, #0
 8001322:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001326:	230a      	movs	r3, #10
 8001328:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001330:	4619      	mov	r1, r3
 8001332:	4815      	ldr	r0, [pc, #84]	; (8001388 <HAL_PCD_MspInit+0xf0>)
 8001334:	f000 ff68 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001338:	f44f 7300 	mov.w	r3, #512	; 0x200
 800133c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001340:	2300      	movs	r3, #0
 8001342:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001350:	4619      	mov	r1, r3
 8001352:	480d      	ldr	r0, [pc, #52]	; (8001388 <HAL_PCD_MspInit+0xf0>)
 8001354:	f000 ff58 	bl	8002208 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_PCD_MspInit+0xec>)
 800135a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800135e:	4a09      	ldr	r2, [pc, #36]	; (8001384 <HAL_PCD_MspInit+0xec>)
 8001360:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001364:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001368:	4b06      	ldr	r3, [pc, #24]	; (8001384 <HAL_PCD_MspInit+0xec>)
 800136a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800136e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001376:	bf00      	nop
 8001378:	37e0      	adds	r7, #224	; 0xe0
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40080000 	.word	0x40080000
 8001384:	58024400 	.word	0x58024400
 8001388:	58020000 	.word	0x58020000

0800138c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001390:	e7fe      	b.n	8001390 <NMI_Handler+0x4>

08001392 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001392:	b480      	push	{r7}
 8001394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001396:	e7fe      	b.n	8001396 <HardFault_Handler+0x4>

08001398 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800139c:	e7fe      	b.n	800139c <MemManage_Handler+0x4>

0800139e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800139e:	b480      	push	{r7}
 80013a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a2:	e7fe      	b.n	80013a2 <BusFault_Handler+0x4>

080013a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a8:	e7fe      	b.n	80013a8 <UsageFault_Handler+0x4>

080013aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013aa:	b480      	push	{r7}
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013d8:	f000 f98c 	bl	80016f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}

080013e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013e4:	4802      	ldr	r0, [pc, #8]	; (80013f0 <TIM3_IRQHandler+0x10>)
 80013e6:	f003 ff6f 	bl	80052c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	2000020c 	.word	0x2000020c

080013f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
	return 1;
 80013f8:	2301      	movs	r3, #1
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <_kill>:

int _kill(int pid, int sig)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800140e:	f006 fa79 	bl	8007904 <__errno>
 8001412:	4603      	mov	r3, r0
 8001414:	2216      	movs	r2, #22
 8001416:	601a      	str	r2, [r3, #0]
	return -1;
 8001418:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800141c:	4618      	mov	r0, r3
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <_exit>:

void _exit (int status)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800142c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff ffe7 	bl	8001404 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001436:	e7fe      	b.n	8001436 <_exit+0x12>

08001438 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001440:	4a14      	ldr	r2, [pc, #80]	; (8001494 <_sbrk+0x5c>)
 8001442:	4b15      	ldr	r3, [pc, #84]	; (8001498 <_sbrk+0x60>)
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800144c:	4b13      	ldr	r3, [pc, #76]	; (800149c <_sbrk+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d102      	bne.n	800145a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001454:	4b11      	ldr	r3, [pc, #68]	; (800149c <_sbrk+0x64>)
 8001456:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <_sbrk+0x68>)
 8001458:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800145a:	4b10      	ldr	r3, [pc, #64]	; (800149c <_sbrk+0x64>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	429a      	cmp	r2, r3
 8001466:	d207      	bcs.n	8001478 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001468:	f006 fa4c 	bl	8007904 <__errno>
 800146c:	4603      	mov	r3, r0
 800146e:	220c      	movs	r2, #12
 8001470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001472:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001476:	e009      	b.n	800148c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001478:	4b08      	ldr	r3, [pc, #32]	; (800149c <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800147e:	4b07      	ldr	r3, [pc, #28]	; (800149c <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	4a05      	ldr	r2, [pc, #20]	; (800149c <_sbrk+0x64>)
 8001488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20020000 	.word	0x20020000
 8001498:	00000400 	.word	0x00000400
 800149c:	200006f8 	.word	0x200006f8
 80014a0:	20000720 	.word	0x20000720

080014a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014a8:	4b39      	ldr	r3, [pc, #228]	; (8001590 <SystemInit+0xec>)
 80014aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ae:	4a38      	ldr	r2, [pc, #224]	; (8001590 <SystemInit+0xec>)
 80014b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80014b8:	4b36      	ldr	r3, [pc, #216]	; (8001594 <SystemInit+0xf0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 030f 	and.w	r3, r3, #15
 80014c0:	2b06      	cmp	r3, #6
 80014c2:	d807      	bhi.n	80014d4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014c4:	4b33      	ldr	r3, [pc, #204]	; (8001594 <SystemInit+0xf0>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f023 030f 	bic.w	r3, r3, #15
 80014cc:	4a31      	ldr	r2, [pc, #196]	; (8001594 <SystemInit+0xf0>)
 80014ce:	f043 0307 	orr.w	r3, r3, #7
 80014d2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80014d4:	4b30      	ldr	r3, [pc, #192]	; (8001598 <SystemInit+0xf4>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a2f      	ldr	r2, [pc, #188]	; (8001598 <SystemInit+0xf4>)
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	; (8001598 <SystemInit+0xf4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80014e6:	4b2c      	ldr	r3, [pc, #176]	; (8001598 <SystemInit+0xf4>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	492b      	ldr	r1, [pc, #172]	; (8001598 <SystemInit+0xf4>)
 80014ec:	4b2b      	ldr	r3, [pc, #172]	; (800159c <SystemInit+0xf8>)
 80014ee:	4013      	ands	r3, r2
 80014f0:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80014f2:	4b28      	ldr	r3, [pc, #160]	; (8001594 <SystemInit+0xf0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0308 	and.w	r3, r3, #8
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d007      	beq.n	800150e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80014fe:	4b25      	ldr	r3, [pc, #148]	; (8001594 <SystemInit+0xf0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f023 030f 	bic.w	r3, r3, #15
 8001506:	4a23      	ldr	r2, [pc, #140]	; (8001594 <SystemInit+0xf0>)
 8001508:	f043 0307 	orr.w	r3, r3, #7
 800150c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800150e:	4b22      	ldr	r3, [pc, #136]	; (8001598 <SystemInit+0xf4>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001514:	4b20      	ldr	r3, [pc, #128]	; (8001598 <SystemInit+0xf4>)
 8001516:	2200      	movs	r2, #0
 8001518:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800151a:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <SystemInit+0xf4>)
 800151c:	2200      	movs	r2, #0
 800151e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001520:	4b1d      	ldr	r3, [pc, #116]	; (8001598 <SystemInit+0xf4>)
 8001522:	4a1f      	ldr	r2, [pc, #124]	; (80015a0 <SystemInit+0xfc>)
 8001524:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001526:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <SystemInit+0xf4>)
 8001528:	4a1e      	ldr	r2, [pc, #120]	; (80015a4 <SystemInit+0x100>)
 800152a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800152c:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <SystemInit+0xf4>)
 800152e:	4a1e      	ldr	r2, [pc, #120]	; (80015a8 <SystemInit+0x104>)
 8001530:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001532:	4b19      	ldr	r3, [pc, #100]	; (8001598 <SystemInit+0xf4>)
 8001534:	2200      	movs	r2, #0
 8001536:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001538:	4b17      	ldr	r3, [pc, #92]	; (8001598 <SystemInit+0xf4>)
 800153a:	4a1b      	ldr	r2, [pc, #108]	; (80015a8 <SystemInit+0x104>)
 800153c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800153e:	4b16      	ldr	r3, [pc, #88]	; (8001598 <SystemInit+0xf4>)
 8001540:	2200      	movs	r2, #0
 8001542:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <SystemInit+0xf4>)
 8001546:	4a18      	ldr	r2, [pc, #96]	; (80015a8 <SystemInit+0x104>)
 8001548:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <SystemInit+0xf4>)
 800154c:	2200      	movs	r2, #0
 800154e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <SystemInit+0xf4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a10      	ldr	r2, [pc, #64]	; (8001598 <SystemInit+0xf4>)
 8001556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800155a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800155c:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <SystemInit+0xf4>)
 800155e:	2200      	movs	r2, #0
 8001560:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001562:	4b12      	ldr	r3, [pc, #72]	; (80015ac <SystemInit+0x108>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <SystemInit+0x10c>)
 8001568:	4013      	ands	r3, r2
 800156a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800156e:	d202      	bcs.n	8001576 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001570:	4b10      	ldr	r3, [pc, #64]	; (80015b4 <SystemInit+0x110>)
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <SystemInit+0x114>)
 8001578:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800157c:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800157e:	4b04      	ldr	r3, [pc, #16]	; (8001590 <SystemInit+0xec>)
 8001580:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001584:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001586:	bf00      	nop
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000ed00 	.word	0xe000ed00
 8001594:	52002000 	.word	0x52002000
 8001598:	58024400 	.word	0x58024400
 800159c:	eaf6ed7f 	.word	0xeaf6ed7f
 80015a0:	02020200 	.word	0x02020200
 80015a4:	01ff0000 	.word	0x01ff0000
 80015a8:	01010280 	.word	0x01010280
 80015ac:	5c001000 	.word	0x5c001000
 80015b0:	ffff0000 	.word	0xffff0000
 80015b4:	51008108 	.word	0x51008108
 80015b8:	52004000 	.word	0x52004000

080015bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80015bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80015c0:	f7ff ff70 	bl	80014a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c4:	480c      	ldr	r0, [pc, #48]	; (80015f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015c6:	490d      	ldr	r1, [pc, #52]	; (80015fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015c8:	4a0d      	ldr	r2, [pc, #52]	; (8001600 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015cc:	e002      	b.n	80015d4 <LoopCopyDataInit>

080015ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d2:	3304      	adds	r3, #4

080015d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d8:	d3f9      	bcc.n	80015ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015da:	4a0a      	ldr	r2, [pc, #40]	; (8001604 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015dc:	4c0a      	ldr	r4, [pc, #40]	; (8001608 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e0:	e001      	b.n	80015e6 <LoopFillZerobss>

080015e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e4:	3204      	adds	r2, #4

080015e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e8:	d3fb      	bcc.n	80015e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ea:	f006 f991 	bl	8007910 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ee:	f7ff f8d5 	bl	800079c <main>
  bx  lr
 80015f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015fc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001600:	08007b54 	.word	0x08007b54
  ldr r2, =_sbss
 8001604:	20000134 	.word	0x20000134
  ldr r4, =_ebss
 8001608:	2000071c 	.word	0x2000071c

0800160c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC3_IRQHandler>
	...

08001610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001616:	2003      	movs	r0, #3
 8001618:	f000 f9a0 	bl	800195c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800161c:	f001 ff16 	bl	800344c <HAL_RCC_GetSysClockFreq>
 8001620:	4602      	mov	r2, r0
 8001622:	4b15      	ldr	r3, [pc, #84]	; (8001678 <HAL_Init+0x68>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	0a1b      	lsrs	r3, r3, #8
 8001628:	f003 030f 	and.w	r3, r3, #15
 800162c:	4913      	ldr	r1, [pc, #76]	; (800167c <HAL_Init+0x6c>)
 800162e:	5ccb      	ldrb	r3, [r1, r3]
 8001630:	f003 031f 	and.w	r3, r3, #31
 8001634:	fa22 f303 	lsr.w	r3, r2, r3
 8001638:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800163a:	4b0f      	ldr	r3, [pc, #60]	; (8001678 <HAL_Init+0x68>)
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <HAL_Init+0x6c>)
 8001644:	5cd3      	ldrb	r3, [r2, r3]
 8001646:	f003 031f 	and.w	r3, r3, #31
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	fa22 f303 	lsr.w	r3, r2, r3
 8001650:	4a0b      	ldr	r2, [pc, #44]	; (8001680 <HAL_Init+0x70>)
 8001652:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001654:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <HAL_Init+0x74>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800165a:	2000      	movs	r0, #0
 800165c:	f000 f814 	bl	8001688 <HAL_InitTick>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e002      	b.n	8001670 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800166a:	f7ff fc63 	bl	8000f34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	58024400 	.word	0x58024400
 800167c:	08007b08 	.word	0x08007b08
 8001680:	20000004 	.word	0x20000004
 8001684:	20000000 	.word	0x20000000

08001688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <HAL_InitTick+0x60>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d101      	bne.n	800169c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e021      	b.n	80016e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800169c:	4b13      	ldr	r3, [pc, #76]	; (80016ec <HAL_InitTick+0x64>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <HAL_InitTick+0x60>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	4619      	mov	r1, r3
 80016a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 f985 	bl	80019c2 <HAL_SYSTICK_Config>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e00e      	b.n	80016e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b0f      	cmp	r3, #15
 80016c6:	d80a      	bhi.n	80016de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c8:	2200      	movs	r2, #0
 80016ca:	6879      	ldr	r1, [r7, #4]
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80016d0:	f000 f94f 	bl	8001972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d4:	4a06      	ldr	r2, [pc, #24]	; (80016f0 <HAL_InitTick+0x68>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	e000      	b.n	80016e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	2000000c 	.word	0x2000000c
 80016ec:	20000000 	.word	0x20000000
 80016f0:	20000008 	.word	0x20000008

080016f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_IncTick+0x20>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <HAL_IncTick+0x24>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4413      	add	r3, r2
 8001704:	4a04      	ldr	r2, [pc, #16]	; (8001718 <HAL_IncTick+0x24>)
 8001706:	6013      	str	r3, [r2, #0]
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
 8001712:	bf00      	nop
 8001714:	2000000c 	.word	0x2000000c
 8001718:	20000708 	.word	0x20000708

0800171c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return uwTick;
 8001720:	4b03      	ldr	r3, [pc, #12]	; (8001730 <HAL_GetTick+0x14>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	20000708 	.word	0x20000708

08001734 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800173c:	f7ff ffee 	bl	800171c <HAL_GetTick>
 8001740:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800174c:	d005      	beq.n	800175a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800174e:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <HAL_Delay+0x44>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	461a      	mov	r2, r3
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	4413      	add	r3, r2
 8001758:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800175a:	bf00      	nop
 800175c:	f7ff ffde 	bl	800171c <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	429a      	cmp	r2, r3
 800176a:	d8f7      	bhi.n	800175c <HAL_Delay+0x28>
  {
  }
}
 800176c:	bf00      	nop
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	2000000c 	.word	0x2000000c

0800177c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001780:	4b03      	ldr	r3, [pc, #12]	; (8001790 <HAL_GetREVID+0x14>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	0c1b      	lsrs	r3, r3, #16
}
 8001786:	4618      	mov	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	5c001000 	.word	0x5c001000

08001794 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80017a4:	4904      	ldr	r1, [pc, #16]	; (80017b8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	604b      	str	r3, [r1, #4]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	58000400 	.word	0x58000400

080017bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017cc:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <__NVIC_SetPriorityGrouping+0x40>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d2:	68ba      	ldr	r2, [r7, #8]
 80017d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017d8:	4013      	ands	r3, r2
 80017da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <__NVIC_SetPriorityGrouping+0x44>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ea:	4a04      	ldr	r2, [pc, #16]	; (80017fc <__NVIC_SetPriorityGrouping+0x40>)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	60d3      	str	r3, [r2, #12]
}
 80017f0:	bf00      	nop
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	e000ed00 	.word	0xe000ed00
 8001800:	05fa0000 	.word	0x05fa0000

08001804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001808:	4b04      	ldr	r3, [pc, #16]	; (800181c <__NVIC_GetPriorityGrouping+0x18>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	0a1b      	lsrs	r3, r3, #8
 800180e:	f003 0307 	and.w	r3, r3, #7
}
 8001812:	4618      	mov	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800182a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800182e:	2b00      	cmp	r3, #0
 8001830:	db0b      	blt.n	800184a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	f003 021f 	and.w	r2, r3, #31
 8001838:	4907      	ldr	r1, [pc, #28]	; (8001858 <__NVIC_EnableIRQ+0x38>)
 800183a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800183e:	095b      	lsrs	r3, r3, #5
 8001840:	2001      	movs	r0, #1
 8001842:	fa00 f202 	lsl.w	r2, r0, r2
 8001846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	e000e100 	.word	0xe000e100

0800185c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	6039      	str	r1, [r7, #0]
 8001866:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001868:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800186c:	2b00      	cmp	r3, #0
 800186e:	db0a      	blt.n	8001886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	b2da      	uxtb	r2, r3
 8001874:	490c      	ldr	r1, [pc, #48]	; (80018a8 <__NVIC_SetPriority+0x4c>)
 8001876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800187a:	0112      	lsls	r2, r2, #4
 800187c:	b2d2      	uxtb	r2, r2
 800187e:	440b      	add	r3, r1
 8001880:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001884:	e00a      	b.n	800189c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	b2da      	uxtb	r2, r3
 800188a:	4908      	ldr	r1, [pc, #32]	; (80018ac <__NVIC_SetPriority+0x50>)
 800188c:	88fb      	ldrh	r3, [r7, #6]
 800188e:	f003 030f 	and.w	r3, r3, #15
 8001892:	3b04      	subs	r3, #4
 8001894:	0112      	lsls	r2, r2, #4
 8001896:	b2d2      	uxtb	r2, r2
 8001898:	440b      	add	r3, r1
 800189a:	761a      	strb	r2, [r3, #24]
}
 800189c:	bf00      	nop
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000e100 	.word	0xe000e100
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b089      	sub	sp, #36	; 0x24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	f1c3 0307 	rsb	r3, r3, #7
 80018ca:	2b04      	cmp	r3, #4
 80018cc:	bf28      	it	cs
 80018ce:	2304      	movcs	r3, #4
 80018d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	3304      	adds	r3, #4
 80018d6:	2b06      	cmp	r3, #6
 80018d8:	d902      	bls.n	80018e0 <NVIC_EncodePriority+0x30>
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3b03      	subs	r3, #3
 80018de:	e000      	b.n	80018e2 <NVIC_EncodePriority+0x32>
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	43da      	mvns	r2, r3
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	401a      	ands	r2, r3
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001902:	43d9      	mvns	r1, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001908:	4313      	orrs	r3, r2
         );
}
 800190a:	4618      	mov	r0, r3
 800190c:	3724      	adds	r7, #36	; 0x24
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
	...

08001918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3b01      	subs	r3, #1
 8001924:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001928:	d301      	bcc.n	800192e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800192a:	2301      	movs	r3, #1
 800192c:	e00f      	b.n	800194e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800192e:	4a0a      	ldr	r2, [pc, #40]	; (8001958 <SysTick_Config+0x40>)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3b01      	subs	r3, #1
 8001934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001936:	210f      	movs	r1, #15
 8001938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800193c:	f7ff ff8e 	bl	800185c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001940:	4b05      	ldr	r3, [pc, #20]	; (8001958 <SysTick_Config+0x40>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001946:	4b04      	ldr	r3, [pc, #16]	; (8001958 <SysTick_Config+0x40>)
 8001948:	2207      	movs	r2, #7
 800194a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	e000e010 	.word	0xe000e010

0800195c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff ff29 	bl	80017bc <__NVIC_SetPriorityGrouping>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b086      	sub	sp, #24
 8001976:	af00      	add	r7, sp, #0
 8001978:	4603      	mov	r3, r0
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	607a      	str	r2, [r7, #4]
 800197e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001980:	f7ff ff40 	bl	8001804 <__NVIC_GetPriorityGrouping>
 8001984:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	68b9      	ldr	r1, [r7, #8]
 800198a:	6978      	ldr	r0, [r7, #20]
 800198c:	f7ff ff90 	bl	80018b0 <NVIC_EncodePriority>
 8001990:	4602      	mov	r2, r0
 8001992:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff ff5f 	bl	800185c <__NVIC_SetPriority>
}
 800199e:	bf00      	nop
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	4603      	mov	r3, r0
 80019ae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff ff33 	bl	8001820 <__NVIC_EnableIRQ>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff ffa4 	bl	8001918 <SysTick_Config>
 80019d0:	4603      	mov	r3, r0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e0c6      	b.n	8001b7c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d102      	bne.n	80019fc <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff fab6 	bl	8000f68 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2223      	movs	r2, #35	; 0x23
 8001a00:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a02:	4b60      	ldr	r3, [pc, #384]	; (8001b84 <HAL_ETH_Init+0x1a8>)
 8001a04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a08:	4a5e      	ldr	r2, [pc, #376]	; (8001b84 <HAL_ETH_Init+0x1a8>)
 8001a0a:	f043 0302 	orr.w	r3, r3, #2
 8001a0e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001a12:	4b5c      	ldr	r3, [pc, #368]	; (8001b84 <HAL_ETH_Init+0x1a8>)
 8001a14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7a1b      	ldrb	r3, [r3, #8]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d103      	bne.n	8001a30 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f7ff feb3 	bl	8001794 <HAL_SYSCFG_ETHInterfaceSelect>
 8001a2e:	e003      	b.n	8001a38 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001a30:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001a34:	f7ff feae 	bl	8001794 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f042 0201 	orr.w	r2, r2, #1
 8001a4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a50:	f7ff fe64 	bl	800171c <HAL_GetTick>
 8001a54:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001a56:	e00f      	b.n	8001a78 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8001a58:	f7ff fe60 	bl	800171c <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a66:	d907      	bls.n	8001a78 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2204      	movs	r2, #4
 8001a6c:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	22e0      	movs	r2, #224	; 0xe0
 8001a72:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e081      	b.n	8001b7c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1e6      	bne.n	8001a58 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 fac0 	bl	8002010 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001a90:	f001 fe56 	bl	8003740 <HAL_RCC_GetHCLKFreq>
 8001a94:	4603      	mov	r3, r0
 8001a96:	4a3c      	ldr	r2, [pc, #240]	; (8001b88 <HAL_ETH_Init+0x1ac>)
 8001a98:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9c:	0c9a      	lsrs	r2, r3, #18
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	3a01      	subs	r2, #1
 8001aa4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 fa13 	bl	8001ed4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ac4:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001ac8:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d007      	beq.n	8001ae6 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	22e0      	movs	r2, #224	; 0xe0
 8001ae0:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e04a      	b.n	8001b7c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	f241 1308 	movw	r3, #4360	; 0x1108
 8001aee:	4413      	add	r3, r2
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	4b26      	ldr	r3, [pc, #152]	; (8001b8c <HAL_ETH_Init+0x1b0>)
 8001af4:	4013      	ands	r3, r2
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6952      	ldr	r2, [r2, #20]
 8001afa:	0052      	lsls	r2, r2, #1
 8001afc:	6879      	ldr	r1, [r7, #4]
 8001afe:	6809      	ldr	r1, [r1, #0]
 8001b00:	431a      	orrs	r2, r3
 8001b02:	f241 1308 	movw	r3, #4360	; 0x1108
 8001b06:	440b      	add	r3, r1
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 fad8 	bl	80020c0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f000 fb1c 	bl	800214e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	3305      	adds	r3, #5
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	021a      	lsls	r2, r3, #8
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	3304      	adds	r3, #4
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	430a      	orrs	r2, r1
 8001b30:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	3303      	adds	r3, #3
 8001b3a:	781b      	ldrb	r3, [r3, #0]
 8001b3c:	061a      	lsls	r2, r3, #24
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	3302      	adds	r3, #2
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	041b      	lsls	r3, r3, #16
 8001b48:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b54:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001b62:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001b64:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2210      	movs	r2, #16
 8001b72:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2210      	movs	r2, #16
 8001b78:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3710      	adds	r7, #16
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	58024400 	.word	0x58024400
 8001b88:	431bde83 	.word	0x431bde83
 8001b8c:	ffff8001 	.word	0xffff8001

08001b90 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8001ba2:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	791b      	ldrb	r3, [r3, #4]
 8001ba8:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8001baa:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	7b1b      	ldrb	r3, [r3, #12]
 8001bb0:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001bb2:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	7b5b      	ldrb	r3, [r3, #13]
 8001bb8:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001bba:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	7b9b      	ldrb	r3, [r3, #14]
 8001bc0:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001bc2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	7bdb      	ldrb	r3, [r3, #15]
 8001bc8:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001bca:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	7c12      	ldrb	r2, [r2, #16]
 8001bd0:	2a00      	cmp	r2, #0
 8001bd2:	d102      	bne.n	8001bda <ETH_SetMACConfig+0x4a>
 8001bd4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001bd8:	e000      	b.n	8001bdc <ETH_SetMACConfig+0x4c>
 8001bda:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001bdc:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	7c52      	ldrb	r2, [r2, #17]
 8001be2:	2a00      	cmp	r2, #0
 8001be4:	d102      	bne.n	8001bec <ETH_SetMACConfig+0x5c>
 8001be6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bea:	e000      	b.n	8001bee <ETH_SetMACConfig+0x5e>
 8001bec:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001bee:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	7c9b      	ldrb	r3, [r3, #18]
 8001bf4:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001bf6:	431a      	orrs	r2, r3
                                macconf->Speed |
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001bfc:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8001c02:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	7f1b      	ldrb	r3, [r3, #28]
 8001c08:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8001c0a:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	7f5b      	ldrb	r3, [r3, #29]
 8001c10:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001c12:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	7f92      	ldrb	r2, [r2, #30]
 8001c18:	2a00      	cmp	r2, #0
 8001c1a:	d102      	bne.n	8001c22 <ETH_SetMACConfig+0x92>
 8001c1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c20:	e000      	b.n	8001c24 <ETH_SetMACConfig+0x94>
 8001c22:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001c24:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	7fdb      	ldrb	r3, [r3, #31]
 8001c2a:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001c2c:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001c34:	2a00      	cmp	r2, #0
 8001c36:	d102      	bne.n	8001c3e <ETH_SetMACConfig+0xae>
 8001c38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c3c:	e000      	b.n	8001c40 <ETH_SetMACConfig+0xb0>
 8001c3e:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001c40:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8001c46:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001c4e:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8001c50:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8001c56:	4313      	orrs	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	4b56      	ldr	r3, [pc, #344]	; (8001dbc <ETH_SetMACConfig+0x22c>)
 8001c62:	4013      	ands	r3, r2
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	6812      	ldr	r2, [r2, #0]
 8001c68:	68f9      	ldr	r1, [r7, #12]
 8001c6a:	430b      	orrs	r3, r1
 8001c6c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c72:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c7a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001c7c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c84:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8001c86:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001c8e:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001c90:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001c98:	2a00      	cmp	r2, #0
 8001c9a:	d102      	bne.n	8001ca2 <ETH_SetMACConfig+0x112>
 8001c9c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ca0:	e000      	b.n	8001ca4 <ETH_SetMACConfig+0x114>
 8001ca2:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001ca4:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <ETH_SetMACConfig+0x230>)
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	68f9      	ldr	r1, [r7, #12]
 8001cbe:	430b      	orrs	r3, r1
 8001cc0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cc8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	4b3a      	ldr	r3, [pc, #232]	; (8001dc4 <ETH_SetMACConfig+0x234>)
 8001cda:	4013      	ands	r3, r2
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	68f9      	ldr	r1, [r7, #12]
 8001ce2:	430b      	orrs	r3, r1
 8001ce4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001cec:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001cf2:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001cfa:	2a00      	cmp	r2, #0
 8001cfc:	d101      	bne.n	8001d02 <ETH_SetMACConfig+0x172>
 8001cfe:	2280      	movs	r2, #128	; 0x80
 8001d00:	e000      	b.n	8001d04 <ETH_SetMACConfig+0x174>
 8001d02:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001d04:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d0a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001d16:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	68f9      	ldr	r1, [r7, #12]
 8001d22:	430b      	orrs	r3, r1
 8001d24:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001d2c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001d34:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001d36:	4313      	orrs	r3, r2
 8001d38:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d42:	f023 0103 	bic.w	r1, r3, #3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001d5a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	430a      	orrs	r2, r1
 8001d68:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001d76:	2a00      	cmp	r2, #0
 8001d78:	d101      	bne.n	8001d7e <ETH_SetMACConfig+0x1ee>
 8001d7a:	2240      	movs	r2, #64	; 0x40
 8001d7c:	e000      	b.n	8001d80 <ETH_SetMACConfig+0x1f0>
 8001d7e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001d80:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001d88:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d8a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001d92:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001d94:	4313      	orrs	r3, r2
 8001d96:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001da0:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	430a      	orrs	r2, r1
 8001dac:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001db0:	bf00      	nop
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	00048083 	.word	0x00048083
 8001dc0:	c0f88000 	.word	0xc0f88000
 8001dc4:	fffffef0 	.word	0xfffffef0

08001dc8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	4b38      	ldr	r3, [pc, #224]	; (8001ec0 <ETH_SetDMAConfig+0xf8>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	6812      	ldr	r2, [r2, #0]
 8001de4:	6879      	ldr	r1, [r7, #4]
 8001de6:	6809      	ldr	r1, [r1, #0]
 8001de8:	431a      	orrs	r2, r3
 8001dea:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8001dee:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	791b      	ldrb	r3, [r3, #4]
 8001df4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001dfa:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	7b1b      	ldrb	r3, [r3, #12]
 8001e00:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001e02:	4313      	orrs	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	f241 0304 	movw	r3, #4100	; 0x1004
 8001e0e:	4413      	add	r3, r2
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	4b2c      	ldr	r3, [pc, #176]	; (8001ec4 <ETH_SetDMAConfig+0xfc>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6811      	ldr	r1, [r2, #0]
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	f241 0304 	movw	r3, #4100	; 0x1004
 8001e22:	440b      	add	r3, r1
 8001e24:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	7b5b      	ldrb	r3, [r3, #13]
 8001e2a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	4b22      	ldr	r3, [pc, #136]	; (8001ec8 <ETH_SetDMAConfig+0x100>)
 8001e40:	4013      	ands	r3, r2
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	6811      	ldr	r1, [r2, #0]
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8001e4e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	7d1b      	ldrb	r3, [r3, #20]
 8001e58:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e5a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	7f5b      	ldrb	r3, [r3, #29]
 8001e60:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	f241 1304 	movw	r3, #4356	; 0x1104
 8001e6e:	4413      	add	r3, r2
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <ETH_SetDMAConfig+0x104>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6811      	ldr	r1, [r2, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	431a      	orrs	r2, r3
 8001e7e:	f241 1304 	movw	r3, #4356	; 0x1104
 8001e82:	440b      	add	r3, r1
 8001e84:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	7f1b      	ldrb	r3, [r3, #28]
 8001e8a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e90:	4313      	orrs	r3, r2
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	f241 1308 	movw	r3, #4360	; 0x1108
 8001e9c:	4413      	add	r3, r2
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <ETH_SetDMAConfig+0x108>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	6811      	ldr	r1, [r2, #0]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	431a      	orrs	r2, r3
 8001eac:	f241 1308 	movw	r3, #4360	; 0x1108
 8001eb0:	440b      	add	r3, r1
 8001eb2:	601a      	str	r2, [r3, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	ffff87fd 	.word	0xffff87fd
 8001ec4:	ffff2ffe 	.word	0xffff2ffe
 8001ec8:	fffec000 	.word	0xfffec000
 8001ecc:	ffc0efef 	.word	0xffc0efef
 8001ed0:	7fc0ffff 	.word	0x7fc0ffff

08001ed4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b0a4      	sub	sp, #144	; 0x90
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001efe:	2301      	movs	r3, #1
 8001f00:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001f10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f14:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001f20:	2300      	movs	r3, #0
 8001f22:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001f2c:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001f30:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001f32:	2300      	movs	r3, #0
 8001f34:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001f56:	2300      	movs	r3, #0
 8001f58:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f60:	2300      	movs	r3, #0
 8001f62:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001f66:	2301      	movs	r3, #1
 8001f68:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001f6c:	2320      	movs	r3, #32
 8001f6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001f72:	2301      	movs	r3, #1
 8001f74:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001f7e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f88:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001f90:	2302      	movs	r3, #2
 8001f92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001fb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f7ff fde6 	bl	8001b90 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001fde:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001fe2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001fe8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001fec:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8001ff4:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001ff8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001ffa:	f107 0308 	add.w	r3, r7, #8
 8001ffe:	4619      	mov	r1, r3
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f7ff fee1 	bl	8001dc8 <ETH_SetDMAConfig>
}
 8002006:	bf00      	nop
 8002008:	3790      	adds	r7, #144	; 0x90
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002020:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002028:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800202a:	f001 fb89 	bl	8003740 <HAL_RCC_GetHCLKFreq>
 800202e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4a1e      	ldr	r2, [pc, #120]	; (80020ac <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d908      	bls.n	800204a <ETH_MAC_MDIO_ClkConfig+0x3a>
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4a1d      	ldr	r2, [pc, #116]	; (80020b0 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d804      	bhi.n	800204a <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	e027      	b.n	800209a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	4a18      	ldr	r2, [pc, #96]	; (80020b0 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d908      	bls.n	8002064 <ETH_MAC_MDIO_ClkConfig+0x54>
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	4a17      	ldr	r2, [pc, #92]	; (80020b4 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d204      	bcs.n	8002064 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	e01a      	b.n	800209a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	4a13      	ldr	r2, [pc, #76]	; (80020b4 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d303      	bcc.n	8002074 <ETH_MAC_MDIO_ClkConfig+0x64>
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	4a12      	ldr	r2, [pc, #72]	; (80020b8 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d911      	bls.n	8002098 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	4a10      	ldr	r2, [pc, #64]	; (80020b8 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d908      	bls.n	800208e <ETH_MAC_MDIO_ClkConfig+0x7e>
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	4a0f      	ldr	r2, [pc, #60]	; (80020bc <ETH_MAC_MDIO_ClkConfig+0xac>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d804      	bhi.n	800208e <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	e005      	b.n	800209a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	e000      	b.n	800209a <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8002098:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80020a4:	bf00      	nop
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	01312cff 	.word	0x01312cff
 80020b0:	02160ebf 	.word	0x02160ebf
 80020b4:	03938700 	.word	0x03938700
 80020b8:	05f5e0ff 	.word	0x05f5e0ff
 80020bc:	08f0d17f 	.word	0x08f0d17f

080020c0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80020c8:	2300      	movs	r3, #0
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	e01d      	b.n	800210a <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	68d9      	ldr	r1, [r3, #12]
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	4613      	mov	r3, r2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4413      	add	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	440b      	add	r3, r1
 80020de:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2200      	movs	r2, #0
 80020ea:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2200      	movs	r2, #0
 80020f6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80020f8:	68b9      	ldr	r1, [r7, #8]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	3206      	adds	r2, #6
 8002100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	3301      	adds	r3, #1
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b03      	cmp	r3, #3
 800210e:	d9de      	bls.n	80020ce <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	f241 132c 	movw	r3, #4396	; 0x112c
 800211e:	4413      	add	r3, r2
 8002120:	2203      	movs	r2, #3
 8002122:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68d9      	ldr	r1, [r3, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	f241 1314 	movw	r3, #4372	; 0x1114
 8002130:	4413      	add	r3, r2
 8002132:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68da      	ldr	r2, [r3, #12]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8002140:	601a      	str	r2, [r3, #0]
}
 8002142:	bf00      	nop
 8002144:	3714      	adds	r7, #20
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800214e:	b480      	push	{r7}
 8002150:	b085      	sub	sp, #20
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	e024      	b.n	80021a6 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6919      	ldr	r1, [r3, #16]
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	440b      	add	r3, r1
 800216c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2200      	movs	r2, #0
 8002178:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	2200      	movs	r2, #0
 800217e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	2200      	movs	r2, #0
 8002184:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	2200      	movs	r2, #0
 8002190:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	3310      	adds	r3, #16
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	3301      	adds	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d9d7      	bls.n	800215c <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	f241 1330 	movw	r3, #4400	; 0x1130
 80021d2:	4413      	add	r3, r2
 80021d4:	2203      	movs	r2, #3
 80021d6:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6919      	ldr	r1, [r3, #16]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	f241 131c 	movw	r3, #4380	; 0x111c
 80021e4:	4413      	add	r3, r2
 80021e6:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	f103 0148 	add.w	r1, r3, #72	; 0x48
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	f241 1328 	movw	r3, #4392	; 0x1128
 80021f8:	4413      	add	r3, r2
 80021fa:	6019      	str	r1, [r3, #0]
}
 80021fc:	bf00      	nop
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002208:	b480      	push	{r7}
 800220a:	b089      	sub	sp, #36	; 0x24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002212:	2300      	movs	r3, #0
 8002214:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002216:	4b89      	ldr	r3, [pc, #548]	; (800243c <HAL_GPIO_Init+0x234>)
 8002218:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800221a:	e194      	b.n	8002546 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	2101      	movs	r1, #1
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	2b00      	cmp	r3, #0
 8002230:	f000 8186 	beq.w	8002540 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d00b      	beq.n	8002254 <HAL_GPIO_Init+0x4c>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b02      	cmp	r3, #2
 8002242:	d007      	beq.n	8002254 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002248:	2b11      	cmp	r3, #17
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b12      	cmp	r3, #18
 8002252:	d130      	bne.n	80022b6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	2203      	movs	r2, #3
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4013      	ands	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	4313      	orrs	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800228a:	2201      	movs	r2, #1
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4013      	ands	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	091b      	lsrs	r3, r3, #4
 80022a0:	f003 0201 	and.w	r2, r3, #1
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	2203      	movs	r2, #3
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	43db      	mvns	r3, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4013      	ands	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	005b      	lsls	r3, r3, #1
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d003      	beq.n	80022f6 <HAL_GPIO_Init+0xee>
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b12      	cmp	r3, #18
 80022f4:	d123      	bne.n	800233e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	08da      	lsrs	r2, r3, #3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	3208      	adds	r2, #8
 80022fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f003 0307 	and.w	r3, r3, #7
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	220f      	movs	r2, #15
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	691a      	ldr	r2, [r3, #16]
 800231e:	69fb      	ldr	r3, [r7, #28]
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	fa02 f303 	lsl.w	r3, r2, r3
 800232a:	69ba      	ldr	r2, [r7, #24]
 800232c:	4313      	orrs	r3, r2
 800232e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	08da      	lsrs	r2, r3, #3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3208      	adds	r2, #8
 8002338:	69b9      	ldr	r1, [r7, #24]
 800233a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	2203      	movs	r2, #3
 800234a:	fa02 f303 	lsl.w	r3, r2, r3
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 0203 	and.w	r2, r3, #3
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 80e0 	beq.w	8002540 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002380:	4b2f      	ldr	r3, [pc, #188]	; (8002440 <HAL_GPIO_Init+0x238>)
 8002382:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002386:	4a2e      	ldr	r2, [pc, #184]	; (8002440 <HAL_GPIO_Init+0x238>)
 8002388:	f043 0302 	orr.w	r3, r3, #2
 800238c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002390:	4b2b      	ldr	r3, [pc, #172]	; (8002440 <HAL_GPIO_Init+0x238>)
 8002392:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800239e:	4a29      	ldr	r2, [pc, #164]	; (8002444 <HAL_GPIO_Init+0x23c>)
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	089b      	lsrs	r3, r3, #2
 80023a4:	3302      	adds	r3, #2
 80023a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	220f      	movs	r2, #15
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	43db      	mvns	r3, r3
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	4013      	ands	r3, r2
 80023c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a20      	ldr	r2, [pc, #128]	; (8002448 <HAL_GPIO_Init+0x240>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d052      	beq.n	8002470 <HAL_GPIO_Init+0x268>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a1f      	ldr	r2, [pc, #124]	; (800244c <HAL_GPIO_Init+0x244>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d031      	beq.n	8002436 <HAL_GPIO_Init+0x22e>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a1e      	ldr	r2, [pc, #120]	; (8002450 <HAL_GPIO_Init+0x248>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d02b      	beq.n	8002432 <HAL_GPIO_Init+0x22a>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a1d      	ldr	r2, [pc, #116]	; (8002454 <HAL_GPIO_Init+0x24c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d025      	beq.n	800242e <HAL_GPIO_Init+0x226>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a1c      	ldr	r2, [pc, #112]	; (8002458 <HAL_GPIO_Init+0x250>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d01f      	beq.n	800242a <HAL_GPIO_Init+0x222>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a1b      	ldr	r2, [pc, #108]	; (800245c <HAL_GPIO_Init+0x254>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d019      	beq.n	8002426 <HAL_GPIO_Init+0x21e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a1a      	ldr	r2, [pc, #104]	; (8002460 <HAL_GPIO_Init+0x258>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d013      	beq.n	8002422 <HAL_GPIO_Init+0x21a>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a19      	ldr	r2, [pc, #100]	; (8002464 <HAL_GPIO_Init+0x25c>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d00d      	beq.n	800241e <HAL_GPIO_Init+0x216>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a18      	ldr	r2, [pc, #96]	; (8002468 <HAL_GPIO_Init+0x260>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d007      	beq.n	800241a <HAL_GPIO_Init+0x212>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a17      	ldr	r2, [pc, #92]	; (800246c <HAL_GPIO_Init+0x264>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d101      	bne.n	8002416 <HAL_GPIO_Init+0x20e>
 8002412:	2309      	movs	r3, #9
 8002414:	e02d      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 8002416:	230a      	movs	r3, #10
 8002418:	e02b      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 800241a:	2308      	movs	r3, #8
 800241c:	e029      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 800241e:	2307      	movs	r3, #7
 8002420:	e027      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 8002422:	2306      	movs	r3, #6
 8002424:	e025      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 8002426:	2305      	movs	r3, #5
 8002428:	e023      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 800242a:	2304      	movs	r3, #4
 800242c:	e021      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 800242e:	2303      	movs	r3, #3
 8002430:	e01f      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 8002432:	2302      	movs	r3, #2
 8002434:	e01d      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 8002436:	2301      	movs	r3, #1
 8002438:	e01b      	b.n	8002472 <HAL_GPIO_Init+0x26a>
 800243a:	bf00      	nop
 800243c:	58000080 	.word	0x58000080
 8002440:	58024400 	.word	0x58024400
 8002444:	58000400 	.word	0x58000400
 8002448:	58020000 	.word	0x58020000
 800244c:	58020400 	.word	0x58020400
 8002450:	58020800 	.word	0x58020800
 8002454:	58020c00 	.word	0x58020c00
 8002458:	58021000 	.word	0x58021000
 800245c:	58021400 	.word	0x58021400
 8002460:	58021800 	.word	0x58021800
 8002464:	58021c00 	.word	0x58021c00
 8002468:	58022000 	.word	0x58022000
 800246c:	58022400 	.word	0x58022400
 8002470:	2300      	movs	r3, #0
 8002472:	69fa      	ldr	r2, [r7, #28]
 8002474:	f002 0203 	and.w	r2, r2, #3
 8002478:	0092      	lsls	r2, r2, #2
 800247a:	4093      	lsls	r3, r2
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002482:	4938      	ldr	r1, [pc, #224]	; (8002564 <HAL_GPIO_Init+0x35c>)
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	089b      	lsrs	r3, r3, #2
 8002488:	3302      	adds	r3, #2
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	43db      	mvns	r3, r3
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	4013      	ands	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d003      	beq.n	80024b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	43db      	mvns	r3, r3
 80024c4:	69ba      	ldr	r2, [r7, #24]
 80024c6:	4013      	ands	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	4313      	orrs	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	43db      	mvns	r3, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4013      	ands	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4313      	orrs	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800250a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002512:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	43db      	mvns	r3, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4013      	ands	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002538:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	3301      	adds	r3, #1
 8002544:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f47f ae63 	bne.w	800221c <HAL_GPIO_Init+0x14>
  }
}
 8002556:	bf00      	nop
 8002558:	bf00      	nop
 800255a:	3724      	adds	r7, #36	; 0x24
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	58000400 	.word	0x58000400

08002568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	460b      	mov	r3, r1
 8002572:	807b      	strh	r3, [r7, #2]
 8002574:	4613      	mov	r3, r2
 8002576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002578:	787b      	ldrb	r3, [r7, #1]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800257e:	887a      	ldrh	r2, [r7, #2]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002584:	e003      	b.n	800258e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002586:	887b      	ldrh	r3, [r7, #2]
 8002588:	041a      	lsls	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	619a      	str	r2, [r3, #24]
}
 800258e:	bf00      	nop
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800259a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800259c:	b08f      	sub	sp, #60	; 0x3c
 800259e:	af0a      	add	r7, sp, #40	; 0x28
 80025a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e116      	b.n	80027da <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d106      	bne.n	80025cc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7fe fe66 	bl	8001298 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2203      	movs	r2, #3
 80025d0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d102      	bne.n	80025e6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f004 ff18 	bl	8007420 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	603b      	str	r3, [r7, #0]
 80025f6:	687e      	ldr	r6, [r7, #4]
 80025f8:	466d      	mov	r5, sp
 80025fa:	f106 0410 	add.w	r4, r6, #16
 80025fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002600:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002602:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002604:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002606:	e894 0003 	ldmia.w	r4, {r0, r1}
 800260a:	e885 0003 	stmia.w	r5, {r0, r1}
 800260e:	1d33      	adds	r3, r6, #4
 8002610:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002612:	6838      	ldr	r0, [r7, #0]
 8002614:	f004 fe96 	bl	8007344 <USB_CoreInit>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2202      	movs	r2, #2
 8002622:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e0d7      	b.n	80027da <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f004 ff06 	bl	8007442 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002636:	2300      	movs	r3, #0
 8002638:	73fb      	strb	r3, [r7, #15]
 800263a:	e04a      	b.n	80026d2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800263c:	7bfa      	ldrb	r2, [r7, #15]
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	440b      	add	r3, r1
 800264a:	333d      	adds	r3, #61	; 0x3d
 800264c:	2201      	movs	r2, #1
 800264e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002650:	7bfa      	ldrb	r2, [r7, #15]
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	333c      	adds	r3, #60	; 0x3c
 8002660:	7bfa      	ldrb	r2, [r7, #15]
 8002662:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	b298      	uxth	r0, r3
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	3342      	adds	r3, #66	; 0x42
 8002678:	4602      	mov	r2, r0
 800267a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800267c:	7bfa      	ldrb	r2, [r7, #15]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	333f      	adds	r3, #63	; 0x3f
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002690:	7bfa      	ldrb	r2, [r7, #15]
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	4613      	mov	r3, r2
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	1a9b      	subs	r3, r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	3344      	adds	r3, #68	; 0x44
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026a4:	7bfa      	ldrb	r2, [r7, #15]
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	1a9b      	subs	r3, r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	3348      	adds	r3, #72	; 0x48
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026b8:	7bfa      	ldrb	r2, [r7, #15]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3350      	adds	r3, #80	; 0x50
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026cc:	7bfb      	ldrb	r3, [r7, #15]
 80026ce:	3301      	adds	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
 80026d2:	7bfa      	ldrb	r2, [r7, #15]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d3af      	bcc.n	800263c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026dc:	2300      	movs	r3, #0
 80026de:	73fb      	strb	r3, [r7, #15]
 80026e0:	e044      	b.n	800276c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026e2:	7bfa      	ldrb	r2, [r7, #15]
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	1a9b      	subs	r3, r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	440b      	add	r3, r1
 80026f0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80026f4:	2200      	movs	r2, #0
 80026f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026f8:	7bfa      	ldrb	r2, [r7, #15]
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	4613      	mov	r3, r2
 80026fe:	00db      	lsls	r3, r3, #3
 8002700:	1a9b      	subs	r3, r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800270a:	7bfa      	ldrb	r2, [r7, #15]
 800270c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	6879      	ldr	r1, [r7, #4]
 8002712:	4613      	mov	r3, r2
 8002714:	00db      	lsls	r3, r3, #3
 8002716:	1a9b      	subs	r3, r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	440b      	add	r3, r1
 800271c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002720:	2200      	movs	r2, #0
 8002722:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002724:	7bfa      	ldrb	r2, [r7, #15]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	00db      	lsls	r3, r3, #3
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800273a:	7bfa      	ldrb	r2, [r7, #15]
 800273c:	6879      	ldr	r1, [r7, #4]
 800273e:	4613      	mov	r3, r2
 8002740:	00db      	lsls	r3, r3, #3
 8002742:	1a9b      	subs	r3, r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002750:	7bfa      	ldrb	r2, [r7, #15]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002766:	7bfb      	ldrb	r3, [r7, #15]
 8002768:	3301      	adds	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
 800276c:	7bfa      	ldrb	r2, [r7, #15]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	429a      	cmp	r2, r3
 8002774:	d3b5      	bcc.n	80026e2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	687e      	ldr	r6, [r7, #4]
 800277e:	466d      	mov	r5, sp
 8002780:	f106 0410 	add.w	r4, r6, #16
 8002784:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002786:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002788:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800278a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800278c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002790:	e885 0003 	stmia.w	r5, {r0, r1}
 8002794:	1d33      	adds	r3, r6, #4
 8002796:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002798:	6838      	ldr	r0, [r7, #0]
 800279a:	f004 fe7d 	bl	8007498 <USB_DevInit>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d005      	beq.n	80027b0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2202      	movs	r2, #2
 80027a8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e014      	b.n	80027da <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d102      	bne.n	80027ce <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f000 f80b 	bl	80027e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f005 f81f 	bl	8007816 <USB_DevDisconnect>

  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080027e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002812:	4b05      	ldr	r3, [pc, #20]	; (8002828 <HAL_PCDEx_ActivateLPM+0x44>)
 8002814:	4313      	orrs	r3, r2
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	10000003 	.word	0x10000003

0800282c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002834:	4b19      	ldr	r3, [pc, #100]	; (800289c <HAL_PWREx_ConfigSupply+0x70>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b04      	cmp	r3, #4
 800283e:	d00a      	beq.n	8002856 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002840:	4b16      	ldr	r3, [pc, #88]	; (800289c <HAL_PWREx_ConfigSupply+0x70>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	429a      	cmp	r2, r3
 800284c:	d001      	beq.n	8002852 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e01f      	b.n	8002892 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002852:	2300      	movs	r3, #0
 8002854:	e01d      	b.n	8002892 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002856:	4b11      	ldr	r3, [pc, #68]	; (800289c <HAL_PWREx_ConfigSupply+0x70>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	f023 0207 	bic.w	r2, r3, #7
 800285e:	490f      	ldr	r1, [pc, #60]	; (800289c <HAL_PWREx_ConfigSupply+0x70>)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4313      	orrs	r3, r2
 8002864:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002866:	f7fe ff59 	bl	800171c <HAL_GetTick>
 800286a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800286c:	e009      	b.n	8002882 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800286e:	f7fe ff55 	bl	800171c <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800287c:	d901      	bls.n	8002882 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e007      	b.n	8002892 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_PWREx_ConfigSupply+0x70>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800288a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800288e:	d1ee      	bne.n	800286e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	58024800 	.word	0x58024800

080028a0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80028a4:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4a04      	ldr	r2, [pc, #16]	; (80028bc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80028aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028ae:	60d3      	str	r3, [r2, #12]
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	58024800 	.word	0x58024800

080028c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08c      	sub	sp, #48	; 0x30
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e3ff      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f000 8087 	beq.w	80029ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028e0:	4b99      	ldr	r3, [pc, #612]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028ea:	4b97      	ldr	r3, [pc, #604]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 80028ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ee:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80028f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028f2:	2b10      	cmp	r3, #16
 80028f4:	d007      	beq.n	8002906 <HAL_RCC_OscConfig+0x46>
 80028f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028f8:	2b18      	cmp	r3, #24
 80028fa:	d110      	bne.n	800291e <HAL_RCC_OscConfig+0x5e>
 80028fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d10b      	bne.n	800291e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002906:	4b90      	ldr	r3, [pc, #576]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d06c      	beq.n	80029ec <HAL_RCC_OscConfig+0x12c>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d168      	bne.n	80029ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e3d9      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002926:	d106      	bne.n	8002936 <HAL_RCC_OscConfig+0x76>
 8002928:	4b87      	ldr	r3, [pc, #540]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a86      	ldr	r2, [pc, #536]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 800292e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002932:	6013      	str	r3, [r2, #0]
 8002934:	e02e      	b.n	8002994 <HAL_RCC_OscConfig+0xd4>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10c      	bne.n	8002958 <HAL_RCC_OscConfig+0x98>
 800293e:	4b82      	ldr	r3, [pc, #520]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a81      	ldr	r2, [pc, #516]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002944:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002948:	6013      	str	r3, [r2, #0]
 800294a:	4b7f      	ldr	r3, [pc, #508]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a7e      	ldr	r2, [pc, #504]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002950:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002954:	6013      	str	r3, [r2, #0]
 8002956:	e01d      	b.n	8002994 <HAL_RCC_OscConfig+0xd4>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002960:	d10c      	bne.n	800297c <HAL_RCC_OscConfig+0xbc>
 8002962:	4b79      	ldr	r3, [pc, #484]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a78      	ldr	r2, [pc, #480]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002968:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800296c:	6013      	str	r3, [r2, #0]
 800296e:	4b76      	ldr	r3, [pc, #472]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a75      	ldr	r2, [pc, #468]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002978:	6013      	str	r3, [r2, #0]
 800297a:	e00b      	b.n	8002994 <HAL_RCC_OscConfig+0xd4>
 800297c:	4b72      	ldr	r3, [pc, #456]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a71      	ldr	r2, [pc, #452]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002982:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	4b6f      	ldr	r3, [pc, #444]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a6e      	ldr	r2, [pc, #440]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 800298e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002992:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d013      	beq.n	80029c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7fe febe 	bl	800171c <HAL_GetTick>
 80029a0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029a4:	f7fe feba 	bl	800171c <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b64      	cmp	r3, #100	; 0x64
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e38d      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029b6:	4b64      	ldr	r3, [pc, #400]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0xe4>
 80029c2:	e014      	b.n	80029ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029c4:	f7fe feaa 	bl	800171c <HAL_GetTick>
 80029c8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029ca:	e008      	b.n	80029de <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029cc:	f7fe fea6 	bl	800171c <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	2b64      	cmp	r3, #100	; 0x64
 80029d8:	d901      	bls.n	80029de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029da:	2303      	movs	r3, #3
 80029dc:	e379      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80029de:	4b5a      	ldr	r3, [pc, #360]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1f0      	bne.n	80029cc <HAL_RCC_OscConfig+0x10c>
 80029ea:	e000      	b.n	80029ee <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 80ae 	beq.w	8002b58 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029fc:	4b52      	ldr	r3, [pc, #328]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a04:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a06:	4b50      	ldr	r3, [pc, #320]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002a0c:	6a3b      	ldr	r3, [r7, #32]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_RCC_OscConfig+0x162>
 8002a12:	6a3b      	ldr	r3, [r7, #32]
 8002a14:	2b18      	cmp	r3, #24
 8002a16:	d13a      	bne.n	8002a8e <HAL_RCC_OscConfig+0x1ce>
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d135      	bne.n	8002a8e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a22:	4b49      	ldr	r3, [pc, #292]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d005      	beq.n	8002a3a <HAL_RCC_OscConfig+0x17a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e34b      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3a:	f7fe fe9f 	bl	800177c <HAL_GetREVID>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f241 0203 	movw	r2, #4099	; 0x1003
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d817      	bhi.n	8002a78 <HAL_RCC_OscConfig+0x1b8>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	2b40      	cmp	r3, #64	; 0x40
 8002a4e:	d108      	bne.n	8002a62 <HAL_RCC_OscConfig+0x1a2>
 8002a50:	4b3d      	ldr	r3, [pc, #244]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002a58:	4a3b      	ldr	r2, [pc, #236]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a5e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a60:	e07a      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a62:	4b39      	ldr	r3, [pc, #228]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	031b      	lsls	r3, r3, #12
 8002a70:	4935      	ldr	r1, [pc, #212]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a76:	e06f      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a78:	4b33      	ldr	r3, [pc, #204]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	061b      	lsls	r3, r3, #24
 8002a86:	4930      	ldr	r1, [pc, #192]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a8c:	e064      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d045      	beq.n	8002b22 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a96:	4b2c      	ldr	r3, [pc, #176]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f023 0219 	bic.w	r2, r3, #25
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	4929      	ldr	r1, [pc, #164]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa8:	f7fe fe38 	bl	800171c <HAL_GetTick>
 8002aac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ab0:	f7fe fe34 	bl	800171c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e307      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ac2:	4b21      	ldr	r3, [pc, #132]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0304 	and.w	r3, r3, #4
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0f0      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ace:	f7fe fe55 	bl	800177c <HAL_GetREVID>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	f241 0203 	movw	r2, #4099	; 0x1003
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d817      	bhi.n	8002b0c <HAL_RCC_OscConfig+0x24c>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	2b40      	cmp	r3, #64	; 0x40
 8002ae2:	d108      	bne.n	8002af6 <HAL_RCC_OscConfig+0x236>
 8002ae4:	4b18      	ldr	r3, [pc, #96]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002aec:	4a16      	ldr	r2, [pc, #88]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002aee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002af2:	6053      	str	r3, [r2, #4]
 8002af4:	e030      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
 8002af6:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	031b      	lsls	r3, r3, #12
 8002b04:	4910      	ldr	r1, [pc, #64]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002b06:	4313      	orrs	r3, r2
 8002b08:	604b      	str	r3, [r1, #4]
 8002b0a:	e025      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
 8002b0c:	4b0e      	ldr	r3, [pc, #56]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	061b      	lsls	r3, r3, #24
 8002b1a:	490b      	ldr	r1, [pc, #44]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	604b      	str	r3, [r1, #4]
 8002b20:	e01a      	b.n	8002b58 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b22:	4b09      	ldr	r3, [pc, #36]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a08      	ldr	r2, [pc, #32]	; (8002b48 <HAL_RCC_OscConfig+0x288>)
 8002b28:	f023 0301 	bic.w	r3, r3, #1
 8002b2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2e:	f7fe fdf5 	bl	800171c <HAL_GetTick>
 8002b32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b34:	e00a      	b.n	8002b4c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b36:	f7fe fdf1 	bl	800171c <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d903      	bls.n	8002b4c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e2c4      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
 8002b48:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b4c:	4ba4      	ldr	r3, [pc, #656]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1ee      	bne.n	8002b36 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 80a9 	beq.w	8002cb8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b66:	4b9e      	ldr	r3, [pc, #632]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b6e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b70:	4b9b      	ldr	r3, [pc, #620]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b74:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d007      	beq.n	8002b8c <HAL_RCC_OscConfig+0x2cc>
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	2b18      	cmp	r3, #24
 8002b80:	d13a      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x338>
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d135      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b8c:	4b94      	ldr	r3, [pc, #592]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d005      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x2e4>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	2b80      	cmp	r3, #128	; 0x80
 8002b9e:	d001      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e296      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ba4:	f7fe fdea 	bl	800177c <HAL_GetREVID>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	f241 0203 	movw	r2, #4099	; 0x1003
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d817      	bhi.n	8002be2 <HAL_RCC_OscConfig+0x322>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	d108      	bne.n	8002bcc <HAL_RCC_OscConfig+0x30c>
 8002bba:	4b89      	ldr	r3, [pc, #548]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002bc2:	4a87      	ldr	r2, [pc, #540]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002bc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002bc8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bca:	e075      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002bcc:	4b84      	ldr	r3, [pc, #528]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1b      	ldr	r3, [r3, #32]
 8002bd8:	069b      	lsls	r3, r3, #26
 8002bda:	4981      	ldr	r1, [pc, #516]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002be0:	e06a      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002be2:	4b7f      	ldr	r3, [pc, #508]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	061b      	lsls	r3, r3, #24
 8002bf0:	497b      	ldr	r1, [pc, #492]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bf6:	e05f      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d042      	beq.n	8002c86 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002c00:	4b77      	ldr	r3, [pc, #476]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a76      	ldr	r2, [pc, #472]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0c:	f7fe fd86 	bl	800171c <HAL_GetTick>
 8002c10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002c14:	f7fe fd82 	bl	800171c <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e255      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c26:	4b6e      	ldr	r3, [pc, #440]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0f0      	beq.n	8002c14 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c32:	f7fe fda3 	bl	800177c <HAL_GetREVID>
 8002c36:	4603      	mov	r3, r0
 8002c38:	f241 0203 	movw	r2, #4099	; 0x1003
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d817      	bhi.n	8002c70 <HAL_RCC_OscConfig+0x3b0>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d108      	bne.n	8002c5a <HAL_RCC_OscConfig+0x39a>
 8002c48:	4b65      	ldr	r3, [pc, #404]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002c50:	4a63      	ldr	r2, [pc, #396]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002c56:	6053      	str	r3, [r2, #4]
 8002c58:	e02e      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3f8>
 8002c5a:	4b61      	ldr	r3, [pc, #388]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	069b      	lsls	r3, r3, #26
 8002c68:	495d      	ldr	r1, [pc, #372]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	604b      	str	r3, [r1, #4]
 8002c6e:	e023      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3f8>
 8002c70:	4b5b      	ldr	r3, [pc, #364]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	061b      	lsls	r3, r3, #24
 8002c7e:	4958      	ldr	r1, [pc, #352]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	60cb      	str	r3, [r1, #12]
 8002c84:	e018      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002c86:	4b56      	ldr	r3, [pc, #344]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a55      	ldr	r2, [pc, #340]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002c8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c92:	f7fe fd43 	bl	800171c <HAL_GetTick>
 8002c96:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002c9a:	f7fe fd3f 	bl	800171c <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e212      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002cac:	4b4c      	ldr	r3, [pc, #304]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f0      	bne.n	8002c9a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d036      	beq.n	8002d32 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d019      	beq.n	8002d00 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ccc:	4b44      	ldr	r3, [pc, #272]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002cce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cd0:	4a43      	ldr	r2, [pc, #268]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7fe fd20 	bl	800171c <HAL_GetTick>
 8002cdc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7fe fd1c 	bl	800171c <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e1ef      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cf2:	4b3b      	ldr	r3, [pc, #236]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x420>
 8002cfe:	e018      	b.n	8002d32 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d00:	4b37      	ldr	r3, [pc, #220]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d04:	4a36      	ldr	r2, [pc, #216]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0c:	f7fe fd06 	bl	800171c <HAL_GetTick>
 8002d10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d14:	f7fe fd02 	bl	800171c <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e1d5      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d26:	4b2e      	ldr	r3, [pc, #184]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1f0      	bne.n	8002d14 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0320 	and.w	r3, r3, #32
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d036      	beq.n	8002dac <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d019      	beq.n	8002d7a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d46:	4b26      	ldr	r3, [pc, #152]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a25      	ldr	r2, [pc, #148]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d50:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d52:	f7fe fce3 	bl	800171c <HAL_GetTick>
 8002d56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d58:	e008      	b.n	8002d6c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002d5a:	f7fe fcdf 	bl	800171c <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e1b2      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d6c:	4b1c      	ldr	r3, [pc, #112]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0f0      	beq.n	8002d5a <HAL_RCC_OscConfig+0x49a>
 8002d78:	e018      	b.n	8002dac <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d7a:	4b19      	ldr	r3, [pc, #100]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a18      	ldr	r2, [pc, #96]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002d80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d84:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d86:	f7fe fcc9 	bl	800171c <HAL_GetTick>
 8002d8a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002d8e:	f7fe fcc5 	bl	800171c <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e198      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002da0:	4b0f      	ldr	r3, [pc, #60]	; (8002de0 <HAL_RCC_OscConfig+0x520>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f0      	bne.n	8002d8e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0304 	and.w	r3, r3, #4
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	f000 8085 	beq.w	8002ec4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002dba:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <HAL_RCC_OscConfig+0x524>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a09      	ldr	r2, [pc, #36]	; (8002de4 <HAL_RCC_OscConfig+0x524>)
 8002dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dc4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002dc6:	f7fe fca9 	bl	800171c <HAL_GetTick>
 8002dca:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002dcc:	e00c      	b.n	8002de8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002dce:	f7fe fca5 	bl	800171c <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b64      	cmp	r3, #100	; 0x64
 8002dda:	d905      	bls.n	8002de8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e178      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
 8002de0:	58024400 	.word	0x58024400
 8002de4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002de8:	4b96      	ldr	r3, [pc, #600]	; (8003044 <HAL_RCC_OscConfig+0x784>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d0ec      	beq.n	8002dce <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x54a>
 8002dfc:	4b92      	ldr	r3, [pc, #584]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e00:	4a91      	ldr	r2, [pc, #580]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	6713      	str	r3, [r2, #112]	; 0x70
 8002e08:	e02d      	b.n	8002e66 <HAL_RCC_OscConfig+0x5a6>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x56c>
 8002e12:	4b8d      	ldr	r3, [pc, #564]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e16:	4a8c      	ldr	r2, [pc, #560]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e1e:	4b8a      	ldr	r3, [pc, #552]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e22:	4a89      	ldr	r2, [pc, #548]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e24:	f023 0304 	bic.w	r3, r3, #4
 8002e28:	6713      	str	r3, [r2, #112]	; 0x70
 8002e2a:	e01c      	b.n	8002e66 <HAL_RCC_OscConfig+0x5a6>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	2b05      	cmp	r3, #5
 8002e32:	d10c      	bne.n	8002e4e <HAL_RCC_OscConfig+0x58e>
 8002e34:	4b84      	ldr	r3, [pc, #528]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e38:	4a83      	ldr	r2, [pc, #524]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e3a:	f043 0304 	orr.w	r3, r3, #4
 8002e3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e40:	4b81      	ldr	r3, [pc, #516]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e44:	4a80      	ldr	r2, [pc, #512]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e4c:	e00b      	b.n	8002e66 <HAL_RCC_OscConfig+0x5a6>
 8002e4e:	4b7e      	ldr	r3, [pc, #504]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e52:	4a7d      	ldr	r2, [pc, #500]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e54:	f023 0301 	bic.w	r3, r3, #1
 8002e58:	6713      	str	r3, [r2, #112]	; 0x70
 8002e5a:	4b7b      	ldr	r3, [pc, #492]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e5e:	4a7a      	ldr	r2, [pc, #488]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e60:	f023 0304 	bic.w	r3, r3, #4
 8002e64:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d015      	beq.n	8002e9a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e6e:	f7fe fc55 	bl	800171c <HAL_GetTick>
 8002e72:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e76:	f7fe fc51 	bl	800171c <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e122      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e8c:	4b6e      	ldr	r3, [pc, #440]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e90:	f003 0302 	and.w	r3, r3, #2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0ee      	beq.n	8002e76 <HAL_RCC_OscConfig+0x5b6>
 8002e98:	e014      	b.n	8002ec4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9a:	f7fe fc3f 	bl	800171c <HAL_GetTick>
 8002e9e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ea0:	e00a      	b.n	8002eb8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7fe fc3b 	bl	800171c <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e10c      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002eb8:	4b63      	ldr	r3, [pc, #396]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002eba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1ee      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	f000 8101 	beq.w	80030d0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002ece:	4b5e      	ldr	r3, [pc, #376]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ed6:	2b18      	cmp	r3, #24
 8002ed8:	f000 80bc 	beq.w	8003054 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	f040 8095 	bne.w	8003010 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee6:	4b58      	ldr	r3, [pc, #352]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a57      	ldr	r2, [pc, #348]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002eec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef2:	f7fe fc13 	bl	800171c <HAL_GetTick>
 8002ef6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002efa:	f7fe fc0f 	bl	800171c <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e0e2      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f0c:	4b4e      	ldr	r3, [pc, #312]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1f0      	bne.n	8002efa <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f18:	4b4b      	ldr	r3, [pc, #300]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f1c:	4b4b      	ldr	r3, [pc, #300]	; (800304c <HAL_RCC_OscConfig+0x78c>)
 8002f1e:	4013      	ands	r3, r2
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002f28:	0112      	lsls	r2, r2, #4
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	4946      	ldr	r1, [pc, #280]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	628b      	str	r3, [r1, #40]	; 0x28
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	3b01      	subs	r3, #1
 8002f38:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f40:	3b01      	subs	r3, #1
 8002f42:	025b      	lsls	r3, r3, #9
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	431a      	orrs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	041b      	lsls	r3, r3, #16
 8002f50:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002f54:	431a      	orrs	r2, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	061b      	lsls	r3, r3, #24
 8002f5e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002f62:	4939      	ldr	r1, [pc, #228]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002f68:	4b37      	ldr	r3, [pc, #220]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6c:	4a36      	ldr	r2, [pc, #216]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f6e:	f023 0301 	bic.w	r3, r3, #1
 8002f72:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f74:	4b34      	ldr	r3, [pc, #208]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f78:	4b35      	ldr	r3, [pc, #212]	; (8003050 <HAL_RCC_OscConfig+0x790>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002f80:	00d2      	lsls	r2, r2, #3
 8002f82:	4931      	ldr	r1, [pc, #196]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002f88:	4b2f      	ldr	r3, [pc, #188]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8c:	f023 020c 	bic.w	r2, r3, #12
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	492c      	ldr	r1, [pc, #176]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f9a:	4b2b      	ldr	r3, [pc, #172]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	f023 0202 	bic.w	r2, r3, #2
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	4928      	ldr	r1, [pc, #160]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002fac:	4b26      	ldr	r3, [pc, #152]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb0:	4a25      	ldr	r2, [pc, #148]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fb6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fb8:	4b23      	ldr	r3, [pc, #140]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbc:	4a22      	ldr	r2, [pc, #136]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fc2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002fc4:	4b20      	ldr	r3, [pc, #128]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc8:	4a1f      	ldr	r2, [pc, #124]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002fd0:	4b1d      	ldr	r3, [pc, #116]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	4a1c      	ldr	r2, [pc, #112]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fd6:	f043 0301 	orr.w	r3, r3, #1
 8002fda:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a19      	ldr	r2, [pc, #100]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8002fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fe6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe8:	f7fe fb98 	bl	800171c <HAL_GetTick>
 8002fec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ff0:	f7fe fb94 	bl	800171c <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e067      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003002:	4b11      	ldr	r3, [pc, #68]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x730>
 800300e:	e05f      	b.n	80030d0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003010:	4b0d      	ldr	r3, [pc, #52]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a0c      	ldr	r2, [pc, #48]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8003016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800301a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe fb7e 	bl	800171c <HAL_GetTick>
 8003020:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003024:	f7fe fb7a 	bl	800171c <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e04d      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003036:	4b04      	ldr	r3, [pc, #16]	; (8003048 <HAL_RCC_OscConfig+0x788>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x764>
 8003042:	e045      	b.n	80030d0 <HAL_RCC_OscConfig+0x810>
 8003044:	58024800 	.word	0x58024800
 8003048:	58024400 	.word	0x58024400
 800304c:	fffffc0c 	.word	0xfffffc0c
 8003050:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003054:	4b21      	ldr	r3, [pc, #132]	; (80030dc <HAL_RCC_OscConfig+0x81c>)
 8003056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003058:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800305a:	4b20      	ldr	r3, [pc, #128]	; (80030dc <HAL_RCC_OscConfig+0x81c>)
 800305c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003064:	2b01      	cmp	r3, #1
 8003066:	d031      	beq.n	80030cc <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f003 0203 	and.w	r2, r3, #3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003072:	429a      	cmp	r2, r3
 8003074:	d12a      	bne.n	80030cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	091b      	lsrs	r3, r3, #4
 800307a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003082:	429a      	cmp	r2, r3
 8003084:	d122      	bne.n	80030cc <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003090:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003092:	429a      	cmp	r2, r3
 8003094:	d11a      	bne.n	80030cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	0a5b      	lsrs	r3, r3, #9
 800309a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d111      	bne.n	80030cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	0c1b      	lsrs	r3, r3, #16
 80030ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d108      	bne.n	80030cc <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	0e1b      	lsrs	r3, r3, #24
 80030be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3730      	adds	r7, #48	; 0x30
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	58024400 	.word	0x58024400

080030e0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e19c      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030f4:	4b8a      	ldr	r3, [pc, #552]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 030f 	and.w	r3, r3, #15
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d910      	bls.n	8003124 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003102:	4b87      	ldr	r3, [pc, #540]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 020f 	bic.w	r2, r3, #15
 800310a:	4985      	ldr	r1, [pc, #532]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003112:	4b83      	ldr	r3, [pc, #524]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d001      	beq.n	8003124 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e184      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	2b00      	cmp	r3, #0
 800312e:	d010      	beq.n	8003152 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	691a      	ldr	r2, [r3, #16]
 8003134:	4b7b      	ldr	r3, [pc, #492]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800313c:	429a      	cmp	r2, r3
 800313e:	d908      	bls.n	8003152 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003140:	4b78      	ldr	r3, [pc, #480]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	4975      	ldr	r1, [pc, #468]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 800314e:	4313      	orrs	r3, r2
 8003150:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0308 	and.w	r3, r3, #8
 800315a:	2b00      	cmp	r3, #0
 800315c:	d010      	beq.n	8003180 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695a      	ldr	r2, [r3, #20]
 8003162:	4b70      	ldr	r3, [pc, #448]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003164:	69db      	ldr	r3, [r3, #28]
 8003166:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800316a:	429a      	cmp	r2, r3
 800316c:	d908      	bls.n	8003180 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800316e:	4b6d      	ldr	r3, [pc, #436]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	496a      	ldr	r1, [pc, #424]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 800317c:	4313      	orrs	r3, r2
 800317e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0310 	and.w	r3, r3, #16
 8003188:	2b00      	cmp	r3, #0
 800318a:	d010      	beq.n	80031ae <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	699a      	ldr	r2, [r3, #24]
 8003190:	4b64      	ldr	r3, [pc, #400]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003198:	429a      	cmp	r2, r3
 800319a:	d908      	bls.n	80031ae <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800319c:	4b61      	ldr	r3, [pc, #388]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	495e      	ldr	r1, [pc, #376]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d010      	beq.n	80031dc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69da      	ldr	r2, [r3, #28]
 80031be:	4b59      	ldr	r3, [pc, #356]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d908      	bls.n	80031dc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80031ca:	4b56      	ldr	r3, [pc, #344]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	4953      	ldr	r1, [pc, #332]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d010      	beq.n	800320a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	68da      	ldr	r2, [r3, #12]
 80031ec:	4b4d      	ldr	r3, [pc, #308]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	f003 030f 	and.w	r3, r3, #15
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d908      	bls.n	800320a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031f8:	4b4a      	ldr	r3, [pc, #296]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f023 020f 	bic.w	r2, r3, #15
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	4947      	ldr	r1, [pc, #284]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003206:	4313      	orrs	r3, r2
 8003208:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d055      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003216:	4b43      	ldr	r3, [pc, #268]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	4940      	ldr	r1, [pc, #256]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003224:	4313      	orrs	r3, r2
 8003226:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b02      	cmp	r3, #2
 800322e:	d107      	bne.n	8003240 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003230:	4b3c      	ldr	r3, [pc, #240]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d121      	bne.n	8003280 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e0f6      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	2b03      	cmp	r3, #3
 8003246:	d107      	bne.n	8003258 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003248:	4b36      	ldr	r3, [pc, #216]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d115      	bne.n	8003280 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e0ea      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d107      	bne.n	8003270 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003260:	4b30      	ldr	r3, [pc, #192]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003268:	2b00      	cmp	r3, #0
 800326a:	d109      	bne.n	8003280 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e0de      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003270:	4b2c      	ldr	r3, [pc, #176]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0d6      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003280:	4b28      	ldr	r3, [pc, #160]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	f023 0207 	bic.w	r2, r3, #7
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	4925      	ldr	r1, [pc, #148]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 800328e:	4313      	orrs	r3, r2
 8003290:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003292:	f7fe fa43 	bl	800171c <HAL_GetTick>
 8003296:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003298:	e00a      	b.n	80032b0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800329a:	f7fe fa3f 	bl	800171c <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d901      	bls.n	80032b0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80032ac:	2303      	movs	r3, #3
 80032ae:	e0be      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b0:	4b1c      	ldr	r3, [pc, #112]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	429a      	cmp	r2, r3
 80032c0:	d1eb      	bne.n	800329a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d010      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	4b14      	ldr	r3, [pc, #80]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	429a      	cmp	r2, r3
 80032dc:	d208      	bcs.n	80032f0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032de:	4b11      	ldr	r3, [pc, #68]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	f023 020f 	bic.w	r2, r3, #15
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	490e      	ldr	r1, [pc, #56]	; (8003324 <HAL_RCC_ClockConfig+0x244>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 030f 	and.w	r3, r3, #15
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d214      	bcs.n	8003328 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032fe:	4b08      	ldr	r3, [pc, #32]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f023 020f 	bic.w	r2, r3, #15
 8003306:	4906      	ldr	r1, [pc, #24]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	4313      	orrs	r3, r2
 800330c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800330e:	4b04      	ldr	r3, [pc, #16]	; (8003320 <HAL_RCC_ClockConfig+0x240>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 030f 	and.w	r3, r3, #15
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	429a      	cmp	r2, r3
 800331a:	d005      	beq.n	8003328 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e086      	b.n	800342e <HAL_RCC_ClockConfig+0x34e>
 8003320:	52002000 	.word	0x52002000
 8003324:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 0304 	and.w	r3, r3, #4
 8003330:	2b00      	cmp	r3, #0
 8003332:	d010      	beq.n	8003356 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	4b3f      	ldr	r3, [pc, #252]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003340:	429a      	cmp	r2, r3
 8003342:	d208      	bcs.n	8003356 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003344:	4b3c      	ldr	r3, [pc, #240]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	4939      	ldr	r1, [pc, #228]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003352:	4313      	orrs	r3, r2
 8003354:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d010      	beq.n	8003384 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	695a      	ldr	r2, [r3, #20]
 8003366:	4b34      	ldr	r3, [pc, #208]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800336e:	429a      	cmp	r2, r3
 8003370:	d208      	bcs.n	8003384 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003372:	4b31      	ldr	r3, [pc, #196]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003374:	69db      	ldr	r3, [r3, #28]
 8003376:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	492e      	ldr	r1, [pc, #184]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003380:	4313      	orrs	r3, r2
 8003382:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0310 	and.w	r3, r3, #16
 800338c:	2b00      	cmp	r3, #0
 800338e:	d010      	beq.n	80033b2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699a      	ldr	r2, [r3, #24]
 8003394:	4b28      	ldr	r3, [pc, #160]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003396:	69db      	ldr	r3, [r3, #28]
 8003398:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800339c:	429a      	cmp	r2, r3
 800339e:	d208      	bcs.n	80033b2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80033a0:	4b25      	ldr	r3, [pc, #148]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	4922      	ldr	r1, [pc, #136]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d010      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	69da      	ldr	r2, [r3, #28]
 80033c2:	4b1d      	ldr	r3, [pc, #116]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d208      	bcs.n	80033e0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80033ce:	4b1a      	ldr	r3, [pc, #104]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	4917      	ldr	r1, [pc, #92]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033e0:	f000 f834 	bl	800344c <HAL_RCC_GetSysClockFreq>
 80033e4:	4602      	mov	r2, r0
 80033e6:	4b14      	ldr	r3, [pc, #80]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	f003 030f 	and.w	r3, r3, #15
 80033f0:	4912      	ldr	r1, [pc, #72]	; (800343c <HAL_RCC_ClockConfig+0x35c>)
 80033f2:	5ccb      	ldrb	r3, [r1, r3]
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	fa22 f303 	lsr.w	r3, r2, r3
 80033fc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033fe:	4b0e      	ldr	r3, [pc, #56]	; (8003438 <HAL_RCC_ClockConfig+0x358>)
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	4a0d      	ldr	r2, [pc, #52]	; (800343c <HAL_RCC_ClockConfig+0x35c>)
 8003408:	5cd3      	ldrb	r3, [r2, r3]
 800340a:	f003 031f 	and.w	r3, r3, #31
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	fa22 f303 	lsr.w	r3, r2, r3
 8003414:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <HAL_RCC_ClockConfig+0x360>)
 8003416:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003418:	4a0a      	ldr	r2, [pc, #40]	; (8003444 <HAL_RCC_ClockConfig+0x364>)
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800341e:	4b0a      	ldr	r3, [pc, #40]	; (8003448 <HAL_RCC_ClockConfig+0x368>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe f930 	bl	8001688 <HAL_InitTick>
 8003428:	4603      	mov	r3, r0
 800342a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800342c:	7bfb      	ldrb	r3, [r7, #15]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3718      	adds	r7, #24
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	58024400 	.word	0x58024400
 800343c:	08007b08 	.word	0x08007b08
 8003440:	20000004 	.word	0x20000004
 8003444:	20000000 	.word	0x20000000
 8003448:	20000008 	.word	0x20000008

0800344c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800344c:	b480      	push	{r7}
 800344e:	b089      	sub	sp, #36	; 0x24
 8003450:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003452:	4bb3      	ldr	r3, [pc, #716]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800345a:	2b18      	cmp	r3, #24
 800345c:	f200 8155 	bhi.w	800370a <HAL_RCC_GetSysClockFreq+0x2be>
 8003460:	a201      	add	r2, pc, #4	; (adr r2, 8003468 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003466:	bf00      	nop
 8003468:	080034cd 	.word	0x080034cd
 800346c:	0800370b 	.word	0x0800370b
 8003470:	0800370b 	.word	0x0800370b
 8003474:	0800370b 	.word	0x0800370b
 8003478:	0800370b 	.word	0x0800370b
 800347c:	0800370b 	.word	0x0800370b
 8003480:	0800370b 	.word	0x0800370b
 8003484:	0800370b 	.word	0x0800370b
 8003488:	080034f3 	.word	0x080034f3
 800348c:	0800370b 	.word	0x0800370b
 8003490:	0800370b 	.word	0x0800370b
 8003494:	0800370b 	.word	0x0800370b
 8003498:	0800370b 	.word	0x0800370b
 800349c:	0800370b 	.word	0x0800370b
 80034a0:	0800370b 	.word	0x0800370b
 80034a4:	0800370b 	.word	0x0800370b
 80034a8:	080034f9 	.word	0x080034f9
 80034ac:	0800370b 	.word	0x0800370b
 80034b0:	0800370b 	.word	0x0800370b
 80034b4:	0800370b 	.word	0x0800370b
 80034b8:	0800370b 	.word	0x0800370b
 80034bc:	0800370b 	.word	0x0800370b
 80034c0:	0800370b 	.word	0x0800370b
 80034c4:	0800370b 	.word	0x0800370b
 80034c8:	080034ff 	.word	0x080034ff
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034cc:	4b94      	ldr	r3, [pc, #592]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d009      	beq.n	80034ec <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034d8:	4b91      	ldr	r3, [pc, #580]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	08db      	lsrs	r3, r3, #3
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	4a90      	ldr	r2, [pc, #576]	; (8003724 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
 80034e8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80034ea:	e111      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80034ec:	4b8d      	ldr	r3, [pc, #564]	; (8003724 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034ee:	61bb      	str	r3, [r7, #24]
    break;
 80034f0:	e10e      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80034f2:	4b8d      	ldr	r3, [pc, #564]	; (8003728 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80034f4:	61bb      	str	r3, [r7, #24]
    break;
 80034f6:	e10b      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80034f8:	4b8c      	ldr	r3, [pc, #560]	; (800372c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80034fa:	61bb      	str	r3, [r7, #24]
    break;
 80034fc:	e108      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034fe:	4b88      	ldr	r3, [pc, #544]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003508:	4b85      	ldr	r3, [pc, #532]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800350a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350c:	091b      	lsrs	r3, r3, #4
 800350e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003512:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003514:	4b82      	ldr	r3, [pc, #520]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800351e:	4b80      	ldr	r3, [pc, #512]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003522:	08db      	lsrs	r3, r3, #3
 8003524:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	fb02 f303 	mul.w	r3, r2, r3
 800352e:	ee07 3a90 	vmov	s15, r3
 8003532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003536:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80e1 	beq.w	8003704 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	2b02      	cmp	r3, #2
 8003546:	f000 8083 	beq.w	8003650 <HAL_RCC_GetSysClockFreq+0x204>
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	2b02      	cmp	r3, #2
 800354e:	f200 80a1 	bhi.w	8003694 <HAL_RCC_GetSysClockFreq+0x248>
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <HAL_RCC_GetSysClockFreq+0x114>
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d056      	beq.n	800360c <HAL_RCC_GetSysClockFreq+0x1c0>
 800355e:	e099      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003560:	4b6f      	ldr	r3, [pc, #444]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0320 	and.w	r3, r3, #32
 8003568:	2b00      	cmp	r3, #0
 800356a:	d02d      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800356c:	4b6c      	ldr	r3, [pc, #432]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	08db      	lsrs	r3, r3, #3
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	4a6b      	ldr	r2, [pc, #428]	; (8003724 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003578:	fa22 f303 	lsr.w	r3, r2, r3
 800357c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	ee07 3a90 	vmov	s15, r3
 8003584:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	ee07 3a90 	vmov	s15, r3
 800358e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003596:	4b62      	ldr	r3, [pc, #392]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800359e:	ee07 3a90 	vmov	s15, r3
 80035a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80035aa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003730 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80035c6:	e087      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	ee07 3a90 	vmov	s15, r3
 80035ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035d2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003734 <HAL_RCC_GetSysClockFreq+0x2e8>
 80035d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035da:	4b51      	ldr	r3, [pc, #324]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e2:	ee07 3a90 	vmov	s15, r3
 80035e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ee:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003730 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003606:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800360a:	e065      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	ee07 3a90 	vmov	s15, r3
 8003612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003616:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003738 <HAL_RCC_GetSysClockFreq+0x2ec>
 800361a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800361e:	4b40      	ldr	r3, [pc, #256]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003626:	ee07 3a90 	vmov	s15, r3
 800362a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800362e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003632:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003730 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800363a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800363e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800364e:	e043      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	ee07 3a90 	vmov	s15, r3
 8003656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800365a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800373c <HAL_RCC_GetSysClockFreq+0x2f0>
 800365e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003662:	4b2f      	ldr	r3, [pc, #188]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800366a:	ee07 3a90 	vmov	s15, r3
 800366e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003672:	ed97 6a02 	vldr	s12, [r7, #8]
 8003676:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003730 <HAL_RCC_GetSysClockFreq+0x2e4>
 800367a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800367e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003682:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800368a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800368e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003692:	e021      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	ee07 3a90 	vmov	s15, r3
 800369a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800369e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003738 <HAL_RCC_GetSysClockFreq+0x2ec>
 80036a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036a6:	4b1e      	ldr	r3, [pc, #120]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ae:	ee07 3a90 	vmov	s15, r3
 80036b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80036ba:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003730 <HAL_RCC_GetSysClockFreq+0x2e4>
 80036be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80036ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80036d6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80036d8:	4b11      	ldr	r3, [pc, #68]	; (8003720 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036dc:	0a5b      	lsrs	r3, r3, #9
 80036de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036e2:	3301      	adds	r3, #1
 80036e4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	ee07 3a90 	vmov	s15, r3
 80036ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80036f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036fc:	ee17 3a90 	vmov	r3, s15
 8003700:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003702:	e005      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003704:	2300      	movs	r3, #0
 8003706:	61bb      	str	r3, [r7, #24]
    break;
 8003708:	e002      	b.n	8003710 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800370a:	4b07      	ldr	r3, [pc, #28]	; (8003728 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800370c:	61bb      	str	r3, [r7, #24]
    break;
 800370e:	bf00      	nop
  }

  return sysclockfreq;
 8003710:	69bb      	ldr	r3, [r7, #24]
}
 8003712:	4618      	mov	r0, r3
 8003714:	3724      	adds	r7, #36	; 0x24
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	58024400 	.word	0x58024400
 8003724:	03d09000 	.word	0x03d09000
 8003728:	003d0900 	.word	0x003d0900
 800372c:	007a1200 	.word	0x007a1200
 8003730:	46000000 	.word	0x46000000
 8003734:	4c742400 	.word	0x4c742400
 8003738:	4a742400 	.word	0x4a742400
 800373c:	4af42400 	.word	0x4af42400

08003740 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003746:	f7ff fe81 	bl	800344c <HAL_RCC_GetSysClockFreq>
 800374a:	4602      	mov	r2, r0
 800374c:	4b10      	ldr	r3, [pc, #64]	; (8003790 <HAL_RCC_GetHCLKFreq+0x50>)
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	0a1b      	lsrs	r3, r3, #8
 8003752:	f003 030f 	and.w	r3, r3, #15
 8003756:	490f      	ldr	r1, [pc, #60]	; (8003794 <HAL_RCC_GetHCLKFreq+0x54>)
 8003758:	5ccb      	ldrb	r3, [r1, r3]
 800375a:	f003 031f 	and.w	r3, r3, #31
 800375e:	fa22 f303 	lsr.w	r3, r2, r3
 8003762:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003764:	4b0a      	ldr	r3, [pc, #40]	; (8003790 <HAL_RCC_GetHCLKFreq+0x50>)
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	f003 030f 	and.w	r3, r3, #15
 800376c:	4a09      	ldr	r2, [pc, #36]	; (8003794 <HAL_RCC_GetHCLKFreq+0x54>)
 800376e:	5cd3      	ldrb	r3, [r2, r3]
 8003770:	f003 031f 	and.w	r3, r3, #31
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	fa22 f303 	lsr.w	r3, r2, r3
 800377a:	4a07      	ldr	r2, [pc, #28]	; (8003798 <HAL_RCC_GetHCLKFreq+0x58>)
 800377c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800377e:	4a07      	ldr	r2, [pc, #28]	; (800379c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003784:	4b04      	ldr	r3, [pc, #16]	; (8003798 <HAL_RCC_GetHCLKFreq+0x58>)
 8003786:	681b      	ldr	r3, [r3, #0]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	58024400 	.word	0x58024400
 8003794:	08007b08 	.word	0x08007b08
 8003798:	20000004 	.word	0x20000004
 800379c:	20000000 	.word	0x20000000

080037a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80037a4:	f7ff ffcc 	bl	8003740 <HAL_RCC_GetHCLKFreq>
 80037a8:	4602      	mov	r2, r0
 80037aa:	4b06      	ldr	r3, [pc, #24]	; (80037c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	091b      	lsrs	r3, r3, #4
 80037b0:	f003 0307 	and.w	r3, r3, #7
 80037b4:	4904      	ldr	r1, [pc, #16]	; (80037c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037b6:	5ccb      	ldrb	r3, [r1, r3]
 80037b8:	f003 031f 	and.w	r3, r3, #31
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	58024400 	.word	0x58024400
 80037c8:	08007b08 	.word	0x08007b08

080037cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80037d0:	f7ff ffb6 	bl	8003740 <HAL_RCC_GetHCLKFreq>
 80037d4:	4602      	mov	r2, r0
 80037d6:	4b06      	ldr	r3, [pc, #24]	; (80037f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	0a1b      	lsrs	r3, r3, #8
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	4904      	ldr	r1, [pc, #16]	; (80037f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037e2:	5ccb      	ldrb	r3, [r1, r3]
 80037e4:	f003 031f 	and.w	r3, r3, #31
 80037e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	58024400 	.word	0x58024400
 80037f4:	08007b08 	.word	0x08007b08

080037f8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003800:	2300      	movs	r3, #0
 8003802:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003804:	2300      	movs	r3, #0
 8003806:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d03f      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003818:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800381c:	d02a      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800381e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003822:	d824      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003824:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003828:	d018      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800382a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800382e:	d81e      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003834:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003838:	d007      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800383a:	e018      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800383c:	4bab      	ldr	r3, [pc, #684]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800383e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003840:	4aaa      	ldr	r2, [pc, #680]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003842:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003846:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003848:	e015      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	3304      	adds	r3, #4
 800384e:	2102      	movs	r1, #2
 8003850:	4618      	mov	r0, r3
 8003852:	f001 f9cf 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003856:	4603      	mov	r3, r0
 8003858:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800385a:	e00c      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3324      	adds	r3, #36	; 0x24
 8003860:	2102      	movs	r1, #2
 8003862:	4618      	mov	r0, r3
 8003864:	f001 fa78 	bl	8004d58 <RCCEx_PLL3_Config>
 8003868:	4603      	mov	r3, r0
 800386a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800386c:	e003      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	75fb      	strb	r3, [r7, #23]
      break;
 8003872:	e000      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003874:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003876:	7dfb      	ldrb	r3, [r7, #23]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d109      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800387c:	4b9b      	ldr	r3, [pc, #620]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800387e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003880:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003888:	4998      	ldr	r1, [pc, #608]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800388a:	4313      	orrs	r3, r2
 800388c:	650b      	str	r3, [r1, #80]	; 0x50
 800388e:	e001      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003890:	7dfb      	ldrb	r3, [r7, #23]
 8003892:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800389c:	2b00      	cmp	r3, #0
 800389e:	d03d      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d826      	bhi.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80038a8:	a201      	add	r2, pc, #4	; (adr r2, 80038b0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80038aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ae:	bf00      	nop
 80038b0:	080038c5 	.word	0x080038c5
 80038b4:	080038d3 	.word	0x080038d3
 80038b8:	080038e5 	.word	0x080038e5
 80038bc:	080038fd 	.word	0x080038fd
 80038c0:	080038fd 	.word	0x080038fd
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038c4:	4b89      	ldr	r3, [pc, #548]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c8:	4a88      	ldr	r2, [pc, #544]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80038d0:	e015      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3304      	adds	r3, #4
 80038d6:	2100      	movs	r1, #0
 80038d8:	4618      	mov	r0, r3
 80038da:	f001 f98b 	bl	8004bf4 <RCCEx_PLL2_Config>
 80038de:	4603      	mov	r3, r0
 80038e0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80038e2:	e00c      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3324      	adds	r3, #36	; 0x24
 80038e8:	2100      	movs	r1, #0
 80038ea:	4618      	mov	r0, r3
 80038ec:	f001 fa34 	bl	8004d58 <RCCEx_PLL3_Config>
 80038f0:	4603      	mov	r3, r0
 80038f2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80038f4:	e003      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	75fb      	strb	r3, [r7, #23]
      break;
 80038fa:	e000      	b.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80038fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038fe:	7dfb      	ldrb	r3, [r7, #23]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d109      	bne.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003904:	4b79      	ldr	r3, [pc, #484]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003908:	f023 0207 	bic.w	r2, r3, #7
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003910:	4976      	ldr	r1, [pc, #472]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003912:	4313      	orrs	r3, r2
 8003914:	650b      	str	r3, [r1, #80]	; 0x50
 8003916:	e001      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003918:	7dfb      	ldrb	r3, [r7, #23]
 800391a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003924:	2b00      	cmp	r3, #0
 8003926:	d042      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003930:	d02b      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003932:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003936:	d825      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003938:	2bc0      	cmp	r3, #192	; 0xc0
 800393a:	d028      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800393c:	2bc0      	cmp	r3, #192	; 0xc0
 800393e:	d821      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003940:	2b80      	cmp	r3, #128	; 0x80
 8003942:	d016      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003944:	2b80      	cmp	r3, #128	; 0x80
 8003946:	d81d      	bhi.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003948:	2b00      	cmp	r3, #0
 800394a:	d002      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800394c:	2b40      	cmp	r3, #64	; 0x40
 800394e:	d007      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003950:	e018      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003952:	4b66      	ldr	r3, [pc, #408]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003956:	4a65      	ldr	r2, [pc, #404]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800395c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800395e:	e017      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3304      	adds	r3, #4
 8003964:	2100      	movs	r1, #0
 8003966:	4618      	mov	r0, r3
 8003968:	f001 f944 	bl	8004bf4 <RCCEx_PLL2_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003970:	e00e      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	3324      	adds	r3, #36	; 0x24
 8003976:	2100      	movs	r1, #0
 8003978:	4618      	mov	r0, r3
 800397a:	f001 f9ed 	bl	8004d58 <RCCEx_PLL3_Config>
 800397e:	4603      	mov	r3, r0
 8003980:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003982:	e005      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	75fb      	strb	r3, [r7, #23]
      break;
 8003988:	e002      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800398a:	bf00      	nop
 800398c:	e000      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800398e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003990:	7dfb      	ldrb	r3, [r7, #23]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d109      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003996:	4b55      	ldr	r3, [pc, #340]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800399a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a2:	4952      	ldr	r1, [pc, #328]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	650b      	str	r3, [r1, #80]	; 0x50
 80039a8:	e001      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039aa:	7dfb      	ldrb	r3, [r7, #23]
 80039ac:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d049      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80039c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039c4:	d030      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80039c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039ca:	d82a      	bhi.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80039cc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80039d0:	d02c      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x234>
 80039d2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80039d6:	d824      	bhi.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80039d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039dc:	d018      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80039de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e2:	d81e      	bhi.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80039e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80039ec:	d007      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x206>
 80039ee:	e018      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039f0:	4b3e      	ldr	r3, [pc, #248]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f4:	4a3d      	ldr	r2, [pc, #244]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80039fc:	e017      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3304      	adds	r3, #4
 8003a02:	2100      	movs	r1, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f001 f8f5 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003a0e:	e00e      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3324      	adds	r3, #36	; 0x24
 8003a14:	2100      	movs	r1, #0
 8003a16:	4618      	mov	r0, r3
 8003a18:	f001 f99e 	bl	8004d58 <RCCEx_PLL3_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a20:	e005      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	75fb      	strb	r3, [r7, #23]
      break;
 8003a26:	e002      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003a28:	bf00      	nop
 8003a2a:	e000      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003a2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a2e:	7dfb      	ldrb	r3, [r7, #23]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10a      	bne.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003a34:	4b2d      	ldr	r3, [pc, #180]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a38:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003a42:	492a      	ldr	r1, [pc, #168]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	658b      	str	r3, [r1, #88]	; 0x58
 8003a48:	e001      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
 8003a4c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d04c      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003a60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a64:	d030      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003a66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a6a:	d82a      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003a6c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a70:	d02c      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003a72:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a76:	d824      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003a78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a7c:	d018      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8003a7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a82:	d81e      	bhi.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003a88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a8c:	d007      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003a8e:	e018      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a90:	4b16      	ldr	r3, [pc, #88]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a94:	4a15      	ldr	r2, [pc, #84]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a9a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a9c:	e017      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3304      	adds	r3, #4
 8003aa2:	2100      	movs	r1, #0
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f001 f8a5 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003aae:	e00e      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	3324      	adds	r3, #36	; 0x24
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f001 f94e 	bl	8004d58 <RCCEx_PLL3_Config>
 8003abc:	4603      	mov	r3, r0
 8003abe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003ac0:	e005      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	75fb      	strb	r3, [r7, #23]
      break;
 8003ac6:	e002      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003ac8:	bf00      	nop
 8003aca:	e000      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003acc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ace:	7dfb      	ldrb	r3, [r7, #23]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10d      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003ad4:	4b05      	ldr	r3, [pc, #20]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003ae2:	4902      	ldr	r1, [pc, #8]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	658b      	str	r3, [r1, #88]	; 0x58
 8003ae8:	e004      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003aea:	bf00      	nop
 8003aec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af0:	7dfb      	ldrb	r3, [r7, #23]
 8003af2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d032      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b04:	2b30      	cmp	r3, #48	; 0x30
 8003b06:	d01c      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003b08:	2b30      	cmp	r3, #48	; 0x30
 8003b0a:	d817      	bhi.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003b0c:	2b20      	cmp	r3, #32
 8003b0e:	d00c      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003b10:	2b20      	cmp	r3, #32
 8003b12:	d813      	bhi.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d016      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003b18:	2b10      	cmp	r3, #16
 8003b1a:	d10f      	bne.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b1c:	4baf      	ldr	r3, [pc, #700]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b20:	4aae      	ldr	r2, [pc, #696]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b26:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003b28:	e00e      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	2102      	movs	r1, #2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f001 f85f 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003b36:	4603      	mov	r3, r0
 8003b38:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003b3a:	e005      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b40:	e002      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003b42:	bf00      	nop
 8003b44:	e000      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003b46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b48:	7dfb      	ldrb	r3, [r7, #23]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b4e:	4ba3      	ldr	r3, [pc, #652]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b52:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b5a:	49a0      	ldr	r1, [pc, #640]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003b60:	e001      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b62:	7dfb      	ldrb	r3, [r7, #23]
 8003b64:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d047      	beq.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b7a:	d030      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8003b7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b80:	d82a      	bhi.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003b82:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b86:	d02c      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8003b88:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003b8c:	d824      	bhi.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003b8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b92:	d018      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8003b94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b98:	d81e      	bhi.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ba2:	d007      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003ba4:	e018      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ba6:	4b8d      	ldr	r3, [pc, #564]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003baa:	4a8c      	ldr	r2, [pc, #560]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bb0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003bb2:	e017      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	2100      	movs	r1, #0
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f001 f81a 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003bc4:	e00e      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	3324      	adds	r3, #36	; 0x24
 8003bca:	2100      	movs	r1, #0
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f001 f8c3 	bl	8004d58 <RCCEx_PLL3_Config>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003bd6:	e005      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	75fb      	strb	r3, [r7, #23]
      break;
 8003bdc:	e002      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003bde:	bf00      	nop
 8003be0:	e000      	b.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003be2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003be4:	7dfb      	ldrb	r3, [r7, #23]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d109      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003bea:	4b7c      	ldr	r3, [pc, #496]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bee:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf6:	4979      	ldr	r1, [pc, #484]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	650b      	str	r3, [r1, #80]	; 0x50
 8003bfc:	e001      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfe:	7dfb      	ldrb	r3, [r7, #23]
 8003c00:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d049      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c12:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c16:	d02e      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003c18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c1c:	d828      	bhi.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003c1e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c22:	d02a      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003c24:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c28:	d822      	bhi.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003c2a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c2e:	d026      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x486>
 8003c30:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c34:	d81c      	bhi.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003c36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c3a:	d010      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x466>
 8003c3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c40:	d816      	bhi.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d01d      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8003c46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c4a:	d111      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	3304      	adds	r3, #4
 8003c50:	2101      	movs	r1, #1
 8003c52:	4618      	mov	r0, r3
 8003c54:	f000 ffce 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003c5c:	e012      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	3324      	adds	r3, #36	; 0x24
 8003c62:	2101      	movs	r1, #1
 8003c64:	4618      	mov	r0, r3
 8003c66:	f001 f877 	bl	8004d58 <RCCEx_PLL3_Config>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003c6e:	e009      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	75fb      	strb	r3, [r7, #23]
      break;
 8003c74:	e006      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003c76:	bf00      	nop
 8003c78:	e004      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003c7a:	bf00      	nop
 8003c7c:	e002      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003c7e:	bf00      	nop
 8003c80:	e000      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003c82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c84:	7dfb      	ldrb	r3, [r7, #23]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d109      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003c8a:	4b54      	ldr	r3, [pc, #336]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c8e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c96:	4951      	ldr	r1, [pc, #324]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	650b      	str	r3, [r1, #80]	; 0x50
 8003c9c:	e001      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ca0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d04b      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003cb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003cb8:	d02e      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003cbe:	d828      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc4:	d02a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cca:	d822      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003ccc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003cd0:	d026      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003cd2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003cd6:	d81c      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003cd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cdc:	d010      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003cde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ce2:	d816      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d01d      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003ce8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cec:	d111      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	2101      	movs	r1, #1
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 ff7d 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003cfe:	e012      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3324      	adds	r3, #36	; 0x24
 8003d04:	2101      	movs	r1, #1
 8003d06:	4618      	mov	r0, r3
 8003d08:	f001 f826 	bl	8004d58 <RCCEx_PLL3_Config>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003d10:	e009      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	75fb      	strb	r3, [r7, #23]
      break;
 8003d16:	e006      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003d18:	bf00      	nop
 8003d1a:	e004      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003d1c:	bf00      	nop
 8003d1e:	e002      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003d20:	bf00      	nop
 8003d22:	e000      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10a      	bne.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003d2c:	4b2b      	ldr	r3, [pc, #172]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d30:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003d3a:	4928      	ldr	r1, [pc, #160]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	658b      	str	r3, [r1, #88]	; 0x58
 8003d40:	e001      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d42:	7dfb      	ldrb	r3, [r7, #23]
 8003d44:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d02f      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d5a:	d00e      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003d5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d60:	d814      	bhi.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d015      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003d66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d6a:	d10f      	bne.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d6c:	4b1b      	ldr	r3, [pc, #108]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d70:	4a1a      	ldr	r2, [pc, #104]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d76:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003d78:	e00c      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2101      	movs	r1, #1
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 ff37 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003d86:	4603      	mov	r3, r0
 8003d88:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003d8a:	e003      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	75fb      	strb	r3, [r7, #23]
      break;
 8003d90:	e000      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8003d92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d94:	7dfb      	ldrb	r3, [r7, #23]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d109      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d9a:	4b10      	ldr	r3, [pc, #64]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d9e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003da6:	490d      	ldr	r1, [pc, #52]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	650b      	str	r3, [r1, #80]	; 0x50
 8003dac:	e001      	b.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dae:	7dfb      	ldrb	r3, [r7, #23]
 8003db0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d033      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc2:	2b03      	cmp	r3, #3
 8003dc4:	d81c      	bhi.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003dc6:	a201      	add	r2, pc, #4	; (adr r2, 8003dcc <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8003dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dcc:	08003e07 	.word	0x08003e07
 8003dd0:	08003de1 	.word	0x08003de1
 8003dd4:	08003def 	.word	0x08003def
 8003dd8:	08003e07 	.word	0x08003e07
 8003ddc:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003de0:	4bb8      	ldr	r3, [pc, #736]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de4:	4ab7      	ldr	r2, [pc, #732]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003de6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003dec:	e00c      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3304      	adds	r3, #4
 8003df2:	2102      	movs	r1, #2
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 fefd 	bl	8004bf4 <RCCEx_PLL2_Config>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003dfe:	e003      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	75fb      	strb	r3, [r7, #23]
      break;
 8003e04:	e000      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003e06:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e08:	7dfb      	ldrb	r3, [r7, #23]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003e0e:	4bad      	ldr	r3, [pc, #692]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e12:	f023 0203 	bic.w	r2, r3, #3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1a:	49aa      	ldr	r1, [pc, #680]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003e20:	e001      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e22:	7dfb      	ldrb	r3, [r7, #23]
 8003e24:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 8086 	beq.w	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e34:	4ba4      	ldr	r3, [pc, #656]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4aa3      	ldr	r2, [pc, #652]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e3e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e40:	f7fd fc6c 	bl	800171c <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e46:	e009      	b.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e48:	f7fd fc68 	bl	800171c <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b64      	cmp	r3, #100	; 0x64
 8003e54:	d902      	bls.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	75fb      	strb	r3, [r7, #23]
        break;
 8003e5a:	e005      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e5c:	4b9a      	ldr	r3, [pc, #616]	; (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0ef      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003e68:	7dfb      	ldrb	r3, [r7, #23]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d166      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003e6e:	4b95      	ldr	r3, [pc, #596]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e70:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e78:	4053      	eors	r3, r2
 8003e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d013      	beq.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e82:	4b90      	ldr	r3, [pc, #576]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e8a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e8c:	4b8d      	ldr	r3, [pc, #564]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e90:	4a8c      	ldr	r2, [pc, #560]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e96:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e98:	4b8a      	ldr	r3, [pc, #552]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9c:	4a89      	ldr	r2, [pc, #548]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ea2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003ea4:	4a87      	ldr	r2, [pc, #540]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003eb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eb4:	d115      	bne.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb6:	f7fd fc31 	bl	800171c <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ebc:	e00b      	b.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ebe:	f7fd fc2d 	bl	800171c <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d902      	bls.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	75fb      	strb	r3, [r7, #23]
            break;
 8003ed4:	e005      	b.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ed6:	4b7b      	ldr	r3, [pc, #492]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d0ed      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003ee2:	7dfb      	ldrb	r3, [r7, #23]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d126      	bne.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003eee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ef2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ef6:	d10d      	bne.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003ef8:	4b72      	ldr	r3, [pc, #456]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003f06:	0919      	lsrs	r1, r3, #4
 8003f08:	4b70      	ldr	r3, [pc, #448]	; (80040cc <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8003f0a:	400b      	ands	r3, r1
 8003f0c:	496d      	ldr	r1, [pc, #436]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	610b      	str	r3, [r1, #16]
 8003f12:	e005      	b.n	8003f20 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003f14:	4b6b      	ldr	r3, [pc, #428]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	4a6a      	ldr	r2, [pc, #424]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f1a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003f1e:	6113      	str	r3, [r2, #16]
 8003f20:	4b68      	ldr	r3, [pc, #416]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003f2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2e:	4965      	ldr	r1, [pc, #404]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	670b      	str	r3, [r1, #112]	; 0x70
 8003f34:	e004      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f36:	7dfb      	ldrb	r3, [r7, #23]
 8003f38:	75bb      	strb	r3, [r7, #22]
 8003f3a:	e001      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3c:	7dfb      	ldrb	r3, [r7, #23]
 8003f3e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d07e      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f50:	2b28      	cmp	r3, #40	; 0x28
 8003f52:	d867      	bhi.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003f54:	a201      	add	r2, pc, #4	; (adr r2, 8003f5c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5a:	bf00      	nop
 8003f5c:	0800402b 	.word	0x0800402b
 8003f60:	08004025 	.word	0x08004025
 8003f64:	08004025 	.word	0x08004025
 8003f68:	08004025 	.word	0x08004025
 8003f6c:	08004025 	.word	0x08004025
 8003f70:	08004025 	.word	0x08004025
 8003f74:	08004025 	.word	0x08004025
 8003f78:	08004025 	.word	0x08004025
 8003f7c:	08004001 	.word	0x08004001
 8003f80:	08004025 	.word	0x08004025
 8003f84:	08004025 	.word	0x08004025
 8003f88:	08004025 	.word	0x08004025
 8003f8c:	08004025 	.word	0x08004025
 8003f90:	08004025 	.word	0x08004025
 8003f94:	08004025 	.word	0x08004025
 8003f98:	08004025 	.word	0x08004025
 8003f9c:	08004013 	.word	0x08004013
 8003fa0:	08004025 	.word	0x08004025
 8003fa4:	08004025 	.word	0x08004025
 8003fa8:	08004025 	.word	0x08004025
 8003fac:	08004025 	.word	0x08004025
 8003fb0:	08004025 	.word	0x08004025
 8003fb4:	08004025 	.word	0x08004025
 8003fb8:	08004025 	.word	0x08004025
 8003fbc:	0800402b 	.word	0x0800402b
 8003fc0:	08004025 	.word	0x08004025
 8003fc4:	08004025 	.word	0x08004025
 8003fc8:	08004025 	.word	0x08004025
 8003fcc:	08004025 	.word	0x08004025
 8003fd0:	08004025 	.word	0x08004025
 8003fd4:	08004025 	.word	0x08004025
 8003fd8:	08004025 	.word	0x08004025
 8003fdc:	0800402b 	.word	0x0800402b
 8003fe0:	08004025 	.word	0x08004025
 8003fe4:	08004025 	.word	0x08004025
 8003fe8:	08004025 	.word	0x08004025
 8003fec:	08004025 	.word	0x08004025
 8003ff0:	08004025 	.word	0x08004025
 8003ff4:	08004025 	.word	0x08004025
 8003ff8:	08004025 	.word	0x08004025
 8003ffc:	0800402b 	.word	0x0800402b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3304      	adds	r3, #4
 8004004:	2101      	movs	r1, #1
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fdf4 	bl	8004bf4 <RCCEx_PLL2_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004010:	e00c      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	3324      	adds	r3, #36	; 0x24
 8004016:	2101      	movs	r1, #1
 8004018:	4618      	mov	r0, r3
 800401a:	f000 fe9d 	bl	8004d58 <RCCEx_PLL3_Config>
 800401e:	4603      	mov	r3, r0
 8004020:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8004022:	e003      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	75fb      	strb	r3, [r7, #23]
      break;
 8004028:	e000      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800402a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800402c:	7dfb      	ldrb	r3, [r7, #23]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d109      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004032:	4b24      	ldr	r3, [pc, #144]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004036:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800403e:	4921      	ldr	r1, [pc, #132]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004040:	4313      	orrs	r3, r2
 8004042:	654b      	str	r3, [r1, #84]	; 0x54
 8004044:	e001      	b.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004046:	7dfb      	ldrb	r3, [r7, #23]
 8004048:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d03e      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800405a:	2b05      	cmp	r3, #5
 800405c:	d820      	bhi.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800405e:	a201      	add	r2, pc, #4	; (adr r2, 8004064 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8004060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004064:	080040a7 	.word	0x080040a7
 8004068:	0800407d 	.word	0x0800407d
 800406c:	0800408f 	.word	0x0800408f
 8004070:	080040a7 	.word	0x080040a7
 8004074:	080040a7 	.word	0x080040a7
 8004078:	080040a7 	.word	0x080040a7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	3304      	adds	r3, #4
 8004080:	2101      	movs	r1, #1
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fdb6 	bl	8004bf4 <RCCEx_PLL2_Config>
 8004088:	4603      	mov	r3, r0
 800408a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800408c:	e00c      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	3324      	adds	r3, #36	; 0x24
 8004092:	2101      	movs	r1, #1
 8004094:	4618      	mov	r0, r3
 8004096:	f000 fe5f 	bl	8004d58 <RCCEx_PLL3_Config>
 800409a:	4603      	mov	r3, r0
 800409c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800409e:	e003      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	75fb      	strb	r3, [r7, #23]
      break;
 80040a4:	e000      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80040a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040a8:	7dfb      	ldrb	r3, [r7, #23]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d110      	bne.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80040ae:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80040b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b2:	f023 0207 	bic.w	r2, r3, #7
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ba:	4902      	ldr	r1, [pc, #8]	; (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	654b      	str	r3, [r1, #84]	; 0x54
 80040c0:	e008      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80040c2:	bf00      	nop
 80040c4:	58024400 	.word	0x58024400
 80040c8:	58024800 	.word	0x58024800
 80040cc:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d0:	7dfb      	ldrb	r3, [r7, #23]
 80040d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0304 	and.w	r3, r3, #4
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d039      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e6:	2b05      	cmp	r3, #5
 80040e8:	d820      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x934>
 80040ea:	a201      	add	r2, pc, #4	; (adr r2, 80040f0 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 80040ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f0:	08004133 	.word	0x08004133
 80040f4:	08004109 	.word	0x08004109
 80040f8:	0800411b 	.word	0x0800411b
 80040fc:	08004133 	.word	0x08004133
 8004100:	08004133 	.word	0x08004133
 8004104:	08004133 	.word	0x08004133
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	2101      	movs	r1, #1
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fd70 	bl	8004bf4 <RCCEx_PLL2_Config>
 8004114:	4603      	mov	r3, r0
 8004116:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004118:	e00c      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	3324      	adds	r3, #36	; 0x24
 800411e:	2101      	movs	r1, #1
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fe19 	bl	8004d58 <RCCEx_PLL3_Config>
 8004126:	4603      	mov	r3, r0
 8004128:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800412a:	e003      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	75fb      	strb	r3, [r7, #23]
      break;
 8004130:	e000      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8004132:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004134:	7dfb      	ldrb	r3, [r7, #23]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10a      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800413a:	4bb7      	ldr	r3, [pc, #732]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800413c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413e:	f023 0207 	bic.w	r2, r3, #7
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004148:	49b3      	ldr	r1, [pc, #716]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800414a:	4313      	orrs	r3, r2
 800414c:	658b      	str	r3, [r1, #88]	; 0x58
 800414e:	e001      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004150:	7dfb      	ldrb	r3, [r7, #23]
 8004152:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0320 	and.w	r3, r3, #32
 800415c:	2b00      	cmp	r3, #0
 800415e:	d04b      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004166:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800416a:	d02e      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 800416c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004170:	d828      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004176:	d02a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8004178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800417c:	d822      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800417e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004182:	d026      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8004184:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004188:	d81c      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800418a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800418e:	d010      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8004190:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004194:	d816      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004196:	2b00      	cmp	r3, #0
 8004198:	d01d      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800419a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800419e:	d111      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3304      	adds	r3, #4
 80041a4:	2100      	movs	r1, #0
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fd24 	bl	8004bf4 <RCCEx_PLL2_Config>
 80041ac:	4603      	mov	r3, r0
 80041ae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80041b0:	e012      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3324      	adds	r3, #36	; 0x24
 80041b6:	2102      	movs	r1, #2
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fdcd 	bl	8004d58 <RCCEx_PLL3_Config>
 80041be:	4603      	mov	r3, r0
 80041c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80041c2:	e009      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	75fb      	strb	r3, [r7, #23]
      break;
 80041c8:	e006      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80041ca:	bf00      	nop
 80041cc:	e004      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80041ce:	bf00      	nop
 80041d0:	e002      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80041d2:	bf00      	nop
 80041d4:	e000      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80041d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041d8:	7dfb      	ldrb	r3, [r7, #23]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10a      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041de:	4b8e      	ldr	r3, [pc, #568]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041ec:	498a      	ldr	r1, [pc, #552]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	654b      	str	r3, [r1, #84]	; 0x54
 80041f2:	e001      	b.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f4:	7dfb      	ldrb	r3, [r7, #23]
 80041f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004200:	2b00      	cmp	r3, #0
 8004202:	d04b      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800420a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800420e:	d02e      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8004210:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004214:	d828      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800421a:	d02a      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800421c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004220:	d822      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004222:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004226:	d026      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8004228:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800422c:	d81c      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800422e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004232:	d010      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8004234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004238:	d816      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800423a:	2b00      	cmp	r3, #0
 800423c:	d01d      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800423e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004242:	d111      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3304      	adds	r3, #4
 8004248:	2100      	movs	r1, #0
 800424a:	4618      	mov	r0, r3
 800424c:	f000 fcd2 	bl	8004bf4 <RCCEx_PLL2_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004254:	e012      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	3324      	adds	r3, #36	; 0x24
 800425a:	2102      	movs	r1, #2
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fd7b 	bl	8004d58 <RCCEx_PLL3_Config>
 8004262:	4603      	mov	r3, r0
 8004264:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004266:	e009      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	75fb      	strb	r3, [r7, #23]
      break;
 800426c:	e006      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800426e:	bf00      	nop
 8004270:	e004      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004272:	bf00      	nop
 8004274:	e002      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8004276:	bf00      	nop
 8004278:	e000      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800427a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800427c:	7dfb      	ldrb	r3, [r7, #23]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10a      	bne.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004282:	4b65      	ldr	r3, [pc, #404]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004290:	4961      	ldr	r1, [pc, #388]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004292:	4313      	orrs	r3, r2
 8004294:	658b      	str	r3, [r1, #88]	; 0x58
 8004296:	e001      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004298:	7dfb      	ldrb	r3, [r7, #23]
 800429a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d04b      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042ae:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80042b2:	d02e      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80042b4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80042b8:	d828      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80042ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042be:	d02a      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 80042c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042c4:	d822      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80042c6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80042ca:	d026      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80042cc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80042d0:	d81c      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80042d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042d6:	d010      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0xb02>
 80042d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042dc:	d816      	bhi.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d01d      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80042e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042e6:	d111      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	3304      	adds	r3, #4
 80042ec:	2100      	movs	r1, #0
 80042ee:	4618      	mov	r0, r3
 80042f0:	f000 fc80 	bl	8004bf4 <RCCEx_PLL2_Config>
 80042f4:	4603      	mov	r3, r0
 80042f6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80042f8:	e012      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	3324      	adds	r3, #36	; 0x24
 80042fe:	2102      	movs	r1, #2
 8004300:	4618      	mov	r0, r3
 8004302:	f000 fd29 	bl	8004d58 <RCCEx_PLL3_Config>
 8004306:	4603      	mov	r3, r0
 8004308:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800430a:	e009      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	75fb      	strb	r3, [r7, #23]
      break;
 8004310:	e006      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8004312:	bf00      	nop
 8004314:	e004      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8004316:	bf00      	nop
 8004318:	e002      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800431a:	bf00      	nop
 800431c:	e000      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800431e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004320:	7dfb      	ldrb	r3, [r7, #23]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004326:	4b3c      	ldr	r3, [pc, #240]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800432a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004334:	4938      	ldr	r1, [pc, #224]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004336:	4313      	orrs	r3, r2
 8004338:	658b      	str	r3, [r1, #88]	; 0x58
 800433a:	e001      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800433c:	7dfb      	ldrb	r3, [r7, #23]
 800433e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0308 	and.w	r3, r3, #8
 8004348:	2b00      	cmp	r3, #0
 800434a:	d01a      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004356:	d10a      	bne.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3324      	adds	r3, #36	; 0x24
 800435c:	2102      	movs	r1, #2
 800435e:	4618      	mov	r0, r3
 8004360:	f000 fcfa 	bl	8004d58 <RCCEx_PLL3_Config>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800436e:	4b2a      	ldr	r3, [pc, #168]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004372:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800437c:	4926      	ldr	r1, [pc, #152]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800437e:	4313      	orrs	r3, r2
 8004380:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0310 	and.w	r3, r3, #16
 800438a:	2b00      	cmp	r3, #0
 800438c:	d01a      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004398:	d10a      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	3324      	adds	r3, #36	; 0x24
 800439e:	2102      	movs	r1, #2
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fcd9 	bl	8004d58 <RCCEx_PLL3_Config>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80043b0:	4b19      	ldr	r3, [pc, #100]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80043b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043be:	4916      	ldr	r1, [pc, #88]	; (8004418 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d036      	beq.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80043d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043da:	d01f      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80043dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043e0:	d817      	bhi.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 80043e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ea:	d009      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 80043ec:	e011      	b.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	3304      	adds	r3, #4
 80043f2:	2100      	movs	r1, #0
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 fbfd 	bl	8004bf4 <RCCEx_PLL2_Config>
 80043fa:	4603      	mov	r3, r0
 80043fc:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80043fe:	e00e      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	3324      	adds	r3, #36	; 0x24
 8004404:	2102      	movs	r1, #2
 8004406:	4618      	mov	r0, r3
 8004408:	f000 fca6 	bl	8004d58 <RCCEx_PLL3_Config>
 800440c:	4603      	mov	r3, r0
 800440e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004410:	e005      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	75fb      	strb	r3, [r7, #23]
      break;
 8004416:	e002      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8004418:	58024400 	.word	0x58024400
      break;
 800441c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800441e:	7dfb      	ldrb	r3, [r7, #23]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10a      	bne.n	800443a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004424:	4b93      	ldr	r3, [pc, #588]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004428:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004432:	4990      	ldr	r1, [pc, #576]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004434:	4313      	orrs	r3, r2
 8004436:	658b      	str	r3, [r1, #88]	; 0x58
 8004438:	e001      	b.n	800443e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800443a:	7dfb      	ldrb	r3, [r7, #23]
 800443c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d033      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004450:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004454:	d01c      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8004456:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800445a:	d816      	bhi.n	800448a <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800445c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004460:	d003      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8004462:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004466:	d007      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8004468:	e00f      	b.n	800448a <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800446a:	4b82      	ldr	r3, [pc, #520]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800446c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800446e:	4a81      	ldr	r2, [pc, #516]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004474:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8004476:	e00c      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3324      	adds	r3, #36	; 0x24
 800447c:	2101      	movs	r1, #1
 800447e:	4618      	mov	r0, r3
 8004480:	f000 fc6a 	bl	8004d58 <RCCEx_PLL3_Config>
 8004484:	4603      	mov	r3, r0
 8004486:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8004488:	e003      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	75fb      	strb	r3, [r7, #23]
      break;
 800448e:	e000      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8004490:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004492:	7dfb      	ldrb	r3, [r7, #23]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10a      	bne.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004498:	4b76      	ldr	r3, [pc, #472]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800449a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800449c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044a6:	4973      	ldr	r1, [pc, #460]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	654b      	str	r3, [r1, #84]	; 0x54
 80044ac:	e001      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ae:	7dfb      	ldrb	r3, [r7, #23]
 80044b0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d029      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 80044c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044ca:	d007      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xce4>
 80044cc:	e00f      	b.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ce:	4b69      	ldr	r3, [pc, #420]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d2:	4a68      	ldr	r2, [pc, #416]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044d8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80044da:	e00b      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3304      	adds	r3, #4
 80044e0:	2102      	movs	r1, #2
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fb86 	bl	8004bf4 <RCCEx_PLL2_Config>
 80044e8:	4603      	mov	r3, r0
 80044ea:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80044ec:	e002      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	75fb      	strb	r3, [r7, #23]
      break;
 80044f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044f4:	7dfb      	ldrb	r3, [r7, #23]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d109      	bne.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80044fa:	4b5e      	ldr	r3, [pc, #376]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004506:	495b      	ldr	r1, [pc, #364]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004508:	4313      	orrs	r3, r2
 800450a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800450c:	e001      	b.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450e:	7dfb      	ldrb	r3, [r7, #23]
 8004510:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00a      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	3324      	adds	r3, #36	; 0x24
 8004522:	2102      	movs	r1, #2
 8004524:	4618      	mov	r0, r3
 8004526:	f000 fc17 	bl	8004d58 <RCCEx_PLL3_Config>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d001      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800453c:	2b00      	cmp	r3, #0
 800453e:	d030      	beq.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004544:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004548:	d017      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800454a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800454e:	d811      	bhi.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8004550:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004554:	d013      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8004556:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800455a:	d80b      	bhi.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d010      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8004560:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004564:	d106      	bne.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004566:	4b43      	ldr	r3, [pc, #268]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800456a:	4a42      	ldr	r2, [pc, #264]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800456c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004570:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004572:	e007      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	75fb      	strb	r3, [r7, #23]
      break;
 8004578:	e004      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800457a:	bf00      	nop
 800457c:	e002      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800457e:	bf00      	nop
 8004580:	e000      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8004582:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004584:	7dfb      	ldrb	r3, [r7, #23]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d109      	bne.n	800459e <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800458a:	4b3a      	ldr	r3, [pc, #232]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800458c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004596:	4937      	ldr	r1, [pc, #220]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004598:	4313      	orrs	r3, r2
 800459a:	654b      	str	r3, [r1, #84]	; 0x54
 800459c:	e001      	b.n	80045a2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800459e:	7dfb      	ldrb	r3, [r7, #23]
 80045a0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d008      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045ae:	4b31      	ldr	r3, [pc, #196]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045b2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ba:	492e      	ldr	r1, [pc, #184]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045bc:	4313      	orrs	r3, r2
 80045be:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d009      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045cc:	4b29      	ldr	r3, [pc, #164]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80045da:	4926      	ldr	r1, [pc, #152]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d008      	beq.n	80045fe <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045ec:	4b21      	ldr	r3, [pc, #132]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045f0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045f8:	491e      	ldr	r1, [pc, #120]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00d      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800460a:	4b1a      	ldr	r3, [pc, #104]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	4a19      	ldr	r2, [pc, #100]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004610:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004614:	6113      	str	r3, [r2, #16]
 8004616:	4b17      	ldr	r3, [pc, #92]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004618:	691a      	ldr	r2, [r3, #16]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004620:	4914      	ldr	r1, [pc, #80]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004622:	4313      	orrs	r3, r2
 8004624:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	da08      	bge.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800462e:	4b11      	ldr	r3, [pc, #68]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004632:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800463a:	490e      	ldr	r1, [pc, #56]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800463c:	4313      	orrs	r3, r2
 800463e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004648:	2b00      	cmp	r3, #0
 800464a:	d009      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800464c:	4b09      	ldr	r3, [pc, #36]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800464e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004650:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800465a:	4906      	ldr	r1, [pc, #24]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800465c:	4313      	orrs	r3, r2
 800465e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004660:	7dbb      	ldrb	r3, [r7, #22]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	e000      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
}
 800466c:	4618      	mov	r0, r3
 800466e:	3718      	adds	r7, #24
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	58024400 	.word	0x58024400

08004678 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800467c:	f7ff f860 	bl	8003740 <HAL_RCC_GetHCLKFreq>
 8004680:	4602      	mov	r2, r0
 8004682:	4b06      	ldr	r3, [pc, #24]	; (800469c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	091b      	lsrs	r3, r3, #4
 8004688:	f003 0307 	and.w	r3, r3, #7
 800468c:	4904      	ldr	r1, [pc, #16]	; (80046a0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800468e:	5ccb      	ldrb	r3, [r1, r3]
 8004690:	f003 031f 	and.w	r3, r3, #31
 8004694:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004698:	4618      	mov	r0, r3
 800469a:	bd80      	pop	{r7, pc}
 800469c:	58024400 	.word	0x58024400
 80046a0:	08007b08 	.word	0x08007b08

080046a4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b089      	sub	sp, #36	; 0x24
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80046ac:	4ba1      	ldr	r3, [pc, #644]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b0:	f003 0303 	and.w	r3, r3, #3
 80046b4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80046b6:	4b9f      	ldr	r3, [pc, #636]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ba:	0b1b      	lsrs	r3, r3, #12
 80046bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046c0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80046c2:	4b9c      	ldr	r3, [pc, #624]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	091b      	lsrs	r3, r3, #4
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80046ce:	4b99      	ldr	r3, [pc, #612]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d2:	08db      	lsrs	r3, r3, #3
 80046d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	fb02 f303 	mul.w	r3, r2, r3
 80046de:	ee07 3a90 	vmov	s15, r3
 80046e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8111 	beq.w	8004914 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	f000 8083 	beq.w	8004800 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	f200 80a1 	bhi.w	8004844 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d056      	beq.n	80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800470e:	e099      	b.n	8004844 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004710:	4b88      	ldr	r3, [pc, #544]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0320 	and.w	r3, r3, #32
 8004718:	2b00      	cmp	r3, #0
 800471a:	d02d      	beq.n	8004778 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800471c:	4b85      	ldr	r3, [pc, #532]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	08db      	lsrs	r3, r3, #3
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	4a84      	ldr	r2, [pc, #528]	; (8004938 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004728:	fa22 f303 	lsr.w	r3, r2, r3
 800472c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	ee07 3a90 	vmov	s15, r3
 8004734:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	ee07 3a90 	vmov	s15, r3
 800473e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004746:	4b7b      	ldr	r3, [pc, #492]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800474e:	ee07 3a90 	vmov	s15, r3
 8004752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004756:	ed97 6a03 	vldr	s12, [r7, #12]
 800475a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800475e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004766:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800476a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800476e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004772:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004776:	e087      	b.n	8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004782:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004940 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800478a:	4b6a      	ldr	r3, [pc, #424]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800478c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800478e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004792:	ee07 3a90 	vmov	s15, r3
 8004796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800479a:	ed97 6a03 	vldr	s12, [r7, #12]
 800479e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80047ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80047ba:	e065      	b.n	8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	ee07 3a90 	vmov	s15, r3
 80047c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047c6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004944 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ce:	4b59      	ldr	r3, [pc, #356]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047de:	ed97 6a03 	vldr	s12, [r7, #12]
 80047e2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80047f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80047fe:	e043      	b.n	8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	ee07 3a90 	vmov	s15, r3
 8004806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800480a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004948 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800480e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004812:	4b48      	ldr	r3, [pc, #288]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800481a:	ee07 3a90 	vmov	s15, r3
 800481e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004822:	ed97 6a03 	vldr	s12, [r7, #12]
 8004826:	eddf 5a45 	vldr	s11, [pc, #276]	; 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800482a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800482e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004832:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800483a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800483e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004842:	e021      	b.n	8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800484e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004944 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004856:	4b37      	ldr	r3, [pc, #220]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800485e:	ee07 3a90 	vmov	s15, r3
 8004862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004866:	ed97 6a03 	vldr	s12, [r7, #12]
 800486a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800493c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800486e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800487a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800487e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004882:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004886:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004888:	4b2a      	ldr	r3, [pc, #168]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800488a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488c:	0a5b      	lsrs	r3, r3, #9
 800488e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800489e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048a2:	edd7 6a07 	vldr	s13, [r7, #28]
 80048a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048ae:	ee17 2a90 	vmov	r2, s15
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80048b6:	4b1f      	ldr	r3, [pc, #124]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ba:	0c1b      	lsrs	r3, r3, #16
 80048bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048c0:	ee07 3a90 	vmov	s15, r3
 80048c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80048cc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80048d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048dc:	ee17 2a90 	vmov	r2, s15
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80048e4:	4b13      	ldr	r3, [pc, #76]	; (8004934 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e8:	0e1b      	lsrs	r3, r3, #24
 80048ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048ee:	ee07 3a90 	vmov	s15, r3
 80048f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80048fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80048fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004902:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004906:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800490a:	ee17 2a90 	vmov	r2, s15
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004912:	e008      	b.n	8004926 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	609a      	str	r2, [r3, #8]
}
 8004926:	bf00      	nop
 8004928:	3724      	adds	r7, #36	; 0x24
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	58024400 	.word	0x58024400
 8004938:	03d09000 	.word	0x03d09000
 800493c:	46000000 	.word	0x46000000
 8004940:	4c742400 	.word	0x4c742400
 8004944:	4a742400 	.word	0x4a742400
 8004948:	4af42400 	.word	0x4af42400

0800494c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800494c:	b480      	push	{r7}
 800494e:	b089      	sub	sp, #36	; 0x24
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004954:	4ba1      	ldr	r3, [pc, #644]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004958:	f003 0303 	and.w	r3, r3, #3
 800495c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800495e:	4b9f      	ldr	r3, [pc, #636]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004962:	0d1b      	lsrs	r3, r3, #20
 8004964:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004968:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800496a:	4b9c      	ldr	r3, [pc, #624]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800496c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496e:	0a1b      	lsrs	r3, r3, #8
 8004970:	f003 0301 	and.w	r3, r3, #1
 8004974:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004976:	4b99      	ldr	r3, [pc, #612]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497a:	08db      	lsrs	r3, r3, #3
 800497c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	fb02 f303 	mul.w	r3, r2, r3
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800498e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 8111 	beq.w	8004bbc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	2b02      	cmp	r3, #2
 800499e:	f000 8083 	beq.w	8004aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	f200 80a1 	bhi.w	8004aec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d056      	beq.n	8004a64 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80049b6:	e099      	b.n	8004aec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049b8:	4b88      	ldr	r3, [pc, #544]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0320 	and.w	r3, r3, #32
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d02d      	beq.n	8004a20 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80049c4:	4b85      	ldr	r3, [pc, #532]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	08db      	lsrs	r3, r3, #3
 80049ca:	f003 0303 	and.w	r3, r3, #3
 80049ce:	4a84      	ldr	r2, [pc, #528]	; (8004be0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80049d0:	fa22 f303 	lsr.w	r3, r2, r3
 80049d4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	ee07 3a90 	vmov	s15, r3
 80049dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ee:	4b7b      	ldr	r3, [pc, #492]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a02:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a1a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004a1e:	e087      	b.n	8004b30 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	ee07 3a90 	vmov	s15, r3
 8004a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a2a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004be8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a32:	4b6a      	ldr	r3, [pc, #424]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a3a:	ee07 3a90 	vmov	s15, r3
 8004a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a46:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a62:	e065      	b.n	8004b30 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	ee07 3a90 	vmov	s15, r3
 8004a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004bec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a76:	4b59      	ldr	r3, [pc, #356]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a7e:	ee07 3a90 	vmov	s15, r3
 8004a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a8a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004aa6:	e043      	b.n	8004b30 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	ee07 3a90 	vmov	s15, r3
 8004aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ab2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aba:	4b48      	ldr	r3, [pc, #288]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac2:	ee07 3a90 	vmov	s15, r3
 8004ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ace:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ada:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ae6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004aea:	e021      	b.n	8004b30 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	ee07 3a90 	vmov	s15, r3
 8004af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004af6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004bec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004afe:	4b37      	ldr	r3, [pc, #220]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b06:	ee07 3a90 	vmov	s15, r3
 8004b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b12:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004be4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b2a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004b2e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004b30:	4b2a      	ldr	r3, [pc, #168]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b34:	0a5b      	lsrs	r3, r3, #9
 8004b36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b3a:	ee07 3a90 	vmov	s15, r3
 8004b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b42:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b56:	ee17 2a90 	vmov	r2, s15
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004b5e:	4b1f      	ldr	r3, [pc, #124]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	0c1b      	lsrs	r3, r3, #16
 8004b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b68:	ee07 3a90 	vmov	s15, r3
 8004b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b70:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b74:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b78:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b84:	ee17 2a90 	vmov	r2, s15
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004b8c:	4b13      	ldr	r3, [pc, #76]	; (8004bdc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b90:	0e1b      	lsrs	r3, r3, #24
 8004b92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b96:	ee07 3a90 	vmov	s15, r3
 8004b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ba2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ba6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bb2:	ee17 2a90 	vmov	r2, s15
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004bba:	e008      	b.n	8004bce <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	609a      	str	r2, [r3, #8]
}
 8004bce:	bf00      	nop
 8004bd0:	3724      	adds	r7, #36	; 0x24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	58024400 	.word	0x58024400
 8004be0:	03d09000 	.word	0x03d09000
 8004be4:	46000000 	.word	0x46000000
 8004be8:	4c742400 	.word	0x4c742400
 8004bec:	4a742400 	.word	0x4a742400
 8004bf0:	4af42400 	.word	0x4af42400

08004bf4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c02:	4b53      	ldr	r3, [pc, #332]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c06:	f003 0303 	and.w	r3, r3, #3
 8004c0a:	2b03      	cmp	r3, #3
 8004c0c:	d101      	bne.n	8004c12 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e099      	b.n	8004d46 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004c12:	4b4f      	ldr	r3, [pc, #316]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a4e      	ldr	r2, [pc, #312]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c18:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c1e:	f7fc fd7d 	bl	800171c <HAL_GetTick>
 8004c22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c24:	e008      	b.n	8004c38 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004c26:	f7fc fd79 	bl	800171c <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d901      	bls.n	8004c38 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004c34:	2303      	movs	r3, #3
 8004c36:	e086      	b.n	8004d46 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004c38:	4b45      	ldr	r3, [pc, #276]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1f0      	bne.n	8004c26 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004c44:	4b42      	ldr	r3, [pc, #264]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c48:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	031b      	lsls	r3, r3, #12
 8004c52:	493f      	ldr	r1, [pc, #252]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	628b      	str	r3, [r1, #40]	; 0x28
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	3b01      	subs	r3, #1
 8004c68:	025b      	lsls	r3, r3, #9
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	3b01      	subs	r3, #1
 8004c74:	041b      	lsls	r3, r3, #16
 8004c76:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	061b      	lsls	r3, r3, #24
 8004c84:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004c88:	4931      	ldr	r1, [pc, #196]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c8e:	4b30      	ldr	r3, [pc, #192]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	492d      	ldr	r1, [pc, #180]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004ca0:	4b2b      	ldr	r3, [pc, #172]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca4:	f023 0220 	bic.w	r2, r3, #32
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	699b      	ldr	r3, [r3, #24]
 8004cac:	4928      	ldr	r1, [pc, #160]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004cb2:	4b27      	ldr	r3, [pc, #156]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb6:	4a26      	ldr	r2, [pc, #152]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cb8:	f023 0310 	bic.w	r3, r3, #16
 8004cbc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004cbe:	4b24      	ldr	r3, [pc, #144]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cc2:	4b24      	ldr	r3, [pc, #144]	; (8004d54 <RCCEx_PLL2_Config+0x160>)
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	69d2      	ldr	r2, [r2, #28]
 8004cca:	00d2      	lsls	r2, r2, #3
 8004ccc:	4920      	ldr	r1, [pc, #128]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004cd2:	4b1f      	ldr	r3, [pc, #124]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd6:	4a1e      	ldr	r2, [pc, #120]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cd8:	f043 0310 	orr.w	r3, r3, #16
 8004cdc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ce4:	4b1a      	ldr	r3, [pc, #104]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	4a19      	ldr	r2, [pc, #100]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004cee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004cf0:	e00f      	b.n	8004d12 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d106      	bne.n	8004d06 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004cf8:	4b15      	ldr	r3, [pc, #84]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfc:	4a14      	ldr	r2, [pc, #80]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004cfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d02:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004d04:	e005      	b.n	8004d12 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004d06:	4b12      	ldr	r3, [pc, #72]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d0a:	4a11      	ldr	r2, [pc, #68]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004d0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d10:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004d12:	4b0f      	ldr	r3, [pc, #60]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004d18:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d1e:	f7fc fcfd 	bl	800171c <HAL_GetTick>
 8004d22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d24:	e008      	b.n	8004d38 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004d26:	f7fc fcf9 	bl	800171c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e006      	b.n	8004d46 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004d38:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <RCCEx_PLL2_Config+0x15c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0f0      	beq.n	8004d26 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	58024400 	.word	0x58024400
 8004d54:	ffff0007 	.word	0xffff0007

08004d58 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d62:	2300      	movs	r3, #0
 8004d64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d66:	4b53      	ldr	r3, [pc, #332]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	2b03      	cmp	r3, #3
 8004d70:	d101      	bne.n	8004d76 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e099      	b.n	8004eaa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004d76:	4b4f      	ldr	r3, [pc, #316]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4a4e      	ldr	r2, [pc, #312]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004d7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d82:	f7fc fccb 	bl	800171c <HAL_GetTick>
 8004d86:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d88:	e008      	b.n	8004d9c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004d8a:	f7fc fcc7 	bl	800171c <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e086      	b.n	8004eaa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d9c:	4b45      	ldr	r3, [pc, #276]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f0      	bne.n	8004d8a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004da8:	4b42      	ldr	r3, [pc, #264]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dac:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	051b      	lsls	r3, r3, #20
 8004db6:	493f      	ldr	r1, [pc, #252]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004db8:	4313      	orrs	r3, r2
 8004dba:	628b      	str	r3, [r1, #40]	; 0x28
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	025b      	lsls	r3, r3, #9
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	041b      	lsls	r3, r3, #16
 8004dda:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004dde:	431a      	orrs	r2, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	061b      	lsls	r3, r3, #24
 8004de8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004dec:	4931      	ldr	r1, [pc, #196]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004df2:	4b30      	ldr	r3, [pc, #192]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	492d      	ldr	r1, [pc, #180]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004e04:	4b2b      	ldr	r3, [pc, #172]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	4928      	ldr	r1, [pc, #160]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004e16:	4b27      	ldr	r3, [pc, #156]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1a:	4a26      	ldr	r2, [pc, #152]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e20:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004e22:	4b24      	ldr	r3, [pc, #144]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e26:	4b24      	ldr	r3, [pc, #144]	; (8004eb8 <RCCEx_PLL3_Config+0x160>)
 8004e28:	4013      	ands	r3, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	69d2      	ldr	r2, [r2, #28]
 8004e2e:	00d2      	lsls	r2, r2, #3
 8004e30:	4920      	ldr	r1, [pc, #128]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004e36:	4b1f      	ldr	r3, [pc, #124]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3a:	4a1e      	ldr	r2, [pc, #120]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e40:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d106      	bne.n	8004e56 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004e48:	4b1a      	ldr	r3, [pc, #104]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e4c:	4a19      	ldr	r2, [pc, #100]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004e52:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004e54:	e00f      	b.n	8004e76 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d106      	bne.n	8004e6a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004e5c:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e60:	4a14      	ldr	r2, [pc, #80]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e62:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e66:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004e68:	e005      	b.n	8004e76 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004e6a:	4b12      	ldr	r3, [pc, #72]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6e:	4a11      	ldr	r2, [pc, #68]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e74:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004e76:	4b0f      	ldr	r3, [pc, #60]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a0e      	ldr	r2, [pc, #56]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e82:	f7fc fc4b 	bl	800171c <HAL_GetTick>
 8004e86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e88:	e008      	b.n	8004e9c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004e8a:	f7fc fc47 	bl	800171c <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d901      	bls.n	8004e9c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e006      	b.n	8004eaa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e9c:	4b05      	ldr	r3, [pc, #20]	; (8004eb4 <RCCEx_PLL3_Config+0x15c>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0f0      	beq.n	8004e8a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	58024400 	.word	0x58024400
 8004eb8:	ffff0007 	.word	0xffff0007

08004ebc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d101      	bne.n	8004ece <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e049      	b.n	8004f62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7fc f90e 	bl	8001104 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4610      	mov	r0, r2
 8004efc:	f000 fd30 	bl	8005960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3708      	adds	r7, #8
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b082      	sub	sp, #8
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e049      	b.n	8005010 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f82:	b2db      	uxtb	r3, r3
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d106      	bne.n	8004f96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 f841 	bl	8005018 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2202      	movs	r2, #2
 8004f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	3304      	adds	r3, #4
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	4610      	mov	r0, r2
 8004faa:	f000 fcd9 	bl	8005960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3708      	adds	r7, #8
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d109      	bne.n	8005050 <HAL_TIM_PWM_Start_IT+0x24>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005042:	b2db      	uxtb	r3, r3
 8005044:	2b01      	cmp	r3, #1
 8005046:	bf14      	ite	ne
 8005048:	2301      	movne	r3, #1
 800504a:	2300      	moveq	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	e03c      	b.n	80050ca <HAL_TIM_PWM_Start_IT+0x9e>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	2b04      	cmp	r3, #4
 8005054:	d109      	bne.n	800506a <HAL_TIM_PWM_Start_IT+0x3e>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b01      	cmp	r3, #1
 8005060:	bf14      	ite	ne
 8005062:	2301      	movne	r3, #1
 8005064:	2300      	moveq	r3, #0
 8005066:	b2db      	uxtb	r3, r3
 8005068:	e02f      	b.n	80050ca <HAL_TIM_PWM_Start_IT+0x9e>
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	2b08      	cmp	r3, #8
 800506e:	d109      	bne.n	8005084 <HAL_TIM_PWM_Start_IT+0x58>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b01      	cmp	r3, #1
 800507a:	bf14      	ite	ne
 800507c:	2301      	movne	r3, #1
 800507e:	2300      	moveq	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	e022      	b.n	80050ca <HAL_TIM_PWM_Start_IT+0x9e>
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	2b0c      	cmp	r3, #12
 8005088:	d109      	bne.n	800509e <HAL_TIM_PWM_Start_IT+0x72>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b01      	cmp	r3, #1
 8005094:	bf14      	ite	ne
 8005096:	2301      	movne	r3, #1
 8005098:	2300      	moveq	r3, #0
 800509a:	b2db      	uxtb	r3, r3
 800509c:	e015      	b.n	80050ca <HAL_TIM_PWM_Start_IT+0x9e>
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	2b10      	cmp	r3, #16
 80050a2:	d109      	bne.n	80050b8 <HAL_TIM_PWM_Start_IT+0x8c>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	bf14      	ite	ne
 80050b0:	2301      	movne	r3, #1
 80050b2:	2300      	moveq	r3, #0
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	e008      	b.n	80050ca <HAL_TIM_PWM_Start_IT+0x9e>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	bf14      	ite	ne
 80050c4:	2301      	movne	r3, #1
 80050c6:	2300      	moveq	r3, #0
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e0e2      	b.n	8005298 <HAL_TIM_PWM_Start_IT+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d104      	bne.n	80050e2 <HAL_TIM_PWM_Start_IT+0xb6>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050e0:	e023      	b.n	800512a <HAL_TIM_PWM_Start_IT+0xfe>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b04      	cmp	r3, #4
 80050e6:	d104      	bne.n	80050f2 <HAL_TIM_PWM_Start_IT+0xc6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050f0:	e01b      	b.n	800512a <HAL_TIM_PWM_Start_IT+0xfe>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d104      	bne.n	8005102 <HAL_TIM_PWM_Start_IT+0xd6>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005100:	e013      	b.n	800512a <HAL_TIM_PWM_Start_IT+0xfe>
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b0c      	cmp	r3, #12
 8005106:	d104      	bne.n	8005112 <HAL_TIM_PWM_Start_IT+0xe6>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005110:	e00b      	b.n	800512a <HAL_TIM_PWM_Start_IT+0xfe>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b10      	cmp	r3, #16
 8005116:	d104      	bne.n	8005122 <HAL_TIM_PWM_Start_IT+0xf6>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005120:	e003      	b.n	800512a <HAL_TIM_PWM_Start_IT+0xfe>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2202      	movs	r2, #2
 8005126:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b0c      	cmp	r3, #12
 800512e:	d841      	bhi.n	80051b4 <HAL_TIM_PWM_Start_IT+0x188>
 8005130:	a201      	add	r2, pc, #4	; (adr r2, 8005138 <HAL_TIM_PWM_Start_IT+0x10c>)
 8005132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005136:	bf00      	nop
 8005138:	0800516d 	.word	0x0800516d
 800513c:	080051b5 	.word	0x080051b5
 8005140:	080051b5 	.word	0x080051b5
 8005144:	080051b5 	.word	0x080051b5
 8005148:	0800517f 	.word	0x0800517f
 800514c:	080051b5 	.word	0x080051b5
 8005150:	080051b5 	.word	0x080051b5
 8005154:	080051b5 	.word	0x080051b5
 8005158:	08005191 	.word	0x08005191
 800515c:	080051b5 	.word	0x080051b5
 8005160:	080051b5 	.word	0x080051b5
 8005164:	080051b5 	.word	0x080051b5
 8005168:	080051a3 	.word	0x080051a3
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68da      	ldr	r2, [r3, #12]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0202 	orr.w	r2, r2, #2
 800517a:	60da      	str	r2, [r3, #12]
      break;
 800517c:	e01b      	b.n	80051b6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68da      	ldr	r2, [r3, #12]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f042 0204 	orr.w	r2, r2, #4
 800518c:	60da      	str	r2, [r3, #12]
      break;
 800518e:	e012      	b.n	80051b6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68da      	ldr	r2, [r3, #12]
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0208 	orr.w	r2, r2, #8
 800519e:	60da      	str	r2, [r3, #12]
      break;
 80051a0:	e009      	b.n	80051b6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68da      	ldr	r2, [r3, #12]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f042 0210 	orr.w	r2, r2, #16
 80051b0:	60da      	str	r2, [r3, #12]
      break;
 80051b2:	e000      	b.n	80051b6 <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 80051b4:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2201      	movs	r2, #1
 80051bc:	6839      	ldr	r1, [r7, #0]
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 ffd4 	bl	800616c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a35      	ldr	r2, [pc, #212]	; (80052a0 <HAL_TIM_PWM_Start_IT+0x274>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d013      	beq.n	80051f6 <HAL_TIM_PWM_Start_IT+0x1ca>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a34      	ldr	r2, [pc, #208]	; (80052a4 <HAL_TIM_PWM_Start_IT+0x278>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d00e      	beq.n	80051f6 <HAL_TIM_PWM_Start_IT+0x1ca>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a32      	ldr	r2, [pc, #200]	; (80052a8 <HAL_TIM_PWM_Start_IT+0x27c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d009      	beq.n	80051f6 <HAL_TIM_PWM_Start_IT+0x1ca>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a31      	ldr	r2, [pc, #196]	; (80052ac <HAL_TIM_PWM_Start_IT+0x280>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d004      	beq.n	80051f6 <HAL_TIM_PWM_Start_IT+0x1ca>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a2f      	ldr	r2, [pc, #188]	; (80052b0 <HAL_TIM_PWM_Start_IT+0x284>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d101      	bne.n	80051fa <HAL_TIM_PWM_Start_IT+0x1ce>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <HAL_TIM_PWM_Start_IT+0x1d0>
 80051fa:	2300      	movs	r3, #0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d007      	beq.n	8005210 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800520e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a22      	ldr	r2, [pc, #136]	; (80052a0 <HAL_TIM_PWM_Start_IT+0x274>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d01d      	beq.n	8005256 <HAL_TIM_PWM_Start_IT+0x22a>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005222:	d018      	beq.n	8005256 <HAL_TIM_PWM_Start_IT+0x22a>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a22      	ldr	r2, [pc, #136]	; (80052b4 <HAL_TIM_PWM_Start_IT+0x288>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d013      	beq.n	8005256 <HAL_TIM_PWM_Start_IT+0x22a>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a21      	ldr	r2, [pc, #132]	; (80052b8 <HAL_TIM_PWM_Start_IT+0x28c>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d00e      	beq.n	8005256 <HAL_TIM_PWM_Start_IT+0x22a>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a1f      	ldr	r2, [pc, #124]	; (80052bc <HAL_TIM_PWM_Start_IT+0x290>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d009      	beq.n	8005256 <HAL_TIM_PWM_Start_IT+0x22a>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a17      	ldr	r2, [pc, #92]	; (80052a4 <HAL_TIM_PWM_Start_IT+0x278>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d004      	beq.n	8005256 <HAL_TIM_PWM_Start_IT+0x22a>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a1b      	ldr	r2, [pc, #108]	; (80052c0 <HAL_TIM_PWM_Start_IT+0x294>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d115      	bne.n	8005282 <HAL_TIM_PWM_Start_IT+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	4b19      	ldr	r3, [pc, #100]	; (80052c4 <HAL_TIM_PWM_Start_IT+0x298>)
 800525e:	4013      	ands	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2b06      	cmp	r3, #6
 8005266:	d015      	beq.n	8005294 <HAL_TIM_PWM_Start_IT+0x268>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800526e:	d011      	beq.n	8005294 <HAL_TIM_PWM_Start_IT+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f042 0201 	orr.w	r2, r2, #1
 800527e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005280:	e008      	b.n	8005294 <HAL_TIM_PWM_Start_IT+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0201 	orr.w	r2, r2, #1
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	e000      	b.n	8005296 <HAL_TIM_PWM_Start_IT+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005294:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	40010000 	.word	0x40010000
 80052a4:	40010400 	.word	0x40010400
 80052a8:	40014000 	.word	0x40014000
 80052ac:	40014400 	.word	0x40014400
 80052b0:	40014800 	.word	0x40014800
 80052b4:	40000400 	.word	0x40000400
 80052b8:	40000800 	.word	0x40000800
 80052bc:	40000c00 	.word	0x40000c00
 80052c0:	40001800 	.word	0x40001800
 80052c4:	00010007 	.word	0x00010007

080052c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d122      	bne.n	8005324 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d11b      	bne.n	8005324 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f06f 0202 	mvn.w	r2, #2
 80052f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2201      	movs	r2, #1
 80052fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	f003 0303 	and.w	r3, r3, #3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fb14 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 8005310:	e005      	b.n	800531e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fb06 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f7fb fd79 	bl	8000e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b04      	cmp	r3, #4
 8005330:	d122      	bne.n	8005378 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0304 	and.w	r3, r3, #4
 800533c:	2b04      	cmp	r3, #4
 800533e:	d11b      	bne.n	8005378 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0204 	mvn.w	r2, #4
 8005348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2202      	movs	r2, #2
 800534e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 faea 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 fadc 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7fb fd4f 	bl	8000e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0308 	and.w	r3, r3, #8
 8005382:	2b08      	cmp	r3, #8
 8005384:	d122      	bne.n	80053cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f003 0308 	and.w	r3, r3, #8
 8005390:	2b08      	cmp	r3, #8
 8005392:	d11b      	bne.n	80053cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0208 	mvn.w	r2, #8
 800539c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2204      	movs	r2, #4
 80053a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f003 0303 	and.w	r3, r3, #3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 fac0 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 80053b8:	e005      	b.n	80053c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 fab2 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f7fb fd25 	bl	8000e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	f003 0310 	and.w	r3, r3, #16
 80053d6:	2b10      	cmp	r3, #16
 80053d8:	d122      	bne.n	8005420 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f003 0310 	and.w	r3, r3, #16
 80053e4:	2b10      	cmp	r3, #16
 80053e6:	d11b      	bne.n	8005420 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f06f 0210 	mvn.w	r2, #16
 80053f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2208      	movs	r2, #8
 80053f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 fa96 	bl	8005938 <HAL_TIM_IC_CaptureCallback>
 800540c:	e005      	b.n	800541a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 fa88 	bl	8005924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7fb fcfb 	bl	8000e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	f003 0301 	and.w	r3, r3, #1
 800542a:	2b01      	cmp	r3, #1
 800542c:	d10e      	bne.n	800544c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b01      	cmp	r3, #1
 800543a:	d107      	bne.n	800544c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0201 	mvn.w	r2, #1
 8005444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fa62 	bl	8005910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005456:	2b80      	cmp	r3, #128	; 0x80
 8005458:	d10e      	bne.n	8005478 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005464:	2b80      	cmp	r3, #128	; 0x80
 8005466:	d107      	bne.n	8005478 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 ff32 	bl	80062dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005486:	d10e      	bne.n	80054a6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005492:	2b80      	cmp	r3, #128	; 0x80
 8005494:	d107      	bne.n	80054a6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800549e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 ff25 	bl	80062f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054b0:	2b40      	cmp	r3, #64	; 0x40
 80054b2:	d10e      	bne.n	80054d2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054be:	2b40      	cmp	r3, #64	; 0x40
 80054c0:	d107      	bne.n	80054d2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 fa3d 	bl	800594c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	f003 0320 	and.w	r3, r3, #32
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d10e      	bne.n	80054fe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	f003 0320 	and.w	r3, r3, #32
 80054ea:	2b20      	cmp	r3, #32
 80054ec:	d107      	bne.n	80054fe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f06f 0220 	mvn.w	r2, #32
 80054f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f000 fee5 	bl	80062c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054fe:	bf00      	nop
 8005500:	3708      	adds	r7, #8
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
	...

08005508 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800551a:	2b01      	cmp	r3, #1
 800551c:	d101      	bne.n	8005522 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800551e:	2302      	movs	r3, #2
 8005520:	e0fd      	b.n	800571e <HAL_TIM_PWM_ConfigChannel+0x216>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b14      	cmp	r3, #20
 800552e:	f200 80f0 	bhi.w	8005712 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8005532:	a201      	add	r2, pc, #4	; (adr r2, 8005538 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005538:	0800558d 	.word	0x0800558d
 800553c:	08005713 	.word	0x08005713
 8005540:	08005713 	.word	0x08005713
 8005544:	08005713 	.word	0x08005713
 8005548:	080055cd 	.word	0x080055cd
 800554c:	08005713 	.word	0x08005713
 8005550:	08005713 	.word	0x08005713
 8005554:	08005713 	.word	0x08005713
 8005558:	0800560f 	.word	0x0800560f
 800555c:	08005713 	.word	0x08005713
 8005560:	08005713 	.word	0x08005713
 8005564:	08005713 	.word	0x08005713
 8005568:	0800564f 	.word	0x0800564f
 800556c:	08005713 	.word	0x08005713
 8005570:	08005713 	.word	0x08005713
 8005574:	08005713 	.word	0x08005713
 8005578:	08005691 	.word	0x08005691
 800557c:	08005713 	.word	0x08005713
 8005580:	08005713 	.word	0x08005713
 8005584:	08005713 	.word	0x08005713
 8005588:	080056d1 	.word	0x080056d1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68b9      	ldr	r1, [r7, #8]
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fa7e 	bl	8005a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	699a      	ldr	r2, [r3, #24]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0208 	orr.w	r2, r2, #8
 80055a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699a      	ldr	r2, [r3, #24]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0204 	bic.w	r2, r2, #4
 80055b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6999      	ldr	r1, [r3, #24]
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	691a      	ldr	r2, [r3, #16]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	619a      	str	r2, [r3, #24]
      break;
 80055ca:	e0a3      	b.n	8005714 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68b9      	ldr	r1, [r7, #8]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 faee 	bl	8005bb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699a      	ldr	r2, [r3, #24]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6999      	ldr	r1, [r3, #24]
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	021a      	lsls	r2, r3, #8
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	619a      	str	r2, [r3, #24]
      break;
 800560c:	e082      	b.n	8005714 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68b9      	ldr	r1, [r7, #8]
 8005614:	4618      	mov	r0, r3
 8005616:	f000 fb57 	bl	8005cc8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	69da      	ldr	r2, [r3, #28]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f042 0208 	orr.w	r2, r2, #8
 8005628:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	69da      	ldr	r2, [r3, #28]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0204 	bic.w	r2, r2, #4
 8005638:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69d9      	ldr	r1, [r3, #28]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	691a      	ldr	r2, [r3, #16]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	61da      	str	r2, [r3, #28]
      break;
 800564c:	e062      	b.n	8005714 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	4618      	mov	r0, r3
 8005656:	f000 fbbd 	bl	8005dd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	69da      	ldr	r2, [r3, #28]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005668:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	69da      	ldr	r2, [r3, #28]
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005678:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	69d9      	ldr	r1, [r3, #28]
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	691b      	ldr	r3, [r3, #16]
 8005684:	021a      	lsls	r2, r3, #8
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	61da      	str	r2, [r3, #28]
      break;
 800568e:	e041      	b.n	8005714 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	68b9      	ldr	r1, [r7, #8]
 8005696:	4618      	mov	r0, r3
 8005698:	f000 fc04 	bl	8005ea4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f042 0208 	orr.w	r2, r2, #8
 80056aa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0204 	bic.w	r2, r2, #4
 80056ba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	691a      	ldr	r2, [r3, #16]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80056ce:	e021      	b.n	8005714 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68b9      	ldr	r1, [r7, #8]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f000 fc46 	bl	8005f68 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80056ea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056fa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	691b      	ldr	r3, [r3, #16]
 8005706:	021a      	lsls	r2, r3, #8
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005710:	e000      	b.n	8005714 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8005712:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop

08005728 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_TIM_ConfigClockSource+0x18>
 800573c:	2302      	movs	r3, #2
 800573e:	e0db      	b.n	80058f8 <HAL_TIM_ConfigClockSource+0x1d0>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2202      	movs	r2, #2
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4b69      	ldr	r3, [pc, #420]	; (8005900 <HAL_TIM_ConfigClockSource+0x1d8>)
 800575c:	4013      	ands	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005766:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a63      	ldr	r2, [pc, #396]	; (8005904 <HAL_TIM_ConfigClockSource+0x1dc>)
 8005776:	4293      	cmp	r3, r2
 8005778:	f000 80a9 	beq.w	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 800577c:	4a61      	ldr	r2, [pc, #388]	; (8005904 <HAL_TIM_ConfigClockSource+0x1dc>)
 800577e:	4293      	cmp	r3, r2
 8005780:	f200 80ae 	bhi.w	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 8005784:	4a60      	ldr	r2, [pc, #384]	; (8005908 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005786:	4293      	cmp	r3, r2
 8005788:	f000 80a1 	beq.w	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 800578c:	4a5e      	ldr	r2, [pc, #376]	; (8005908 <HAL_TIM_ConfigClockSource+0x1e0>)
 800578e:	4293      	cmp	r3, r2
 8005790:	f200 80a6 	bhi.w	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 8005794:	4a5d      	ldr	r2, [pc, #372]	; (800590c <HAL_TIM_ConfigClockSource+0x1e4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	f000 8099 	beq.w	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 800579c:	4a5b      	ldr	r2, [pc, #364]	; (800590c <HAL_TIM_ConfigClockSource+0x1e4>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	f200 809e 	bhi.w	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057a4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80057a8:	f000 8091 	beq.w	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 80057ac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80057b0:	f200 8096 	bhi.w	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057b8:	f000 8089 	beq.w	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 80057bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c0:	f200 808e 	bhi.w	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057c8:	d03e      	beq.n	8005848 <HAL_TIM_ConfigClockSource+0x120>
 80057ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057ce:	f200 8087 	bhi.w	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d6:	f000 8085 	beq.w	80058e4 <HAL_TIM_ConfigClockSource+0x1bc>
 80057da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057de:	d87f      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057e0:	2b70      	cmp	r3, #112	; 0x70
 80057e2:	d01a      	beq.n	800581a <HAL_TIM_ConfigClockSource+0xf2>
 80057e4:	2b70      	cmp	r3, #112	; 0x70
 80057e6:	d87b      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057e8:	2b60      	cmp	r3, #96	; 0x60
 80057ea:	d050      	beq.n	800588e <HAL_TIM_ConfigClockSource+0x166>
 80057ec:	2b60      	cmp	r3, #96	; 0x60
 80057ee:	d877      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057f0:	2b50      	cmp	r3, #80	; 0x50
 80057f2:	d03c      	beq.n	800586e <HAL_TIM_ConfigClockSource+0x146>
 80057f4:	2b50      	cmp	r3, #80	; 0x50
 80057f6:	d873      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 80057f8:	2b40      	cmp	r3, #64	; 0x40
 80057fa:	d058      	beq.n	80058ae <HAL_TIM_ConfigClockSource+0x186>
 80057fc:	2b40      	cmp	r3, #64	; 0x40
 80057fe:	d86f      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 8005800:	2b30      	cmp	r3, #48	; 0x30
 8005802:	d064      	beq.n	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 8005804:	2b30      	cmp	r3, #48	; 0x30
 8005806:	d86b      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 8005808:	2b20      	cmp	r3, #32
 800580a:	d060      	beq.n	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 800580c:	2b20      	cmp	r3, #32
 800580e:	d867      	bhi.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
 8005810:	2b00      	cmp	r3, #0
 8005812:	d05c      	beq.n	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
 8005814:	2b10      	cmp	r3, #16
 8005816:	d05a      	beq.n	80058ce <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005818:	e062      	b.n	80058e0 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	6899      	ldr	r1, [r3, #8]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	f000 fc7f 	bl	800612c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800583c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	609a      	str	r2, [r3, #8]
      break;
 8005846:	e04e      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6818      	ldr	r0, [r3, #0]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	6899      	ldr	r1, [r3, #8]
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f000 fc68 	bl	800612c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689a      	ldr	r2, [r3, #8]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800586a:	609a      	str	r2, [r3, #8]
      break;
 800586c:	e03b      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	6859      	ldr	r1, [r3, #4]
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	461a      	mov	r2, r3
 800587c:	f000 fbd8 	bl	8006030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2150      	movs	r1, #80	; 0x50
 8005886:	4618      	mov	r0, r3
 8005888:	f000 fc32 	bl	80060f0 <TIM_ITRx_SetConfig>
      break;
 800588c:	e02b      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	6859      	ldr	r1, [r3, #4]
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	461a      	mov	r2, r3
 800589c:	f000 fbf7 	bl	800608e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2160      	movs	r1, #96	; 0x60
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 fc22 	bl	80060f0 <TIM_ITRx_SetConfig>
      break;
 80058ac:	e01b      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6818      	ldr	r0, [r3, #0]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	6859      	ldr	r1, [r3, #4]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	461a      	mov	r2, r3
 80058bc:	f000 fbb8 	bl	8006030 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2140      	movs	r1, #64	; 0x40
 80058c6:	4618      	mov	r0, r3
 80058c8:	f000 fc12 	bl	80060f0 <TIM_ITRx_SetConfig>
      break;
 80058cc:	e00b      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4619      	mov	r1, r3
 80058d8:	4610      	mov	r0, r2
 80058da:	f000 fc09 	bl	80060f0 <TIM_ITRx_SetConfig>
        break;
 80058de:	e002      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 80058e0:	bf00      	nop
 80058e2:	e000      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 80058e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3710      	adds	r7, #16
 80058fc:	46bd      	mov	sp, r7
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	ffceff88 	.word	0xffceff88
 8005904:	00100040 	.word	0x00100040
 8005908:	00100030 	.word	0x00100030
 800590c:	00100020 	.word	0x00100020

08005910 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005918:	bf00      	nop
 800591a:	370c      	adds	r7, #12
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005924:	b480      	push	{r7}
 8005926:	b083      	sub	sp, #12
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800592c:	bf00      	nop
 800592e:	370c      	adds	r7, #12
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a40      	ldr	r2, [pc, #256]	; (8005a74 <TIM_Base_SetConfig+0x114>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d013      	beq.n	80059a0 <TIM_Base_SetConfig+0x40>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800597e:	d00f      	beq.n	80059a0 <TIM_Base_SetConfig+0x40>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a3d      	ldr	r2, [pc, #244]	; (8005a78 <TIM_Base_SetConfig+0x118>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d00b      	beq.n	80059a0 <TIM_Base_SetConfig+0x40>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a3c      	ldr	r2, [pc, #240]	; (8005a7c <TIM_Base_SetConfig+0x11c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d007      	beq.n	80059a0 <TIM_Base_SetConfig+0x40>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a3b      	ldr	r2, [pc, #236]	; (8005a80 <TIM_Base_SetConfig+0x120>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d003      	beq.n	80059a0 <TIM_Base_SetConfig+0x40>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a3a      	ldr	r2, [pc, #232]	; (8005a84 <TIM_Base_SetConfig+0x124>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d108      	bne.n	80059b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a2f      	ldr	r2, [pc, #188]	; (8005a74 <TIM_Base_SetConfig+0x114>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d01f      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059c0:	d01b      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a2c      	ldr	r2, [pc, #176]	; (8005a78 <TIM_Base_SetConfig+0x118>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d017      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a2b      	ldr	r2, [pc, #172]	; (8005a7c <TIM_Base_SetConfig+0x11c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d013      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a2a      	ldr	r2, [pc, #168]	; (8005a80 <TIM_Base_SetConfig+0x120>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00f      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a29      	ldr	r2, [pc, #164]	; (8005a84 <TIM_Base_SetConfig+0x124>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00b      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a28      	ldr	r2, [pc, #160]	; (8005a88 <TIM_Base_SetConfig+0x128>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d007      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a27      	ldr	r2, [pc, #156]	; (8005a8c <TIM_Base_SetConfig+0x12c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d003      	beq.n	80059fa <TIM_Base_SetConfig+0x9a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a26      	ldr	r2, [pc, #152]	; (8005a90 <TIM_Base_SetConfig+0x130>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d108      	bne.n	8005a0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a10      	ldr	r2, [pc, #64]	; (8005a74 <TIM_Base_SetConfig+0x114>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00f      	beq.n	8005a58 <TIM_Base_SetConfig+0xf8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a12      	ldr	r2, [pc, #72]	; (8005a84 <TIM_Base_SetConfig+0x124>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d00b      	beq.n	8005a58 <TIM_Base_SetConfig+0xf8>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	4a11      	ldr	r2, [pc, #68]	; (8005a88 <TIM_Base_SetConfig+0x128>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d007      	beq.n	8005a58 <TIM_Base_SetConfig+0xf8>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a10      	ldr	r2, [pc, #64]	; (8005a8c <TIM_Base_SetConfig+0x12c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d003      	beq.n	8005a58 <TIM_Base_SetConfig+0xf8>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a0f      	ldr	r2, [pc, #60]	; (8005a90 <TIM_Base_SetConfig+0x130>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d103      	bne.n	8005a60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	691a      	ldr	r2, [r3, #16]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2201      	movs	r2, #1
 8005a64:	615a      	str	r2, [r3, #20]
}
 8005a66:	bf00      	nop
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40010000 	.word	0x40010000
 8005a78:	40000400 	.word	0x40000400
 8005a7c:	40000800 	.word	0x40000800
 8005a80:	40000c00 	.word	0x40000c00
 8005a84:	40010400 	.word	0x40010400
 8005a88:	40014000 	.word	0x40014000
 8005a8c:	40014400 	.word	0x40014400
 8005a90:	40014800 	.word	0x40014800

08005a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	f023 0201 	bic.w	r2, r3, #1
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4b37      	ldr	r3, [pc, #220]	; (8005b9c <TIM_OC1_SetConfig+0x108>)
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f023 0303 	bic.w	r3, r3, #3
 8005aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f023 0302 	bic.w	r3, r3, #2
 8005adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a2d      	ldr	r2, [pc, #180]	; (8005ba0 <TIM_OC1_SetConfig+0x10c>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d00f      	beq.n	8005b10 <TIM_OC1_SetConfig+0x7c>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a2c      	ldr	r2, [pc, #176]	; (8005ba4 <TIM_OC1_SetConfig+0x110>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00b      	beq.n	8005b10 <TIM_OC1_SetConfig+0x7c>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a2b      	ldr	r2, [pc, #172]	; (8005ba8 <TIM_OC1_SetConfig+0x114>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d007      	beq.n	8005b10 <TIM_OC1_SetConfig+0x7c>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a2a      	ldr	r2, [pc, #168]	; (8005bac <TIM_OC1_SetConfig+0x118>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d003      	beq.n	8005b10 <TIM_OC1_SetConfig+0x7c>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a29      	ldr	r2, [pc, #164]	; (8005bb0 <TIM_OC1_SetConfig+0x11c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d10c      	bne.n	8005b2a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f023 0308 	bic.w	r3, r3, #8
 8005b16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f023 0304 	bic.w	r3, r3, #4
 8005b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a1c      	ldr	r2, [pc, #112]	; (8005ba0 <TIM_OC1_SetConfig+0x10c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00f      	beq.n	8005b52 <TIM_OC1_SetConfig+0xbe>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a1b      	ldr	r2, [pc, #108]	; (8005ba4 <TIM_OC1_SetConfig+0x110>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00b      	beq.n	8005b52 <TIM_OC1_SetConfig+0xbe>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a1a      	ldr	r2, [pc, #104]	; (8005ba8 <TIM_OC1_SetConfig+0x114>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d007      	beq.n	8005b52 <TIM_OC1_SetConfig+0xbe>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a19      	ldr	r2, [pc, #100]	; (8005bac <TIM_OC1_SetConfig+0x118>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d003      	beq.n	8005b52 <TIM_OC1_SetConfig+0xbe>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a18      	ldr	r2, [pc, #96]	; (8005bb0 <TIM_OC1_SetConfig+0x11c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d111      	bne.n	8005b76 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	621a      	str	r2, [r3, #32]
}
 8005b90:	bf00      	nop
 8005b92:	371c      	adds	r7, #28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	fffeff8f 	.word	0xfffeff8f
 8005ba0:	40010000 	.word	0x40010000
 8005ba4:	40010400 	.word	0x40010400
 8005ba8:	40014000 	.word	0x40014000
 8005bac:	40014400 	.word	0x40014400
 8005bb0:	40014800 	.word	0x40014800

08005bb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	f023 0210 	bic.w	r2, r3, #16
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	4b34      	ldr	r3, [pc, #208]	; (8005cb0 <TIM_OC2_SetConfig+0xfc>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f023 0320 	bic.w	r3, r3, #32
 8005bfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	011b      	lsls	r3, r3, #4
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a29      	ldr	r2, [pc, #164]	; (8005cb4 <TIM_OC2_SetConfig+0x100>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_OC2_SetConfig+0x68>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a28      	ldr	r2, [pc, #160]	; (8005cb8 <TIM_OC2_SetConfig+0x104>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d10d      	bne.n	8005c38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	011b      	lsls	r3, r3, #4
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c36:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a1e      	ldr	r2, [pc, #120]	; (8005cb4 <TIM_OC2_SetConfig+0x100>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d00f      	beq.n	8005c60 <TIM_OC2_SetConfig+0xac>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a1d      	ldr	r2, [pc, #116]	; (8005cb8 <TIM_OC2_SetConfig+0x104>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00b      	beq.n	8005c60 <TIM_OC2_SetConfig+0xac>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a1c      	ldr	r2, [pc, #112]	; (8005cbc <TIM_OC2_SetConfig+0x108>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d007      	beq.n	8005c60 <TIM_OC2_SetConfig+0xac>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a1b      	ldr	r2, [pc, #108]	; (8005cc0 <TIM_OC2_SetConfig+0x10c>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_OC2_SetConfig+0xac>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a1a      	ldr	r2, [pc, #104]	; (8005cc4 <TIM_OC2_SetConfig+0x110>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d113      	bne.n	8005c88 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	621a      	str	r2, [r3, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	371c      	adds	r7, #28
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	feff8fff 	.word	0xfeff8fff
 8005cb4:	40010000 	.word	0x40010000
 8005cb8:	40010400 	.word	0x40010400
 8005cbc:	40014000 	.word	0x40014000
 8005cc0:	40014400 	.word	0x40014400
 8005cc4:	40014800 	.word	0x40014800

08005cc8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f023 0303 	bic.w	r3, r3, #3
 8005cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	021b      	lsls	r3, r3, #8
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a27      	ldr	r2, [pc, #156]	; (8005dc0 <TIM_OC3_SetConfig+0xf8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d003      	beq.n	8005d2e <TIM_OC3_SetConfig+0x66>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a26      	ldr	r2, [pc, #152]	; (8005dc4 <TIM_OC3_SetConfig+0xfc>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10d      	bne.n	8005d4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	021b      	lsls	r3, r3, #8
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a1c      	ldr	r2, [pc, #112]	; (8005dc0 <TIM_OC3_SetConfig+0xf8>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d00f      	beq.n	8005d72 <TIM_OC3_SetConfig+0xaa>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a1b      	ldr	r2, [pc, #108]	; (8005dc4 <TIM_OC3_SetConfig+0xfc>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00b      	beq.n	8005d72 <TIM_OC3_SetConfig+0xaa>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a1a      	ldr	r2, [pc, #104]	; (8005dc8 <TIM_OC3_SetConfig+0x100>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d007      	beq.n	8005d72 <TIM_OC3_SetConfig+0xaa>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a19      	ldr	r2, [pc, #100]	; (8005dcc <TIM_OC3_SetConfig+0x104>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d003      	beq.n	8005d72 <TIM_OC3_SetConfig+0xaa>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a18      	ldr	r2, [pc, #96]	; (8005dd0 <TIM_OC3_SetConfig+0x108>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d113      	bne.n	8005d9a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	621a      	str	r2, [r3, #32]
}
 8005db4:	bf00      	nop
 8005db6:	371c      	adds	r7, #28
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	40010000 	.word	0x40010000
 8005dc4:	40010400 	.word	0x40010400
 8005dc8:	40014000 	.word	0x40014000
 8005dcc:	40014400 	.word	0x40014400
 8005dd0:	40014800 	.word	0x40014800

08005dd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b087      	sub	sp, #28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	021b      	lsls	r3, r3, #8
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	031b      	lsls	r3, r3, #12
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	4a18      	ldr	r2, [pc, #96]	; (8005e90 <TIM_OC4_SetConfig+0xbc>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d00f      	beq.n	8005e54 <TIM_OC4_SetConfig+0x80>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a17      	ldr	r2, [pc, #92]	; (8005e94 <TIM_OC4_SetConfig+0xc0>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d00b      	beq.n	8005e54 <TIM_OC4_SetConfig+0x80>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a16      	ldr	r2, [pc, #88]	; (8005e98 <TIM_OC4_SetConfig+0xc4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d007      	beq.n	8005e54 <TIM_OC4_SetConfig+0x80>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a15      	ldr	r2, [pc, #84]	; (8005e9c <TIM_OC4_SetConfig+0xc8>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d003      	beq.n	8005e54 <TIM_OC4_SetConfig+0x80>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a14      	ldr	r2, [pc, #80]	; (8005ea0 <TIM_OC4_SetConfig+0xcc>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d109      	bne.n	8005e68 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	019b      	lsls	r3, r3, #6
 8005e62:	697a      	ldr	r2, [r7, #20]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	621a      	str	r2, [r3, #32]
}
 8005e82:	bf00      	nop
 8005e84:	371c      	adds	r7, #28
 8005e86:	46bd      	mov	sp, r7
 8005e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	40010000 	.word	0x40010000
 8005e94:	40010400 	.word	0x40010400
 8005e98:	40014000 	.word	0x40014000
 8005e9c:	40014400 	.word	0x40014400
 8005ea0:	40014800 	.word	0x40014800

08005ea4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ed2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005ee4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	041b      	lsls	r3, r3, #16
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a17      	ldr	r2, [pc, #92]	; (8005f54 <TIM_OC5_SetConfig+0xb0>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d00f      	beq.n	8005f1a <TIM_OC5_SetConfig+0x76>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a16      	ldr	r2, [pc, #88]	; (8005f58 <TIM_OC5_SetConfig+0xb4>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d00b      	beq.n	8005f1a <TIM_OC5_SetConfig+0x76>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a15      	ldr	r2, [pc, #84]	; (8005f5c <TIM_OC5_SetConfig+0xb8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d007      	beq.n	8005f1a <TIM_OC5_SetConfig+0x76>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a14      	ldr	r2, [pc, #80]	; (8005f60 <TIM_OC5_SetConfig+0xbc>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d003      	beq.n	8005f1a <TIM_OC5_SetConfig+0x76>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a13      	ldr	r2, [pc, #76]	; (8005f64 <TIM_OC5_SetConfig+0xc0>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d109      	bne.n	8005f2e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	695b      	ldr	r3, [r3, #20]
 8005f26:	021b      	lsls	r3, r3, #8
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	685a      	ldr	r2, [r3, #4]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	621a      	str	r2, [r3, #32]
}
 8005f48:	bf00      	nop
 8005f4a:	371c      	adds	r7, #28
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40010400 	.word	0x40010400
 8005f5c:	40014000 	.word	0x40014000
 8005f60:	40014400 	.word	0x40014400
 8005f64:	40014800 	.word	0x40014800

08005f68 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	021b      	lsls	r3, r3, #8
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005faa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	051b      	lsls	r3, r3, #20
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a18      	ldr	r2, [pc, #96]	; (800601c <TIM_OC6_SetConfig+0xb4>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d00f      	beq.n	8005fe0 <TIM_OC6_SetConfig+0x78>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a17      	ldr	r2, [pc, #92]	; (8006020 <TIM_OC6_SetConfig+0xb8>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d00b      	beq.n	8005fe0 <TIM_OC6_SetConfig+0x78>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	4a16      	ldr	r2, [pc, #88]	; (8006024 <TIM_OC6_SetConfig+0xbc>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d007      	beq.n	8005fe0 <TIM_OC6_SetConfig+0x78>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a15      	ldr	r2, [pc, #84]	; (8006028 <TIM_OC6_SetConfig+0xc0>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d003      	beq.n	8005fe0 <TIM_OC6_SetConfig+0x78>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a14      	ldr	r2, [pc, #80]	; (800602c <TIM_OC6_SetConfig+0xc4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d109      	bne.n	8005ff4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005fe6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	695b      	ldr	r3, [r3, #20]
 8005fec:	029b      	lsls	r3, r3, #10
 8005fee:	697a      	ldr	r2, [r7, #20]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	621a      	str	r2, [r3, #32]
}
 800600e:	bf00      	nop
 8006010:	371c      	adds	r7, #28
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	40010000 	.word	0x40010000
 8006020:	40010400 	.word	0x40010400
 8006024:	40014000 	.word	0x40014000
 8006028:	40014400 	.word	0x40014400
 800602c:	40014800 	.word	0x40014800

08006030 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a1b      	ldr	r3, [r3, #32]
 8006046:	f023 0201 	bic.w	r2, r3, #1
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800605a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	011b      	lsls	r3, r3, #4
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	4313      	orrs	r3, r2
 8006064:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f023 030a 	bic.w	r3, r3, #10
 800606c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	4313      	orrs	r3, r2
 8006074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	693a      	ldr	r2, [r7, #16]
 800607a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	621a      	str	r2, [r3, #32]
}
 8006082:	bf00      	nop
 8006084:	371c      	adds	r7, #28
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800608e:	b480      	push	{r7}
 8006090:	b087      	sub	sp, #28
 8006092:	af00      	add	r7, sp, #0
 8006094:	60f8      	str	r0, [r7, #12]
 8006096:	60b9      	str	r1, [r7, #8]
 8006098:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6a1b      	ldr	r3, [r3, #32]
 800609e:	f023 0210 	bic.w	r2, r3, #16
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	699b      	ldr	r3, [r3, #24]
 80060aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	031b      	lsls	r3, r3, #12
 80060be:	697a      	ldr	r2, [r7, #20]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	621a      	str	r2, [r3, #32]
}
 80060e2:	bf00      	nop
 80060e4:	371c      	adds	r7, #28
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
	...

080060f0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	4b09      	ldr	r3, [pc, #36]	; (8006128 <TIM_ITRx_SetConfig+0x38>)
 8006104:	4013      	ands	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006108:	683a      	ldr	r2, [r7, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	4313      	orrs	r3, r2
 800610e:	f043 0307 	orr.w	r3, r3, #7
 8006112:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	609a      	str	r2, [r3, #8]
}
 800611a:	bf00      	nop
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop
 8006128:	ffcfff8f 	.word	0xffcfff8f

0800612c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
 8006138:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006146:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	021a      	lsls	r2, r3, #8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	431a      	orrs	r2, r3
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	4313      	orrs	r3, r2
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	697a      	ldr	r2, [r7, #20]
 800615e:	609a      	str	r2, [r3, #8]
}
 8006160:	bf00      	nop
 8006162:	371c      	adds	r7, #28
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f003 031f 	and.w	r3, r3, #31
 800617e:	2201      	movs	r2, #1
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a1a      	ldr	r2, [r3, #32]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	43db      	mvns	r3, r3
 800618e:	401a      	ands	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6a1a      	ldr	r2, [r3, #32]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 031f 	and.w	r3, r3, #31
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	fa01 f303 	lsl.w	r3, r1, r3
 80061a4:	431a      	orrs	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	621a      	str	r2, [r3, #32]
}
 80061aa:	bf00      	nop
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr
	...

080061b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061cc:	2302      	movs	r3, #2
 80061ce:	e068      	b.n	80062a2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a2e      	ldr	r2, [pc, #184]	; (80062b0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d004      	beq.n	8006204 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a2d      	ldr	r2, [pc, #180]	; (80062b4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d108      	bne.n	8006216 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800620a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	4313      	orrs	r3, r2
 8006214:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800621c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	4313      	orrs	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a1e      	ldr	r2, [pc, #120]	; (80062b0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d01d      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006242:	d018      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a1b      	ldr	r2, [pc, #108]	; (80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d013      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a1a      	ldr	r2, [pc, #104]	; (80062bc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00e      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a18      	ldr	r2, [pc, #96]	; (80062c0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d009      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a13      	ldr	r2, [pc, #76]	; (80062b4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d004      	beq.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a14      	ldr	r2, [pc, #80]	; (80062c4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d10c      	bne.n	8006290 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800627c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	4313      	orrs	r3, r2
 8006286:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3714      	adds	r7, #20
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	40010000 	.word	0x40010000
 80062b4:	40010400 	.word	0x40010400
 80062b8:	40000400 	.word	0x40000400
 80062bc:	40000800 	.word	0x40000800
 80062c0:	40000c00 	.word	0x40000c00
 80062c4:	40001800 	.word	0x40001800

080062c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e042      	b.n	800639c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800631c:	2b00      	cmp	r3, #0
 800631e:	d106      	bne.n	800632e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2200      	movs	r2, #0
 8006324:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7fa ff4f 	bl	80011cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2224      	movs	r2, #36	; 0x24
 8006332:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f022 0201 	bic.w	r2, r2, #1
 8006344:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 f82c 	bl	80063a4 <UART_SetConfig>
 800634c:	4603      	mov	r3, r0
 800634e:	2b01      	cmp	r3, #1
 8006350:	d101      	bne.n	8006356 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e022      	b.n	800639c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800635a:	2b00      	cmp	r3, #0
 800635c:	d002      	beq.n	8006364 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 fd80 	bl	8006e64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	685a      	ldr	r2, [r3, #4]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006372:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689a      	ldr	r2, [r3, #8]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006382:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f042 0201 	orr.w	r2, r2, #1
 8006392:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fe07 	bl	8006fa8 <UART_CheckIdleState>
 800639a:	4603      	mov	r3, r0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3708      	adds	r7, #8
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063a4:	b5b0      	push	{r4, r5, r7, lr}
 80063a6:	b08e      	sub	sp, #56	; 0x38
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	431a      	orrs	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	431a      	orrs	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	4bbf      	ldr	r3, [pc, #764]	; (80066d0 <UART_SetConfig+0x32c>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6812      	ldr	r2, [r2, #0]
 80063d8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80063da:	430b      	orrs	r3, r1
 80063dc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68da      	ldr	r2, [r3, #12]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4ab5      	ldr	r2, [pc, #724]	; (80066d4 <UART_SetConfig+0x330>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d004      	beq.n	800640e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800640a:	4313      	orrs	r3, r2
 800640c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	4bb0      	ldr	r3, [pc, #704]	; (80066d8 <UART_SetConfig+0x334>)
 8006416:	4013      	ands	r3, r2
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	6812      	ldr	r2, [r2, #0]
 800641c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800641e:	430b      	orrs	r3, r1
 8006420:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006428:	f023 010f 	bic.w	r1, r3, #15
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4aa7      	ldr	r2, [pc, #668]	; (80066dc <UART_SetConfig+0x338>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d176      	bne.n	8006530 <UART_SetConfig+0x18c>
 8006442:	4ba7      	ldr	r3, [pc, #668]	; (80066e0 <UART_SetConfig+0x33c>)
 8006444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006446:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800644a:	2b28      	cmp	r3, #40	; 0x28
 800644c:	d86c      	bhi.n	8006528 <UART_SetConfig+0x184>
 800644e:	a201      	add	r2, pc, #4	; (adr r2, 8006454 <UART_SetConfig+0xb0>)
 8006450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006454:	080064f9 	.word	0x080064f9
 8006458:	08006529 	.word	0x08006529
 800645c:	08006529 	.word	0x08006529
 8006460:	08006529 	.word	0x08006529
 8006464:	08006529 	.word	0x08006529
 8006468:	08006529 	.word	0x08006529
 800646c:	08006529 	.word	0x08006529
 8006470:	08006529 	.word	0x08006529
 8006474:	08006501 	.word	0x08006501
 8006478:	08006529 	.word	0x08006529
 800647c:	08006529 	.word	0x08006529
 8006480:	08006529 	.word	0x08006529
 8006484:	08006529 	.word	0x08006529
 8006488:	08006529 	.word	0x08006529
 800648c:	08006529 	.word	0x08006529
 8006490:	08006529 	.word	0x08006529
 8006494:	08006509 	.word	0x08006509
 8006498:	08006529 	.word	0x08006529
 800649c:	08006529 	.word	0x08006529
 80064a0:	08006529 	.word	0x08006529
 80064a4:	08006529 	.word	0x08006529
 80064a8:	08006529 	.word	0x08006529
 80064ac:	08006529 	.word	0x08006529
 80064b0:	08006529 	.word	0x08006529
 80064b4:	08006511 	.word	0x08006511
 80064b8:	08006529 	.word	0x08006529
 80064bc:	08006529 	.word	0x08006529
 80064c0:	08006529 	.word	0x08006529
 80064c4:	08006529 	.word	0x08006529
 80064c8:	08006529 	.word	0x08006529
 80064cc:	08006529 	.word	0x08006529
 80064d0:	08006529 	.word	0x08006529
 80064d4:	08006519 	.word	0x08006519
 80064d8:	08006529 	.word	0x08006529
 80064dc:	08006529 	.word	0x08006529
 80064e0:	08006529 	.word	0x08006529
 80064e4:	08006529 	.word	0x08006529
 80064e8:	08006529 	.word	0x08006529
 80064ec:	08006529 	.word	0x08006529
 80064f0:	08006529 	.word	0x08006529
 80064f4:	08006521 	.word	0x08006521
 80064f8:	2301      	movs	r3, #1
 80064fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80064fe:	e222      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006500:	2304      	movs	r3, #4
 8006502:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006506:	e21e      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006508:	2308      	movs	r3, #8
 800650a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800650e:	e21a      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006510:	2310      	movs	r3, #16
 8006512:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006516:	e216      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006518:	2320      	movs	r3, #32
 800651a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800651e:	e212      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006520:	2340      	movs	r3, #64	; 0x40
 8006522:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006526:	e20e      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006528:	2380      	movs	r3, #128	; 0x80
 800652a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800652e:	e20a      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a6b      	ldr	r2, [pc, #428]	; (80066e4 <UART_SetConfig+0x340>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d130      	bne.n	800659c <UART_SetConfig+0x1f8>
 800653a:	4b69      	ldr	r3, [pc, #420]	; (80066e0 <UART_SetConfig+0x33c>)
 800653c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800653e:	f003 0307 	and.w	r3, r3, #7
 8006542:	2b05      	cmp	r3, #5
 8006544:	d826      	bhi.n	8006594 <UART_SetConfig+0x1f0>
 8006546:	a201      	add	r2, pc, #4	; (adr r2, 800654c <UART_SetConfig+0x1a8>)
 8006548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654c:	08006565 	.word	0x08006565
 8006550:	0800656d 	.word	0x0800656d
 8006554:	08006575 	.word	0x08006575
 8006558:	0800657d 	.word	0x0800657d
 800655c:	08006585 	.word	0x08006585
 8006560:	0800658d 	.word	0x0800658d
 8006564:	2300      	movs	r3, #0
 8006566:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800656a:	e1ec      	b.n	8006946 <UART_SetConfig+0x5a2>
 800656c:	2304      	movs	r3, #4
 800656e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006572:	e1e8      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006574:	2308      	movs	r3, #8
 8006576:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800657a:	e1e4      	b.n	8006946 <UART_SetConfig+0x5a2>
 800657c:	2310      	movs	r3, #16
 800657e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006582:	e1e0      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006584:	2320      	movs	r3, #32
 8006586:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800658a:	e1dc      	b.n	8006946 <UART_SetConfig+0x5a2>
 800658c:	2340      	movs	r3, #64	; 0x40
 800658e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006592:	e1d8      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006594:	2380      	movs	r3, #128	; 0x80
 8006596:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800659a:	e1d4      	b.n	8006946 <UART_SetConfig+0x5a2>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a51      	ldr	r2, [pc, #324]	; (80066e8 <UART_SetConfig+0x344>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d130      	bne.n	8006608 <UART_SetConfig+0x264>
 80065a6:	4b4e      	ldr	r3, [pc, #312]	; (80066e0 <UART_SetConfig+0x33c>)
 80065a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065aa:	f003 0307 	and.w	r3, r3, #7
 80065ae:	2b05      	cmp	r3, #5
 80065b0:	d826      	bhi.n	8006600 <UART_SetConfig+0x25c>
 80065b2:	a201      	add	r2, pc, #4	; (adr r2, 80065b8 <UART_SetConfig+0x214>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	080065d1 	.word	0x080065d1
 80065bc:	080065d9 	.word	0x080065d9
 80065c0:	080065e1 	.word	0x080065e1
 80065c4:	080065e9 	.word	0x080065e9
 80065c8:	080065f1 	.word	0x080065f1
 80065cc:	080065f9 	.word	0x080065f9
 80065d0:	2300      	movs	r3, #0
 80065d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065d6:	e1b6      	b.n	8006946 <UART_SetConfig+0x5a2>
 80065d8:	2304      	movs	r3, #4
 80065da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065de:	e1b2      	b.n	8006946 <UART_SetConfig+0x5a2>
 80065e0:	2308      	movs	r3, #8
 80065e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065e6:	e1ae      	b.n	8006946 <UART_SetConfig+0x5a2>
 80065e8:	2310      	movs	r3, #16
 80065ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065ee:	e1aa      	b.n	8006946 <UART_SetConfig+0x5a2>
 80065f0:	2320      	movs	r3, #32
 80065f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065f6:	e1a6      	b.n	8006946 <UART_SetConfig+0x5a2>
 80065f8:	2340      	movs	r3, #64	; 0x40
 80065fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80065fe:	e1a2      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006600:	2380      	movs	r3, #128	; 0x80
 8006602:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006606:	e19e      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a37      	ldr	r2, [pc, #220]	; (80066ec <UART_SetConfig+0x348>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d130      	bne.n	8006674 <UART_SetConfig+0x2d0>
 8006612:	4b33      	ldr	r3, [pc, #204]	; (80066e0 <UART_SetConfig+0x33c>)
 8006614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006616:	f003 0307 	and.w	r3, r3, #7
 800661a:	2b05      	cmp	r3, #5
 800661c:	d826      	bhi.n	800666c <UART_SetConfig+0x2c8>
 800661e:	a201      	add	r2, pc, #4	; (adr r2, 8006624 <UART_SetConfig+0x280>)
 8006620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006624:	0800663d 	.word	0x0800663d
 8006628:	08006645 	.word	0x08006645
 800662c:	0800664d 	.word	0x0800664d
 8006630:	08006655 	.word	0x08006655
 8006634:	0800665d 	.word	0x0800665d
 8006638:	08006665 	.word	0x08006665
 800663c:	2300      	movs	r3, #0
 800663e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006642:	e180      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006644:	2304      	movs	r3, #4
 8006646:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800664a:	e17c      	b.n	8006946 <UART_SetConfig+0x5a2>
 800664c:	2308      	movs	r3, #8
 800664e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006652:	e178      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006654:	2310      	movs	r3, #16
 8006656:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800665a:	e174      	b.n	8006946 <UART_SetConfig+0x5a2>
 800665c:	2320      	movs	r3, #32
 800665e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006662:	e170      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006664:	2340      	movs	r3, #64	; 0x40
 8006666:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800666a:	e16c      	b.n	8006946 <UART_SetConfig+0x5a2>
 800666c:	2380      	movs	r3, #128	; 0x80
 800666e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006672:	e168      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a1d      	ldr	r2, [pc, #116]	; (80066f0 <UART_SetConfig+0x34c>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d142      	bne.n	8006704 <UART_SetConfig+0x360>
 800667e:	4b18      	ldr	r3, [pc, #96]	; (80066e0 <UART_SetConfig+0x33c>)
 8006680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006682:	f003 0307 	and.w	r3, r3, #7
 8006686:	2b05      	cmp	r3, #5
 8006688:	d838      	bhi.n	80066fc <UART_SetConfig+0x358>
 800668a:	a201      	add	r2, pc, #4	; (adr r2, 8006690 <UART_SetConfig+0x2ec>)
 800668c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006690:	080066a9 	.word	0x080066a9
 8006694:	080066b1 	.word	0x080066b1
 8006698:	080066b9 	.word	0x080066b9
 800669c:	080066c1 	.word	0x080066c1
 80066a0:	080066c9 	.word	0x080066c9
 80066a4:	080066f5 	.word	0x080066f5
 80066a8:	2300      	movs	r3, #0
 80066aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066ae:	e14a      	b.n	8006946 <UART_SetConfig+0x5a2>
 80066b0:	2304      	movs	r3, #4
 80066b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066b6:	e146      	b.n	8006946 <UART_SetConfig+0x5a2>
 80066b8:	2308      	movs	r3, #8
 80066ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066be:	e142      	b.n	8006946 <UART_SetConfig+0x5a2>
 80066c0:	2310      	movs	r3, #16
 80066c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066c6:	e13e      	b.n	8006946 <UART_SetConfig+0x5a2>
 80066c8:	2320      	movs	r3, #32
 80066ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066ce:	e13a      	b.n	8006946 <UART_SetConfig+0x5a2>
 80066d0:	cfff69f3 	.word	0xcfff69f3
 80066d4:	58000c00 	.word	0x58000c00
 80066d8:	11fff4ff 	.word	0x11fff4ff
 80066dc:	40011000 	.word	0x40011000
 80066e0:	58024400 	.word	0x58024400
 80066e4:	40004400 	.word	0x40004400
 80066e8:	40004800 	.word	0x40004800
 80066ec:	40004c00 	.word	0x40004c00
 80066f0:	40005000 	.word	0x40005000
 80066f4:	2340      	movs	r3, #64	; 0x40
 80066f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80066fa:	e124      	b.n	8006946 <UART_SetConfig+0x5a2>
 80066fc:	2380      	movs	r3, #128	; 0x80
 80066fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006702:	e120      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4acc      	ldr	r2, [pc, #816]	; (8006a3c <UART_SetConfig+0x698>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d176      	bne.n	80067fc <UART_SetConfig+0x458>
 800670e:	4bcc      	ldr	r3, [pc, #816]	; (8006a40 <UART_SetConfig+0x69c>)
 8006710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006712:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006716:	2b28      	cmp	r3, #40	; 0x28
 8006718:	d86c      	bhi.n	80067f4 <UART_SetConfig+0x450>
 800671a:	a201      	add	r2, pc, #4	; (adr r2, 8006720 <UART_SetConfig+0x37c>)
 800671c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006720:	080067c5 	.word	0x080067c5
 8006724:	080067f5 	.word	0x080067f5
 8006728:	080067f5 	.word	0x080067f5
 800672c:	080067f5 	.word	0x080067f5
 8006730:	080067f5 	.word	0x080067f5
 8006734:	080067f5 	.word	0x080067f5
 8006738:	080067f5 	.word	0x080067f5
 800673c:	080067f5 	.word	0x080067f5
 8006740:	080067cd 	.word	0x080067cd
 8006744:	080067f5 	.word	0x080067f5
 8006748:	080067f5 	.word	0x080067f5
 800674c:	080067f5 	.word	0x080067f5
 8006750:	080067f5 	.word	0x080067f5
 8006754:	080067f5 	.word	0x080067f5
 8006758:	080067f5 	.word	0x080067f5
 800675c:	080067f5 	.word	0x080067f5
 8006760:	080067d5 	.word	0x080067d5
 8006764:	080067f5 	.word	0x080067f5
 8006768:	080067f5 	.word	0x080067f5
 800676c:	080067f5 	.word	0x080067f5
 8006770:	080067f5 	.word	0x080067f5
 8006774:	080067f5 	.word	0x080067f5
 8006778:	080067f5 	.word	0x080067f5
 800677c:	080067f5 	.word	0x080067f5
 8006780:	080067dd 	.word	0x080067dd
 8006784:	080067f5 	.word	0x080067f5
 8006788:	080067f5 	.word	0x080067f5
 800678c:	080067f5 	.word	0x080067f5
 8006790:	080067f5 	.word	0x080067f5
 8006794:	080067f5 	.word	0x080067f5
 8006798:	080067f5 	.word	0x080067f5
 800679c:	080067f5 	.word	0x080067f5
 80067a0:	080067e5 	.word	0x080067e5
 80067a4:	080067f5 	.word	0x080067f5
 80067a8:	080067f5 	.word	0x080067f5
 80067ac:	080067f5 	.word	0x080067f5
 80067b0:	080067f5 	.word	0x080067f5
 80067b4:	080067f5 	.word	0x080067f5
 80067b8:	080067f5 	.word	0x080067f5
 80067bc:	080067f5 	.word	0x080067f5
 80067c0:	080067ed 	.word	0x080067ed
 80067c4:	2301      	movs	r3, #1
 80067c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067ca:	e0bc      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067cc:	2304      	movs	r3, #4
 80067ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067d2:	e0b8      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067d4:	2308      	movs	r3, #8
 80067d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067da:	e0b4      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067dc:	2310      	movs	r3, #16
 80067de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067e2:	e0b0      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067e4:	2320      	movs	r3, #32
 80067e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067ea:	e0ac      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067ec:	2340      	movs	r3, #64	; 0x40
 80067ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067f2:	e0a8      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067f4:	2380      	movs	r3, #128	; 0x80
 80067f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80067fa:	e0a4      	b.n	8006946 <UART_SetConfig+0x5a2>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a90      	ldr	r2, [pc, #576]	; (8006a44 <UART_SetConfig+0x6a0>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d130      	bne.n	8006868 <UART_SetConfig+0x4c4>
 8006806:	4b8e      	ldr	r3, [pc, #568]	; (8006a40 <UART_SetConfig+0x69c>)
 8006808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800680a:	f003 0307 	and.w	r3, r3, #7
 800680e:	2b05      	cmp	r3, #5
 8006810:	d826      	bhi.n	8006860 <UART_SetConfig+0x4bc>
 8006812:	a201      	add	r2, pc, #4	; (adr r2, 8006818 <UART_SetConfig+0x474>)
 8006814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006818:	08006831 	.word	0x08006831
 800681c:	08006839 	.word	0x08006839
 8006820:	08006841 	.word	0x08006841
 8006824:	08006849 	.word	0x08006849
 8006828:	08006851 	.word	0x08006851
 800682c:	08006859 	.word	0x08006859
 8006830:	2300      	movs	r3, #0
 8006832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006836:	e086      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006838:	2304      	movs	r3, #4
 800683a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800683e:	e082      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006840:	2308      	movs	r3, #8
 8006842:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006846:	e07e      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006848:	2310      	movs	r3, #16
 800684a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800684e:	e07a      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006850:	2320      	movs	r3, #32
 8006852:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006856:	e076      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006858:	2340      	movs	r3, #64	; 0x40
 800685a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800685e:	e072      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006860:	2380      	movs	r3, #128	; 0x80
 8006862:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006866:	e06e      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a76      	ldr	r2, [pc, #472]	; (8006a48 <UART_SetConfig+0x6a4>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d130      	bne.n	80068d4 <UART_SetConfig+0x530>
 8006872:	4b73      	ldr	r3, [pc, #460]	; (8006a40 <UART_SetConfig+0x69c>)
 8006874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006876:	f003 0307 	and.w	r3, r3, #7
 800687a:	2b05      	cmp	r3, #5
 800687c:	d826      	bhi.n	80068cc <UART_SetConfig+0x528>
 800687e:	a201      	add	r2, pc, #4	; (adr r2, 8006884 <UART_SetConfig+0x4e0>)
 8006880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006884:	0800689d 	.word	0x0800689d
 8006888:	080068a5 	.word	0x080068a5
 800688c:	080068ad 	.word	0x080068ad
 8006890:	080068b5 	.word	0x080068b5
 8006894:	080068bd 	.word	0x080068bd
 8006898:	080068c5 	.word	0x080068c5
 800689c:	2300      	movs	r3, #0
 800689e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068a2:	e050      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068a4:	2304      	movs	r3, #4
 80068a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068aa:	e04c      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068ac:	2308      	movs	r3, #8
 80068ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068b2:	e048      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068b4:	2310      	movs	r3, #16
 80068b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ba:	e044      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068bc:	2320      	movs	r3, #32
 80068be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068c2:	e040      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068c4:	2340      	movs	r3, #64	; 0x40
 80068c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068ca:	e03c      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068cc:	2380      	movs	r3, #128	; 0x80
 80068ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80068d2:	e038      	b.n	8006946 <UART_SetConfig+0x5a2>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a5c      	ldr	r2, [pc, #368]	; (8006a4c <UART_SetConfig+0x6a8>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d130      	bne.n	8006940 <UART_SetConfig+0x59c>
 80068de:	4b58      	ldr	r3, [pc, #352]	; (8006a40 <UART_SetConfig+0x69c>)
 80068e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	2b05      	cmp	r3, #5
 80068e8:	d826      	bhi.n	8006938 <UART_SetConfig+0x594>
 80068ea:	a201      	add	r2, pc, #4	; (adr r2, 80068f0 <UART_SetConfig+0x54c>)
 80068ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f0:	08006909 	.word	0x08006909
 80068f4:	08006911 	.word	0x08006911
 80068f8:	08006919 	.word	0x08006919
 80068fc:	08006921 	.word	0x08006921
 8006900:	08006929 	.word	0x08006929
 8006904:	08006931 	.word	0x08006931
 8006908:	2302      	movs	r3, #2
 800690a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800690e:	e01a      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006910:	2304      	movs	r3, #4
 8006912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006916:	e016      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006918:	2308      	movs	r3, #8
 800691a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800691e:	e012      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006920:	2310      	movs	r3, #16
 8006922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006926:	e00e      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006928:	2320      	movs	r3, #32
 800692a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800692e:	e00a      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006930:	2340      	movs	r3, #64	; 0x40
 8006932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006936:	e006      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006938:	2380      	movs	r3, #128	; 0x80
 800693a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800693e:	e002      	b.n	8006946 <UART_SetConfig+0x5a2>
 8006940:	2380      	movs	r3, #128	; 0x80
 8006942:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a40      	ldr	r2, [pc, #256]	; (8006a4c <UART_SetConfig+0x6a8>)
 800694c:	4293      	cmp	r3, r2
 800694e:	f040 80ef 	bne.w	8006b30 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006952:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006956:	2b20      	cmp	r3, #32
 8006958:	dc46      	bgt.n	80069e8 <UART_SetConfig+0x644>
 800695a:	2b02      	cmp	r3, #2
 800695c:	f2c0 8081 	blt.w	8006a62 <UART_SetConfig+0x6be>
 8006960:	3b02      	subs	r3, #2
 8006962:	2b1e      	cmp	r3, #30
 8006964:	d87d      	bhi.n	8006a62 <UART_SetConfig+0x6be>
 8006966:	a201      	add	r2, pc, #4	; (adr r2, 800696c <UART_SetConfig+0x5c8>)
 8006968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800696c:	080069ef 	.word	0x080069ef
 8006970:	08006a63 	.word	0x08006a63
 8006974:	080069f7 	.word	0x080069f7
 8006978:	08006a63 	.word	0x08006a63
 800697c:	08006a63 	.word	0x08006a63
 8006980:	08006a63 	.word	0x08006a63
 8006984:	08006a07 	.word	0x08006a07
 8006988:	08006a63 	.word	0x08006a63
 800698c:	08006a63 	.word	0x08006a63
 8006990:	08006a63 	.word	0x08006a63
 8006994:	08006a63 	.word	0x08006a63
 8006998:	08006a63 	.word	0x08006a63
 800699c:	08006a63 	.word	0x08006a63
 80069a0:	08006a63 	.word	0x08006a63
 80069a4:	08006a17 	.word	0x08006a17
 80069a8:	08006a63 	.word	0x08006a63
 80069ac:	08006a63 	.word	0x08006a63
 80069b0:	08006a63 	.word	0x08006a63
 80069b4:	08006a63 	.word	0x08006a63
 80069b8:	08006a63 	.word	0x08006a63
 80069bc:	08006a63 	.word	0x08006a63
 80069c0:	08006a63 	.word	0x08006a63
 80069c4:	08006a63 	.word	0x08006a63
 80069c8:	08006a63 	.word	0x08006a63
 80069cc:	08006a63 	.word	0x08006a63
 80069d0:	08006a63 	.word	0x08006a63
 80069d4:	08006a63 	.word	0x08006a63
 80069d8:	08006a63 	.word	0x08006a63
 80069dc:	08006a63 	.word	0x08006a63
 80069e0:	08006a63 	.word	0x08006a63
 80069e4:	08006a55 	.word	0x08006a55
 80069e8:	2b40      	cmp	r3, #64	; 0x40
 80069ea:	d036      	beq.n	8006a5a <UART_SetConfig+0x6b6>
 80069ec:	e039      	b.n	8006a62 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80069ee:	f7fd fe43 	bl	8004678 <HAL_RCCEx_GetD3PCLK1Freq>
 80069f2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80069f4:	e03b      	b.n	8006a6e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069f6:	f107 0314 	add.w	r3, r7, #20
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7fd fe52 	bl	80046a4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a00:	69bb      	ldr	r3, [r7, #24]
 8006a02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a04:	e033      	b.n	8006a6e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a06:	f107 0308 	add.w	r3, r7, #8
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f7fd ff9e 	bl	800494c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a14:	e02b      	b.n	8006a6e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a16:	4b0a      	ldr	r3, [pc, #40]	; (8006a40 <UART_SetConfig+0x69c>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f003 0320 	and.w	r3, r3, #32
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d009      	beq.n	8006a36 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a22:	4b07      	ldr	r3, [pc, #28]	; (8006a40 <UART_SetConfig+0x69c>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	08db      	lsrs	r3, r3, #3
 8006a28:	f003 0303 	and.w	r3, r3, #3
 8006a2c:	4a08      	ldr	r2, [pc, #32]	; (8006a50 <UART_SetConfig+0x6ac>)
 8006a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a32:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a34:	e01b      	b.n	8006a6e <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8006a36:	4b06      	ldr	r3, [pc, #24]	; (8006a50 <UART_SetConfig+0x6ac>)
 8006a38:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a3a:	e018      	b.n	8006a6e <UART_SetConfig+0x6ca>
 8006a3c:	40011400 	.word	0x40011400
 8006a40:	58024400 	.word	0x58024400
 8006a44:	40007800 	.word	0x40007800
 8006a48:	40007c00 	.word	0x40007c00
 8006a4c:	58000c00 	.word	0x58000c00
 8006a50:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a54:	4bc4      	ldr	r3, [pc, #784]	; (8006d68 <UART_SetConfig+0x9c4>)
 8006a56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a58:	e009      	b.n	8006a6e <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a60:	e005      	b.n	8006a6e <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006a6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 81da 	beq.w	8006e2a <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	4abc      	ldr	r2, [pc, #752]	; (8006d6c <UART_SetConfig+0x9c8>)
 8006a7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a80:	461a      	mov	r2, r3
 8006a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a84:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a88:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	4413      	add	r3, r2
 8006a94:	6a3a      	ldr	r2, [r7, #32]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d305      	bcc.n	8006aa6 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006aa0:	6a3a      	ldr	r2, [r7, #32]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d903      	bls.n	8006aae <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006aac:	e1bd      	b.n	8006e2a <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f04f 0100 	mov.w	r1, #0
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aba:	4aac      	ldr	r2, [pc, #688]	; (8006d6c <UART_SetConfig+0x9c8>)
 8006abc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	f7f9 fc07 	bl	80002d8 <__aeabi_uldivmod>
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	4610      	mov	r0, r2
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	f04f 0200 	mov.w	r2, #0
 8006ad6:	f04f 0300 	mov.w	r3, #0
 8006ada:	020b      	lsls	r3, r1, #8
 8006adc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006ae0:	0202      	lsls	r2, r0, #8
 8006ae2:	6879      	ldr	r1, [r7, #4]
 8006ae4:	6849      	ldr	r1, [r1, #4]
 8006ae6:	0849      	lsrs	r1, r1, #1
 8006ae8:	4608      	mov	r0, r1
 8006aea:	f04f 0100 	mov.w	r1, #0
 8006aee:	1814      	adds	r4, r2, r0
 8006af0:	eb43 0501 	adc.w	r5, r3, r1
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	461a      	mov	r2, r3
 8006afa:	f04f 0300 	mov.w	r3, #0
 8006afe:	4620      	mov	r0, r4
 8006b00:	4629      	mov	r1, r5
 8006b02:	f7f9 fbe9 	bl	80002d8 <__aeabi_uldivmod>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b14:	d308      	bcc.n	8006b28 <UART_SetConfig+0x784>
 8006b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b1c:	d204      	bcs.n	8006b28 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b24:	60da      	str	r2, [r3, #12]
 8006b26:	e180      	b.n	8006e2a <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
 8006b2a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006b2e:	e17c      	b.n	8006e2a <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b38:	f040 80bf 	bne.w	8006cba <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8006b3c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006b40:	2b20      	cmp	r3, #32
 8006b42:	dc49      	bgt.n	8006bd8 <UART_SetConfig+0x834>
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	db7c      	blt.n	8006c42 <UART_SetConfig+0x89e>
 8006b48:	2b20      	cmp	r3, #32
 8006b4a:	d87a      	bhi.n	8006c42 <UART_SetConfig+0x89e>
 8006b4c:	a201      	add	r2, pc, #4	; (adr r2, 8006b54 <UART_SetConfig+0x7b0>)
 8006b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b52:	bf00      	nop
 8006b54:	08006bdf 	.word	0x08006bdf
 8006b58:	08006be7 	.word	0x08006be7
 8006b5c:	08006c43 	.word	0x08006c43
 8006b60:	08006c43 	.word	0x08006c43
 8006b64:	08006bef 	.word	0x08006bef
 8006b68:	08006c43 	.word	0x08006c43
 8006b6c:	08006c43 	.word	0x08006c43
 8006b70:	08006c43 	.word	0x08006c43
 8006b74:	08006bff 	.word	0x08006bff
 8006b78:	08006c43 	.word	0x08006c43
 8006b7c:	08006c43 	.word	0x08006c43
 8006b80:	08006c43 	.word	0x08006c43
 8006b84:	08006c43 	.word	0x08006c43
 8006b88:	08006c43 	.word	0x08006c43
 8006b8c:	08006c43 	.word	0x08006c43
 8006b90:	08006c43 	.word	0x08006c43
 8006b94:	08006c0f 	.word	0x08006c0f
 8006b98:	08006c43 	.word	0x08006c43
 8006b9c:	08006c43 	.word	0x08006c43
 8006ba0:	08006c43 	.word	0x08006c43
 8006ba4:	08006c43 	.word	0x08006c43
 8006ba8:	08006c43 	.word	0x08006c43
 8006bac:	08006c43 	.word	0x08006c43
 8006bb0:	08006c43 	.word	0x08006c43
 8006bb4:	08006c43 	.word	0x08006c43
 8006bb8:	08006c43 	.word	0x08006c43
 8006bbc:	08006c43 	.word	0x08006c43
 8006bc0:	08006c43 	.word	0x08006c43
 8006bc4:	08006c43 	.word	0x08006c43
 8006bc8:	08006c43 	.word	0x08006c43
 8006bcc:	08006c43 	.word	0x08006c43
 8006bd0:	08006c43 	.word	0x08006c43
 8006bd4:	08006c35 	.word	0x08006c35
 8006bd8:	2b40      	cmp	r3, #64	; 0x40
 8006bda:	d02e      	beq.n	8006c3a <UART_SetConfig+0x896>
 8006bdc:	e031      	b.n	8006c42 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bde:	f7fc fddf 	bl	80037a0 <HAL_RCC_GetPCLK1Freq>
 8006be2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006be4:	e033      	b.n	8006c4e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006be6:	f7fc fdf1 	bl	80037cc <HAL_RCC_GetPCLK2Freq>
 8006bea:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006bec:	e02f      	b.n	8006c4e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bee:	f107 0314 	add.w	r3, r7, #20
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	f7fd fd56 	bl	80046a4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006bfc:	e027      	b.n	8006c4e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bfe:	f107 0308 	add.w	r3, r7, #8
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fd fea2 	bl	800494c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c0c:	e01f      	b.n	8006c4e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c0e:	4b58      	ldr	r3, [pc, #352]	; (8006d70 <UART_SetConfig+0x9cc>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 0320 	and.w	r3, r3, #32
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d009      	beq.n	8006c2e <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006c1a:	4b55      	ldr	r3, [pc, #340]	; (8006d70 <UART_SetConfig+0x9cc>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	08db      	lsrs	r3, r3, #3
 8006c20:	f003 0303 	and.w	r3, r3, #3
 8006c24:	4a53      	ldr	r2, [pc, #332]	; (8006d74 <UART_SetConfig+0x9d0>)
 8006c26:	fa22 f303 	lsr.w	r3, r2, r3
 8006c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c2c:	e00f      	b.n	8006c4e <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8006c2e:	4b51      	ldr	r3, [pc, #324]	; (8006d74 <UART_SetConfig+0x9d0>)
 8006c30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c32:	e00c      	b.n	8006c4e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006c34:	4b4c      	ldr	r3, [pc, #304]	; (8006d68 <UART_SetConfig+0x9c4>)
 8006c36:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c38:	e009      	b.n	8006c4e <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c40:	e005      	b.n	8006c4e <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006c4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f000 80ea 	beq.w	8006e2a <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	4a44      	ldr	r2, [pc, #272]	; (8006d6c <UART_SetConfig+0x9c8>)
 8006c5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c60:	461a      	mov	r2, r3
 8006c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c64:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c68:	005a      	lsls	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	085b      	lsrs	r3, r3, #1
 8006c70:	441a      	add	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c80:	2b0f      	cmp	r3, #15
 8006c82:	d916      	bls.n	8006cb2 <UART_SetConfig+0x90e>
 8006c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c8a:	d212      	bcs.n	8006cb2 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	f023 030f 	bic.w	r3, r3, #15
 8006c94:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c98:	085b      	lsrs	r3, r3, #1
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	f003 0307 	and.w	r3, r3, #7
 8006ca0:	b29a      	uxth	r2, r3
 8006ca2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006cae:	60da      	str	r2, [r3, #12]
 8006cb0:	e0bb      	b.n	8006e2a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006cb8:	e0b7      	b.n	8006e2a <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006cbe:	2b20      	cmp	r3, #32
 8006cc0:	dc4a      	bgt.n	8006d58 <UART_SetConfig+0x9b4>
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f2c0 8086 	blt.w	8006dd4 <UART_SetConfig+0xa30>
 8006cc8:	2b20      	cmp	r3, #32
 8006cca:	f200 8083 	bhi.w	8006dd4 <UART_SetConfig+0xa30>
 8006cce:	a201      	add	r2, pc, #4	; (adr r2, 8006cd4 <UART_SetConfig+0x930>)
 8006cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd4:	08006d5f 	.word	0x08006d5f
 8006cd8:	08006d79 	.word	0x08006d79
 8006cdc:	08006dd5 	.word	0x08006dd5
 8006ce0:	08006dd5 	.word	0x08006dd5
 8006ce4:	08006d81 	.word	0x08006d81
 8006ce8:	08006dd5 	.word	0x08006dd5
 8006cec:	08006dd5 	.word	0x08006dd5
 8006cf0:	08006dd5 	.word	0x08006dd5
 8006cf4:	08006d91 	.word	0x08006d91
 8006cf8:	08006dd5 	.word	0x08006dd5
 8006cfc:	08006dd5 	.word	0x08006dd5
 8006d00:	08006dd5 	.word	0x08006dd5
 8006d04:	08006dd5 	.word	0x08006dd5
 8006d08:	08006dd5 	.word	0x08006dd5
 8006d0c:	08006dd5 	.word	0x08006dd5
 8006d10:	08006dd5 	.word	0x08006dd5
 8006d14:	08006da1 	.word	0x08006da1
 8006d18:	08006dd5 	.word	0x08006dd5
 8006d1c:	08006dd5 	.word	0x08006dd5
 8006d20:	08006dd5 	.word	0x08006dd5
 8006d24:	08006dd5 	.word	0x08006dd5
 8006d28:	08006dd5 	.word	0x08006dd5
 8006d2c:	08006dd5 	.word	0x08006dd5
 8006d30:	08006dd5 	.word	0x08006dd5
 8006d34:	08006dd5 	.word	0x08006dd5
 8006d38:	08006dd5 	.word	0x08006dd5
 8006d3c:	08006dd5 	.word	0x08006dd5
 8006d40:	08006dd5 	.word	0x08006dd5
 8006d44:	08006dd5 	.word	0x08006dd5
 8006d48:	08006dd5 	.word	0x08006dd5
 8006d4c:	08006dd5 	.word	0x08006dd5
 8006d50:	08006dd5 	.word	0x08006dd5
 8006d54:	08006dc7 	.word	0x08006dc7
 8006d58:	2b40      	cmp	r3, #64	; 0x40
 8006d5a:	d037      	beq.n	8006dcc <UART_SetConfig+0xa28>
 8006d5c:	e03a      	b.n	8006dd4 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d5e:	f7fc fd1f 	bl	80037a0 <HAL_RCC_GetPCLK1Freq>
 8006d62:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006d64:	e03c      	b.n	8006de0 <UART_SetConfig+0xa3c>
 8006d66:	bf00      	nop
 8006d68:	003d0900 	.word	0x003d0900
 8006d6c:	08007b18 	.word	0x08007b18
 8006d70:	58024400 	.word	0x58024400
 8006d74:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d78:	f7fc fd28 	bl	80037cc <HAL_RCC_GetPCLK2Freq>
 8006d7c:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006d7e:	e02f      	b.n	8006de0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d80:	f107 0314 	add.w	r3, r7, #20
 8006d84:	4618      	mov	r0, r3
 8006d86:	f7fd fc8d 	bl	80046a4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d8e:	e027      	b.n	8006de0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d90:	f107 0308 	add.w	r3, r7, #8
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7fd fdd9 	bl	800494c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006d9e:	e01f      	b.n	8006de0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006da0:	4b2c      	ldr	r3, [pc, #176]	; (8006e54 <UART_SetConfig+0xab0>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0320 	and.w	r3, r3, #32
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d009      	beq.n	8006dc0 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006dac:	4b29      	ldr	r3, [pc, #164]	; (8006e54 <UART_SetConfig+0xab0>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	08db      	lsrs	r3, r3, #3
 8006db2:	f003 0303 	and.w	r3, r3, #3
 8006db6:	4a28      	ldr	r2, [pc, #160]	; (8006e58 <UART_SetConfig+0xab4>)
 8006db8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006dbe:	e00f      	b.n	8006de0 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8006dc0:	4b25      	ldr	r3, [pc, #148]	; (8006e58 <UART_SetConfig+0xab4>)
 8006dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dc4:	e00c      	b.n	8006de0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006dc6:	4b25      	ldr	r3, [pc, #148]	; (8006e5c <UART_SetConfig+0xab8>)
 8006dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dca:	e009      	b.n	8006de0 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dcc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006dd2:	e005      	b.n	8006de0 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006dde:	bf00      	nop
    }

    if (pclk != 0U)
 8006de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d021      	beq.n	8006e2a <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dea:	4a1d      	ldr	r2, [pc, #116]	; (8006e60 <UART_SetConfig+0xabc>)
 8006dec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006df0:	461a      	mov	r2, r3
 8006df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df4:	fbb3 f2f2 	udiv	r2, r3, r2
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	085b      	lsrs	r3, r3, #1
 8006dfe:	441a      	add	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0e:	2b0f      	cmp	r3, #15
 8006e10:	d908      	bls.n	8006e24 <UART_SetConfig+0xa80>
 8006e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e18:	d204      	bcs.n	8006e24 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e20:	60da      	str	r2, [r3, #12]
 8006e22:	e002      	b.n	8006e2a <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2201      	movs	r2, #1
 8006e36:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8006e46:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3738      	adds	r7, #56	; 0x38
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bdb0      	pop	{r4, r5, r7, pc}
 8006e52:	bf00      	nop
 8006e54:	58024400 	.word	0x58024400
 8006e58:	03d09000 	.word	0x03d09000
 8006e5c:	003d0900 	.word	0x003d0900
 8006e60:	08007b18 	.word	0x08007b18

08006e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00a      	beq.n	8006e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	430a      	orrs	r2, r1
 8006eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb4:	f003 0304 	and.w	r3, r3, #4
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00a      	beq.n	8006ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed6:	f003 0308 	and.w	r3, r3, #8
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00a      	beq.n	8006ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef8:	f003 0310 	and.w	r3, r3, #16
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f1a:	f003 0320 	and.w	r3, r3, #32
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	430a      	orrs	r2, r1
 8006f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d01a      	beq.n	8006f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f62:	d10a      	bne.n	8006f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	430a      	orrs	r2, r1
 8006f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00a      	beq.n	8006f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	605a      	str	r2, [r3, #4]
  }
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af02      	add	r7, sp, #8
 8006fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006fb8:	f7fa fbb0 	bl	800171c <HAL_GetTick>
 8006fbc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0308 	and.w	r3, r3, #8
 8006fc8:	2b08      	cmp	r3, #8
 8006fca:	d10e      	bne.n	8006fea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f82f 	bl	800703e <UART_WaitOnFlagUntilTimeout>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e025      	b.n	8007036 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0304 	and.w	r3, r3, #4
 8006ff4:	2b04      	cmp	r3, #4
 8006ff6:	d10e      	bne.n	8007016 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ff8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f819 	bl	800703e <UART_WaitOnFlagUntilTimeout>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007012:	2303      	movs	r3, #3
 8007014:	e00f      	b.n	8007036 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2220      	movs	r2, #32
 800701a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2220      	movs	r2, #32
 8007022:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3710      	adds	r7, #16
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800703e:	b580      	push	{r7, lr}
 8007040:	b084      	sub	sp, #16
 8007042:	af00      	add	r7, sp, #0
 8007044:	60f8      	str	r0, [r7, #12]
 8007046:	60b9      	str	r1, [r7, #8]
 8007048:	603b      	str	r3, [r7, #0]
 800704a:	4613      	mov	r3, r2
 800704c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800704e:	e062      	b.n	8007116 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007056:	d05e      	beq.n	8007116 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007058:	f7fa fb60 	bl	800171c <HAL_GetTick>
 800705c:	4602      	mov	r2, r0
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	69ba      	ldr	r2, [r7, #24]
 8007064:	429a      	cmp	r2, r3
 8007066:	d302      	bcc.n	800706e <UART_WaitOnFlagUntilTimeout+0x30>
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d11d      	bne.n	80070aa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800707c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689a      	ldr	r2, [r3, #8]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 0201 	bic.w	r2, r2, #1
 800708c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2220      	movs	r2, #32
 8007092:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2220      	movs	r2, #32
 800709a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e045      	b.n	8007136 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0304 	and.w	r3, r3, #4
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d02e      	beq.n	8007116 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	69db      	ldr	r3, [r3, #28]
 80070be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070c6:	d126      	bne.n	8007116 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070d0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80070e0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689a      	ldr	r2, [r3, #8]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f022 0201 	bic.w	r2, r2, #1
 80070f0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2220      	movs	r2, #32
 8007106:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e00f      	b.n	8007136 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	69da      	ldr	r2, [r3, #28]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	4013      	ands	r3, r2
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	429a      	cmp	r2, r3
 8007124:	bf0c      	ite	eq
 8007126:	2301      	moveq	r3, #1
 8007128:	2300      	movne	r3, #0
 800712a:	b2db      	uxtb	r3, r3
 800712c:	461a      	mov	r2, r3
 800712e:	79fb      	ldrb	r3, [r7, #7]
 8007130:	429a      	cmp	r2, r3
 8007132:	d08d      	beq.n	8007050 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800713e:	b480      	push	{r7}
 8007140:	b085      	sub	sp, #20
 8007142:	af00      	add	r7, sp, #0
 8007144:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800714c:	2b01      	cmp	r3, #1
 800714e:	d101      	bne.n	8007154 <HAL_UARTEx_DisableFifoMode+0x16>
 8007150:	2302      	movs	r3, #2
 8007152:	e027      	b.n	80071a4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2224      	movs	r2, #36	; 0x24
 8007160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f022 0201 	bic.w	r2, r2, #1
 800717a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007182:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2220      	movs	r2, #32
 8007196:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3714      	adds	r7, #20
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d101      	bne.n	80071c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80071c4:	2302      	movs	r3, #2
 80071c6:	e02d      	b.n	8007224 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2224      	movs	r2, #36	; 0x24
 80071d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f022 0201 	bic.w	r2, r2, #1
 80071ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	683a      	ldr	r2, [r7, #0]
 8007200:	430a      	orrs	r2, r1
 8007202:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f84f 	bl	80072a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2220      	movs	r2, #32
 8007216:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
 8007234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800723c:	2b01      	cmp	r3, #1
 800723e:	d101      	bne.n	8007244 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007240:	2302      	movs	r3, #2
 8007242:	e02d      	b.n	80072a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2224      	movs	r2, #36	; 0x24
 8007250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0201 	bic.w	r2, r2, #1
 800726a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	683a      	ldr	r2, [r7, #0]
 800727c:	430a      	orrs	r2, r1
 800727e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f811 	bl	80072a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2220      	movs	r2, #32
 8007292:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d108      	bne.n	80072ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80072c8:	e031      	b.n	800732e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80072ca:	2310      	movs	r3, #16
 80072cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80072ce:	2310      	movs	r3, #16
 80072d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	0e5b      	lsrs	r3, r3, #25
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	f003 0307 	and.w	r3, r3, #7
 80072e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	0f5b      	lsrs	r3, r3, #29
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	7b3a      	ldrb	r2, [r7, #12]
 80072f6:	4911      	ldr	r1, [pc, #68]	; (800733c <UARTEx_SetNbDataToProcess+0x94>)
 80072f8:	5c8a      	ldrb	r2, [r1, r2]
 80072fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80072fe:	7b3a      	ldrb	r2, [r7, #12]
 8007300:	490f      	ldr	r1, [pc, #60]	; (8007340 <UARTEx_SetNbDataToProcess+0x98>)
 8007302:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007304:	fb93 f3f2 	sdiv	r3, r3, r2
 8007308:	b29a      	uxth	r2, r3
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	7b7a      	ldrb	r2, [r7, #13]
 8007314:	4909      	ldr	r1, [pc, #36]	; (800733c <UARTEx_SetNbDataToProcess+0x94>)
 8007316:	5c8a      	ldrb	r2, [r1, r2]
 8007318:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800731c:	7b7a      	ldrb	r2, [r7, #13]
 800731e:	4908      	ldr	r1, [pc, #32]	; (8007340 <UARTEx_SetNbDataToProcess+0x98>)
 8007320:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007322:	fb93 f3f2 	sdiv	r3, r3, r2
 8007326:	b29a      	uxth	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800732e:	bf00      	nop
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop
 800733c:	08007b30 	.word	0x08007b30
 8007340:	08007b38 	.word	0x08007b38

08007344 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007344:	b084      	sub	sp, #16
 8007346:	b580      	push	{r7, lr}
 8007348:	b084      	sub	sp, #16
 800734a:	af00      	add	r7, sp, #0
 800734c:	6078      	str	r0, [r7, #4]
 800734e:	f107 001c 	add.w	r0, r7, #28
 8007352:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007358:	2b01      	cmp	r3, #1
 800735a:	d120      	bne.n	800739e <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007360:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68da      	ldr	r2, [r3, #12]
 800736c:	4b2a      	ldr	r3, [pc, #168]	; (8007418 <USB_CoreInit+0xd4>)
 800736e:	4013      	ands	r3, r2
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	68db      	ldr	r3, [r3, #12]
 8007378:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007382:	2b01      	cmp	r3, #1
 8007384:	d105      	bne.n	8007392 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fa60 	bl	8007858 <USB_CoreReset>
 8007398:	4603      	mov	r3, r0
 800739a:	73fb      	strb	r3, [r7, #15]
 800739c:	e01a      	b.n	80073d4 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fa54 	bl	8007858 <USB_CoreReset>
 80073b0:	4603      	mov	r3, r0
 80073b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80073b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d106      	bne.n	80073c8 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	639a      	str	r2, [r3, #56]	; 0x38
 80073c6:	e005      	b.n	80073d4 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80073d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d116      	bne.n	8007408 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073de:	b29a      	uxth	r2, r3
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80073e8:	4b0c      	ldr	r3, [pc, #48]	; (800741c <USB_CoreInit+0xd8>)
 80073ea:	4313      	orrs	r3, r2
 80073ec:	687a      	ldr	r2, [r7, #4]
 80073ee:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	f043 0206 	orr.w	r2, r3, #6
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f043 0220 	orr.w	r2, r3, #32
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007408:	7bfb      	ldrb	r3, [r7, #15]
}
 800740a:	4618      	mov	r0, r3
 800740c:	3710      	adds	r7, #16
 800740e:	46bd      	mov	sp, r7
 8007410:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007414:	b004      	add	sp, #16
 8007416:	4770      	bx	lr
 8007418:	ffbdffbf 	.word	0xffbdffbf
 800741c:	03ee0000 	.word	0x03ee0000

08007420 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f023 0201 	bic.w	r2, r3, #1
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr

08007442 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b082      	sub	sp, #8
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
 800744a:	460b      	mov	r3, r1
 800744c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800745a:	78fb      	ldrb	r3, [r7, #3]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d106      	bne.n	800746e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	60da      	str	r2, [r3, #12]
 800746c:	e00b      	b.n	8007486 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800746e:	78fb      	ldrb	r3, [r7, #3]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d106      	bne.n	8007482 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	60da      	str	r2, [r3, #12]
 8007480:	e001      	b.n	8007486 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e003      	b.n	800748e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007486:	2032      	movs	r0, #50	; 0x32
 8007488:	f7fa f954 	bl	8001734 <HAL_Delay>

  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3708      	adds	r7, #8
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
	...

08007498 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007498:	b084      	sub	sp, #16
 800749a:	b580      	push	{r7, lr}
 800749c:	b086      	sub	sp, #24
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80074a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80074b2:	2300      	movs	r3, #0
 80074b4:	613b      	str	r3, [r7, #16]
 80074b6:	e009      	b.n	80074cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	3340      	adds	r3, #64	; 0x40
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4413      	add	r3, r2
 80074c2:	2200      	movs	r2, #0
 80074c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	3301      	adds	r3, #1
 80074ca:	613b      	str	r3, [r7, #16]
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	2b0e      	cmp	r3, #14
 80074d0:	d9f2      	bls.n	80074b8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80074d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d11c      	bne.n	8007512 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074e6:	f043 0302 	orr.w	r3, r3, #2
 80074ea:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074f0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	601a      	str	r2, [r3, #0]
 8007510:	e005      	b.n	800751e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007516:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007524:	461a      	mov	r2, r3
 8007526:	2300      	movs	r3, #0
 8007528:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007530:	4619      	mov	r1, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007538:	461a      	mov	r2, r3
 800753a:	680b      	ldr	r3, [r1, #0]
 800753c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800753e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007540:	2b01      	cmp	r3, #1
 8007542:	d10c      	bne.n	800755e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007546:	2b00      	cmp	r3, #0
 8007548:	d104      	bne.n	8007554 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800754a:	2100      	movs	r1, #0
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f949 	bl	80077e4 <USB_SetDevSpeed>
 8007552:	e008      	b.n	8007566 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007554:	2101      	movs	r1, #1
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 f944 	bl	80077e4 <USB_SetDevSpeed>
 800755c:	e003      	b.n	8007566 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800755e:	2103      	movs	r1, #3
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f93f 	bl	80077e4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007566:	2110      	movs	r1, #16
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 f8f3 	bl	8007754 <USB_FlushTxFifo>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f911 	bl	80077a0 <USB_FlushRxFifo>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800758e:	461a      	mov	r2, r3
 8007590:	2300      	movs	r3, #0
 8007592:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800759a:	461a      	mov	r2, r3
 800759c:	2300      	movs	r3, #0
 800759e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075a6:	461a      	mov	r2, r3
 80075a8:	2300      	movs	r3, #0
 80075aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075ac:	2300      	movs	r3, #0
 80075ae:	613b      	str	r3, [r7, #16]
 80075b0:	e043      	b.n	800763a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	015a      	lsls	r2, r3, #5
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	4413      	add	r3, r2
 80075ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075c8:	d118      	bne.n	80075fc <USB_DevInit+0x164>
    {
      if (i == 0U)
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d10a      	bne.n	80075e6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	015a      	lsls	r2, r3, #5
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	4413      	add	r3, r2
 80075d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075dc:	461a      	mov	r2, r3
 80075de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075e2:	6013      	str	r3, [r2, #0]
 80075e4:	e013      	b.n	800760e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075f2:	461a      	mov	r2, r3
 80075f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80075f8:	6013      	str	r3, [r2, #0]
 80075fa:	e008      	b.n	800760e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80075fc:	693b      	ldr	r3, [r7, #16]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007608:	461a      	mov	r2, r3
 800760a:	2300      	movs	r3, #0
 800760c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	015a      	lsls	r2, r3, #5
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	4413      	add	r3, r2
 8007616:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800761a:	461a      	mov	r2, r3
 800761c:	2300      	movs	r3, #0
 800761e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	015a      	lsls	r2, r3, #5
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	4413      	add	r3, r2
 8007628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800762c:	461a      	mov	r2, r3
 800762e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007632:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	3301      	adds	r3, #1
 8007638:	613b      	str	r3, [r7, #16]
 800763a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	429a      	cmp	r2, r3
 8007640:	d3b7      	bcc.n	80075b2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007642:	2300      	movs	r3, #0
 8007644:	613b      	str	r3, [r7, #16]
 8007646:	e043      	b.n	80076d0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	015a      	lsls	r2, r3, #5
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	4413      	add	r3, r2
 8007650:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800765a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800765e:	d118      	bne.n	8007692 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10a      	bne.n	800767c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	015a      	lsls	r2, r3, #5
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	4413      	add	r3, r2
 800766e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007672:	461a      	mov	r2, r3
 8007674:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	e013      	b.n	80076a4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	015a      	lsls	r2, r3, #5
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	4413      	add	r3, r2
 8007684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007688:	461a      	mov	r2, r3
 800768a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800768e:	6013      	str	r3, [r2, #0]
 8007690:	e008      	b.n	80076a4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	015a      	lsls	r2, r3, #5
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	4413      	add	r3, r2
 800769a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800769e:	461a      	mov	r2, r3
 80076a0:	2300      	movs	r3, #0
 80076a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	015a      	lsls	r2, r3, #5
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	4413      	add	r3, r2
 80076ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b0:	461a      	mov	r2, r3
 80076b2:	2300      	movs	r3, #0
 80076b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c2:	461a      	mov	r2, r3
 80076c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80076c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	3301      	adds	r3, #1
 80076ce:	613b      	str	r3, [r7, #16]
 80076d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d2:	693a      	ldr	r2, [r7, #16]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d3b7      	bcc.n	8007648 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076de:	691b      	ldr	r3, [r3, #16]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80076f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80076fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d105      	bne.n	800770c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	699b      	ldr	r3, [r3, #24]
 8007704:	f043 0210 	orr.w	r2, r3, #16
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	699a      	ldr	r2, [r3, #24]
 8007710:	4b0e      	ldr	r3, [pc, #56]	; (800774c <USB_DevInit+0x2b4>)
 8007712:	4313      	orrs	r3, r2
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800771a:	2b00      	cmp	r3, #0
 800771c:	d005      	beq.n	800772a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	f043 0208 	orr.w	r2, r3, #8
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800772a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800772c:	2b01      	cmp	r3, #1
 800772e:	d105      	bne.n	800773c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	699a      	ldr	r2, [r3, #24]
 8007734:	4b06      	ldr	r3, [pc, #24]	; (8007750 <USB_DevInit+0x2b8>)
 8007736:	4313      	orrs	r3, r2
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800773c:	7dfb      	ldrb	r3, [r7, #23]
}
 800773e:	4618      	mov	r0, r3
 8007740:	3718      	adds	r7, #24
 8007742:	46bd      	mov	sp, r7
 8007744:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007748:	b004      	add	sp, #16
 800774a:	4770      	bx	lr
 800774c:	803c3800 	.word	0x803c3800
 8007750:	40000004 	.word	0x40000004

08007754 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007754:	b480      	push	{r7}
 8007756:	b085      	sub	sp, #20
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800775e:	2300      	movs	r3, #0
 8007760:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	019b      	lsls	r3, r3, #6
 8007766:	f043 0220 	orr.w	r2, r3, #32
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	3301      	adds	r3, #1
 8007772:	60fb      	str	r3, [r7, #12]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4a09      	ldr	r2, [pc, #36]	; (800779c <USB_FlushTxFifo+0x48>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d901      	bls.n	8007780 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e006      	b.n	800778e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	f003 0320 	and.w	r3, r3, #32
 8007788:	2b20      	cmp	r3, #32
 800778a:	d0f0      	beq.n	800776e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3714      	adds	r7, #20
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	00030d40 	.word	0x00030d40

080077a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80077a0:	b480      	push	{r7}
 80077a2:	b085      	sub	sp, #20
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80077a8:	2300      	movs	r3, #0
 80077aa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2210      	movs	r2, #16
 80077b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	3301      	adds	r3, #1
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	4a09      	ldr	r2, [pc, #36]	; (80077e0 <USB_FlushRxFifo+0x40>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d901      	bls.n	80077c4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80077c0:	2303      	movs	r3, #3
 80077c2:	e006      	b.n	80077d2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	691b      	ldr	r3, [r3, #16]
 80077c8:	f003 0310 	and.w	r3, r3, #16
 80077cc:	2b10      	cmp	r3, #16
 80077ce:	d0f0      	beq.n	80077b2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	00030d40 	.word	0x00030d40

080077e4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	460b      	mov	r3, r1
 80077ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	78fb      	ldrb	r3, [r7, #3]
 80077fe:	68f9      	ldr	r1, [r7, #12]
 8007800:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007804:	4313      	orrs	r3, r2
 8007806:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3714      	adds	r7, #20
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr

08007816 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007816:	b480      	push	{r7}
 8007818:	b085      	sub	sp, #20
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68fa      	ldr	r2, [r7, #12]
 800782c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007830:	f023 0303 	bic.w	r3, r3, #3
 8007834:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007844:	f043 0302 	orr.w	r3, r3, #2
 8007848:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3714      	adds	r7, #20
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3301      	adds	r3, #1
 8007868:	60fb      	str	r3, [r7, #12]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	4a13      	ldr	r2, [pc, #76]	; (80078bc <USB_CoreReset+0x64>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d901      	bls.n	8007876 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e01b      	b.n	80078ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	2b00      	cmp	r3, #0
 800787c:	daf2      	bge.n	8007864 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	f043 0201 	orr.w	r2, r3, #1
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	3301      	adds	r3, #1
 8007892:	60fb      	str	r3, [r7, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4a09      	ldr	r2, [pc, #36]	; (80078bc <USB_CoreReset+0x64>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d901      	bls.n	80078a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e006      	b.n	80078ae <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	691b      	ldr	r3, [r3, #16]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d0f0      	beq.n	800788e <USB_CoreReset+0x36>

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	00030d40 	.word	0x00030d40

080078c0 <_Znwj>:
 80078c0:	2801      	cmp	r0, #1
 80078c2:	bf38      	it	cc
 80078c4:	2001      	movcc	r0, #1
 80078c6:	b510      	push	{r4, lr}
 80078c8:	4604      	mov	r4, r0
 80078ca:	4620      	mov	r0, r4
 80078cc:	f000 f844 	bl	8007958 <malloc>
 80078d0:	b930      	cbnz	r0, 80078e0 <_Znwj+0x20>
 80078d2:	f000 f807 	bl	80078e4 <_ZSt15get_new_handlerv>
 80078d6:	b908      	cbnz	r0, 80078dc <_Znwj+0x1c>
 80078d8:	f000 f80c 	bl	80078f4 <abort>
 80078dc:	4780      	blx	r0
 80078de:	e7f4      	b.n	80078ca <_Znwj+0xa>
 80078e0:	bd10      	pop	{r4, pc}
	...

080078e4 <_ZSt15get_new_handlerv>:
 80078e4:	4b02      	ldr	r3, [pc, #8]	; (80078f0 <_ZSt15get_new_handlerv+0xc>)
 80078e6:	6818      	ldr	r0, [r3, #0]
 80078e8:	f3bf 8f5b 	dmb	ish
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	200006fc 	.word	0x200006fc

080078f4 <abort>:
 80078f4:	b508      	push	{r3, lr}
 80078f6:	2006      	movs	r0, #6
 80078f8:	f000 f8d0 	bl	8007a9c <raise>
 80078fc:	2001      	movs	r0, #1
 80078fe:	f7f9 fd91 	bl	8001424 <_exit>
	...

08007904 <__errno>:
 8007904:	4b01      	ldr	r3, [pc, #4]	; (800790c <__errno+0x8>)
 8007906:	6818      	ldr	r0, [r3, #0]
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	20000010 	.word	0x20000010

08007910 <__libc_init_array>:
 8007910:	b570      	push	{r4, r5, r6, lr}
 8007912:	4d0d      	ldr	r5, [pc, #52]	; (8007948 <__libc_init_array+0x38>)
 8007914:	4c0d      	ldr	r4, [pc, #52]	; (800794c <__libc_init_array+0x3c>)
 8007916:	1b64      	subs	r4, r4, r5
 8007918:	10a4      	asrs	r4, r4, #2
 800791a:	2600      	movs	r6, #0
 800791c:	42a6      	cmp	r6, r4
 800791e:	d109      	bne.n	8007934 <__libc_init_array+0x24>
 8007920:	4d0b      	ldr	r5, [pc, #44]	; (8007950 <__libc_init_array+0x40>)
 8007922:	4c0c      	ldr	r4, [pc, #48]	; (8007954 <__libc_init_array+0x44>)
 8007924:	f000 f8e4 	bl	8007af0 <_init>
 8007928:	1b64      	subs	r4, r4, r5
 800792a:	10a4      	asrs	r4, r4, #2
 800792c:	2600      	movs	r6, #0
 800792e:	42a6      	cmp	r6, r4
 8007930:	d105      	bne.n	800793e <__libc_init_array+0x2e>
 8007932:	bd70      	pop	{r4, r5, r6, pc}
 8007934:	f855 3b04 	ldr.w	r3, [r5], #4
 8007938:	4798      	blx	r3
 800793a:	3601      	adds	r6, #1
 800793c:	e7ee      	b.n	800791c <__libc_init_array+0xc>
 800793e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007942:	4798      	blx	r3
 8007944:	3601      	adds	r6, #1
 8007946:	e7f2      	b.n	800792e <__libc_init_array+0x1e>
 8007948:	08007b48 	.word	0x08007b48
 800794c:	08007b48 	.word	0x08007b48
 8007950:	08007b48 	.word	0x08007b48
 8007954:	08007b50 	.word	0x08007b50

08007958 <malloc>:
 8007958:	4b02      	ldr	r3, [pc, #8]	; (8007964 <malloc+0xc>)
 800795a:	4601      	mov	r1, r0
 800795c:	6818      	ldr	r0, [r3, #0]
 800795e:	f000 b80b 	b.w	8007978 <_malloc_r>
 8007962:	bf00      	nop
 8007964:	20000010 	.word	0x20000010

08007968 <memset>:
 8007968:	4402      	add	r2, r0
 800796a:	4603      	mov	r3, r0
 800796c:	4293      	cmp	r3, r2
 800796e:	d100      	bne.n	8007972 <memset+0xa>
 8007970:	4770      	bx	lr
 8007972:	f803 1b01 	strb.w	r1, [r3], #1
 8007976:	e7f9      	b.n	800796c <memset+0x4>

08007978 <_malloc_r>:
 8007978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797a:	1ccd      	adds	r5, r1, #3
 800797c:	f025 0503 	bic.w	r5, r5, #3
 8007980:	3508      	adds	r5, #8
 8007982:	2d0c      	cmp	r5, #12
 8007984:	bf38      	it	cc
 8007986:	250c      	movcc	r5, #12
 8007988:	2d00      	cmp	r5, #0
 800798a:	4606      	mov	r6, r0
 800798c:	db01      	blt.n	8007992 <_malloc_r+0x1a>
 800798e:	42a9      	cmp	r1, r5
 8007990:	d903      	bls.n	800799a <_malloc_r+0x22>
 8007992:	230c      	movs	r3, #12
 8007994:	6033      	str	r3, [r6, #0]
 8007996:	2000      	movs	r0, #0
 8007998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800799a:	f000 f89b 	bl	8007ad4 <__malloc_lock>
 800799e:	4921      	ldr	r1, [pc, #132]	; (8007a24 <_malloc_r+0xac>)
 80079a0:	680a      	ldr	r2, [r1, #0]
 80079a2:	4614      	mov	r4, r2
 80079a4:	b99c      	cbnz	r4, 80079ce <_malloc_r+0x56>
 80079a6:	4f20      	ldr	r7, [pc, #128]	; (8007a28 <_malloc_r+0xb0>)
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	b923      	cbnz	r3, 80079b6 <_malloc_r+0x3e>
 80079ac:	4621      	mov	r1, r4
 80079ae:	4630      	mov	r0, r6
 80079b0:	f000 f83c 	bl	8007a2c <_sbrk_r>
 80079b4:	6038      	str	r0, [r7, #0]
 80079b6:	4629      	mov	r1, r5
 80079b8:	4630      	mov	r0, r6
 80079ba:	f000 f837 	bl	8007a2c <_sbrk_r>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	d123      	bne.n	8007a0a <_malloc_r+0x92>
 80079c2:	230c      	movs	r3, #12
 80079c4:	6033      	str	r3, [r6, #0]
 80079c6:	4630      	mov	r0, r6
 80079c8:	f000 f88a 	bl	8007ae0 <__malloc_unlock>
 80079cc:	e7e3      	b.n	8007996 <_malloc_r+0x1e>
 80079ce:	6823      	ldr	r3, [r4, #0]
 80079d0:	1b5b      	subs	r3, r3, r5
 80079d2:	d417      	bmi.n	8007a04 <_malloc_r+0x8c>
 80079d4:	2b0b      	cmp	r3, #11
 80079d6:	d903      	bls.n	80079e0 <_malloc_r+0x68>
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	441c      	add	r4, r3
 80079dc:	6025      	str	r5, [r4, #0]
 80079de:	e004      	b.n	80079ea <_malloc_r+0x72>
 80079e0:	6863      	ldr	r3, [r4, #4]
 80079e2:	42a2      	cmp	r2, r4
 80079e4:	bf0c      	ite	eq
 80079e6:	600b      	streq	r3, [r1, #0]
 80079e8:	6053      	strne	r3, [r2, #4]
 80079ea:	4630      	mov	r0, r6
 80079ec:	f000 f878 	bl	8007ae0 <__malloc_unlock>
 80079f0:	f104 000b 	add.w	r0, r4, #11
 80079f4:	1d23      	adds	r3, r4, #4
 80079f6:	f020 0007 	bic.w	r0, r0, #7
 80079fa:	1ac2      	subs	r2, r0, r3
 80079fc:	d0cc      	beq.n	8007998 <_malloc_r+0x20>
 80079fe:	1a1b      	subs	r3, r3, r0
 8007a00:	50a3      	str	r3, [r4, r2]
 8007a02:	e7c9      	b.n	8007998 <_malloc_r+0x20>
 8007a04:	4622      	mov	r2, r4
 8007a06:	6864      	ldr	r4, [r4, #4]
 8007a08:	e7cc      	b.n	80079a4 <_malloc_r+0x2c>
 8007a0a:	1cc4      	adds	r4, r0, #3
 8007a0c:	f024 0403 	bic.w	r4, r4, #3
 8007a10:	42a0      	cmp	r0, r4
 8007a12:	d0e3      	beq.n	80079dc <_malloc_r+0x64>
 8007a14:	1a21      	subs	r1, r4, r0
 8007a16:	4630      	mov	r0, r6
 8007a18:	f000 f808 	bl	8007a2c <_sbrk_r>
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	d1dd      	bne.n	80079dc <_malloc_r+0x64>
 8007a20:	e7cf      	b.n	80079c2 <_malloc_r+0x4a>
 8007a22:	bf00      	nop
 8007a24:	20000700 	.word	0x20000700
 8007a28:	20000704 	.word	0x20000704

08007a2c <_sbrk_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4d06      	ldr	r5, [pc, #24]	; (8007a48 <_sbrk_r+0x1c>)
 8007a30:	2300      	movs	r3, #0
 8007a32:	4604      	mov	r4, r0
 8007a34:	4608      	mov	r0, r1
 8007a36:	602b      	str	r3, [r5, #0]
 8007a38:	f7f9 fcfe 	bl	8001438 <_sbrk>
 8007a3c:	1c43      	adds	r3, r0, #1
 8007a3e:	d102      	bne.n	8007a46 <_sbrk_r+0x1a>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	b103      	cbz	r3, 8007a46 <_sbrk_r+0x1a>
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	2000070c 	.word	0x2000070c

08007a4c <_raise_r>:
 8007a4c:	291f      	cmp	r1, #31
 8007a4e:	b538      	push	{r3, r4, r5, lr}
 8007a50:	4604      	mov	r4, r0
 8007a52:	460d      	mov	r5, r1
 8007a54:	d904      	bls.n	8007a60 <_raise_r+0x14>
 8007a56:	2316      	movs	r3, #22
 8007a58:	6003      	str	r3, [r0, #0]
 8007a5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a5e:	bd38      	pop	{r3, r4, r5, pc}
 8007a60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007a62:	b112      	cbz	r2, 8007a6a <_raise_r+0x1e>
 8007a64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a68:	b94b      	cbnz	r3, 8007a7e <_raise_r+0x32>
 8007a6a:	4620      	mov	r0, r4
 8007a6c:	f000 f830 	bl	8007ad0 <_getpid_r>
 8007a70:	462a      	mov	r2, r5
 8007a72:	4601      	mov	r1, r0
 8007a74:	4620      	mov	r0, r4
 8007a76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a7a:	f000 b817 	b.w	8007aac <_kill_r>
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d00a      	beq.n	8007a98 <_raise_r+0x4c>
 8007a82:	1c59      	adds	r1, r3, #1
 8007a84:	d103      	bne.n	8007a8e <_raise_r+0x42>
 8007a86:	2316      	movs	r3, #22
 8007a88:	6003      	str	r3, [r0, #0]
 8007a8a:	2001      	movs	r0, #1
 8007a8c:	e7e7      	b.n	8007a5e <_raise_r+0x12>
 8007a8e:	2400      	movs	r4, #0
 8007a90:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007a94:	4628      	mov	r0, r5
 8007a96:	4798      	blx	r3
 8007a98:	2000      	movs	r0, #0
 8007a9a:	e7e0      	b.n	8007a5e <_raise_r+0x12>

08007a9c <raise>:
 8007a9c:	4b02      	ldr	r3, [pc, #8]	; (8007aa8 <raise+0xc>)
 8007a9e:	4601      	mov	r1, r0
 8007aa0:	6818      	ldr	r0, [r3, #0]
 8007aa2:	f7ff bfd3 	b.w	8007a4c <_raise_r>
 8007aa6:	bf00      	nop
 8007aa8:	20000010 	.word	0x20000010

08007aac <_kill_r>:
 8007aac:	b538      	push	{r3, r4, r5, lr}
 8007aae:	4d07      	ldr	r5, [pc, #28]	; (8007acc <_kill_r+0x20>)
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	4608      	mov	r0, r1
 8007ab6:	4611      	mov	r1, r2
 8007ab8:	602b      	str	r3, [r5, #0]
 8007aba:	f7f9 fca3 	bl	8001404 <_kill>
 8007abe:	1c43      	adds	r3, r0, #1
 8007ac0:	d102      	bne.n	8007ac8 <_kill_r+0x1c>
 8007ac2:	682b      	ldr	r3, [r5, #0]
 8007ac4:	b103      	cbz	r3, 8007ac8 <_kill_r+0x1c>
 8007ac6:	6023      	str	r3, [r4, #0]
 8007ac8:	bd38      	pop	{r3, r4, r5, pc}
 8007aca:	bf00      	nop
 8007acc:	2000070c 	.word	0x2000070c

08007ad0 <_getpid_r>:
 8007ad0:	f7f9 bc90 	b.w	80013f4 <_getpid>

08007ad4 <__malloc_lock>:
 8007ad4:	4801      	ldr	r0, [pc, #4]	; (8007adc <__malloc_lock+0x8>)
 8007ad6:	f000 b809 	b.w	8007aec <__retarget_lock_acquire_recursive>
 8007ada:	bf00      	nop
 8007adc:	20000714 	.word	0x20000714

08007ae0 <__malloc_unlock>:
 8007ae0:	4801      	ldr	r0, [pc, #4]	; (8007ae8 <__malloc_unlock+0x8>)
 8007ae2:	f000 b804 	b.w	8007aee <__retarget_lock_release_recursive>
 8007ae6:	bf00      	nop
 8007ae8:	20000714 	.word	0x20000714

08007aec <__retarget_lock_acquire_recursive>:
 8007aec:	4770      	bx	lr

08007aee <__retarget_lock_release_recursive>:
 8007aee:	4770      	bx	lr

08007af0 <_init>:
 8007af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af2:	bf00      	nop
 8007af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007af6:	bc08      	pop	{r3}
 8007af8:	469e      	mov	lr, r3
 8007afa:	4770      	bx	lr

08007afc <_fini>:
 8007afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007afe:	bf00      	nop
 8007b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b02:	bc08      	pop	{r3}
 8007b04:	469e      	mov	lr, r3
 8007b06:	4770      	bx	lr
