Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto b76e7df3bfda442e93bea3922d905a6d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pwm_gen_submodule_sim_behav xil_defaultlib.pwm_gen_submodule_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pwm_generator_submodule
Compiling module xil_defaultlib.pwm_gen_submodule_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot pwm_gen_submodule_sim_behav
