Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec  4 00:36:19 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Dual_core_mcu_timing_summary_routed.rpt -pb Dual_core_mcu_timing_summary_routed.pb -rpx Dual_core_mcu_timing_summary_routed.rpx
| Design       : Dual_core_mcu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.277        0.000                      0                34458        0.048        0.000                      0                34458        2.000        0.000                       0                 17086  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       14.277        0.000                      0                34458        0.048        0.000                      0                34458       18.750        0.000                       0                 17082  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.277ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.090ns  (logic 3.266ns (13.017%)  route 21.824ns (86.983%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.151ns = ( 37.849 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.713    22.654    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X55Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.536    37.849    PROGRAM_PROCESSOR/clk_out1
    SLICE_X55Y96         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/C
                         clock pessimism             -0.538    37.311    
                         clock uncertainty           -0.176    37.135    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205    36.930    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -22.654    
  -------------------------------------------------------------------
                         slack                                 14.277    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.114ns  (logic 3.266ns (13.005%)  route 21.848ns (86.995%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.737    22.677    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X65Y101        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.716    38.029    PROGRAM_PROCESSOR/clk_out1
    SLICE_X65Y101        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[20]/C
                         clock pessimism             -0.538    37.492    
                         clock uncertainty           -0.176    37.316    
    SLICE_X65Y101        FDRE (Setup_fdre_C_CE)      -0.205    37.111    PROGRAM_PROCESSOR/IR_processor_2_reg[20]
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -22.677    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.114ns  (logic 3.266ns (13.005%)  route 21.848ns (86.995%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.737    22.677    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X65Y101        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.716    38.029    PROGRAM_PROCESSOR/clk_out1
    SLICE_X65Y101        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[21]/C
                         clock pessimism             -0.538    37.492    
                         clock uncertainty           -0.176    37.316    
    SLICE_X65Y101        FDRE (Setup_fdre_C_CE)      -0.205    37.111    PROGRAM_PROCESSOR/IR_processor_2_reg[21]
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -22.677    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.114ns  (logic 3.266ns (13.005%)  route 21.848ns (86.995%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.737    22.677    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X65Y101        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.716    38.029    PROGRAM_PROCESSOR/clk_out1
    SLICE_X65Y101        FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[25]/C
                         clock pessimism             -0.538    37.492    
                         clock uncertainty           -0.176    37.316    
    SLICE_X65Y101        FDRE (Setup_fdre_C_CE)      -0.205    37.111    PROGRAM_PROCESSOR/IR_processor_2_reg[25]
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                         -22.677    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.867ns  (logic 3.266ns (13.134%)  route 21.601ns (86.866%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 37.793 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.490    22.431    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X42Y99         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.480    37.793    PROGRAM_PROCESSOR/clk_out1
    SLICE_X42Y99         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/C
                         clock pessimism             -0.538    37.255    
                         clock uncertainty           -0.176    37.079    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    36.910    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -22.431    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.867ns  (logic 3.266ns (13.134%)  route 21.601ns (86.866%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 37.793 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.490    22.431    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X42Y99         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.480    37.793    PROGRAM_PROCESSOR/clk_out1
    SLICE_X42Y99         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0/C
                         clock pessimism             -0.538    37.255    
                         clock uncertainty           -0.176    37.079    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    36.910    PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -22.431    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.867ns  (logic 3.266ns (13.134%)  route 21.601ns (86.866%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.207ns = ( 37.793 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          3.490    22.431    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X42Y99         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.480    37.793    PROGRAM_PROCESSOR/clk_out1
    SLICE_X42Y99         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/C
                         clock pessimism             -0.538    37.255    
                         clock uncertainty           -0.176    37.079    
    SLICE_X42Y99         FDRE (Setup_fdre_C_CE)      -0.169    36.910    PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -22.431    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             15.116ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.191ns  (logic 3.266ns (13.501%)  route 20.925ns (86.499%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.211ns = ( 37.789 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.724    17.090    PROGRAM_PROCESSOR/decode_state1
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.124    17.214 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=1, routed)           0.495    17.709    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.833 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_3/O
                         net (fo=18, routed)          1.129    18.963    PROGRAM_PROCESSOR/IR_processor_1[31]_i_3_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I2_O)        0.124    19.087 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=41, routed)          2.668    21.754    PROGRAM_PROCESSOR/IR_processor_1
    SLICE_X49Y92         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.476    37.789    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y92         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[20]/C
                         clock pessimism             -0.538    37.251    
                         clock uncertainty           -0.176    37.075    
    SLICE_X49Y92         FDRE (Setup_fdre_C_CE)      -0.205    36.870    PROGRAM_PROCESSOR/IR_processor_1_reg[20]
  -------------------------------------------------------------------
                         required time                         36.870    
                         arrival time                         -21.754    
  -------------------------------------------------------------------
                         slack                                 15.116    

Slack (MET) :             15.121ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_processor_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[10][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.719ns  (logic 3.581ns (14.487%)  route 21.138ns (85.513%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 38.031 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.491ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.733    -2.491    PROGRAM_PROCESSOR/clk_out1
    SLICE_X66Y48         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.518    -1.973 f  PROGRAM_PROCESSOR/IR_processor_1_reg[5]/Q
                         net (fo=16, routed)          1.090    -0.883    PROGRAM_PROCESSOR/fetch_instruction_1[5]
    SLICE_X66Y49         LUT2 (Prop_lut2_I0_O)        0.150    -0.733 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][63]_i_18/O
                         net (fo=2, routed)           0.484    -0.249    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][63]_i_18_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I3_O)        0.328     0.079 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][63]_i_12/O
                         net (fo=1495, routed)        3.889     3.968    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][63]_i_12_n_0
    SLICE_X65Y105        LUT2 (Prop_lut2_I0_O)        0.124     4.092 r  PROGRAM_PROCESSOR/operand_1_seq[62]_i_3/O
                         net (fo=66, routed)          6.859    10.951    PROGRAM_PROCESSOR/operand_1_seq[62]_i_3_n_0
    SLICE_X82Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.075 r  PROGRAM_PROCESSOR/operand_1_seq[6]_i_2/O
                         net (fo=7, routed)           3.114    14.189    PROGRAM_PROCESSOR/IR_processor_1_reg[26]_0[5]
    SLICE_X47Y54         LUT4 (Prop_lut4_I2_O)        0.124    14.313 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.addr_rd_reg[7]_i_11/O
                         net (fo=1, routed)           0.000    14.313    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.addr_rd_reg[7]_i_11_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.711 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.addr_rd_reg_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.711    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.addr_rd_reg_reg[7]_i_4_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.825 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.825    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][11]_i_7_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.939 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.939    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][15]_i_8_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.053    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][19]_i_7_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.167    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][23]_i_7_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.281    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][27]_i_7_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.395 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.395    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][31]_i_7_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.509 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][35]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.509    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][35]_i_8_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.623 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][39]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.623    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][39]_i_7_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.737 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][43]_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.737    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][43]_i_7_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.976 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[0][47]_i_8/O[2]
                         net (fo=1, routed)           0.748    16.724    PROGRAM_PROCESSOR/PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/data0[46]
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.302    17.026 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][46]_i_7/O
                         net (fo=1, routed)           0.433    17.459    PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][46]_i_7_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.124    17.583 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[0][46]_i_4/O
                         net (fo=31, routed)          4.520    22.104    PROGRAM_PROCESSOR/PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu_result_1cycle[46]
    SLICE_X89Y109        LUT6 (Prop_lut6_I2_O)        0.124    22.228 r  PROGRAM_PROCESSOR/MAIN_RPOCESSOR_BLOCK.registers_owner[10][46]_i_1/O
                         net (fo=1, routed)           0.000    22.228    PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[10][63]_1[46]
    SLICE_X89Y109        FDRE                                         r  PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[10][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.718    38.031    PROCESSOR_1/clk_out1
    SLICE_X89Y109        FDRE                                         r  PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[10][46]/C
                         clock pessimism             -0.538    37.494    
                         clock uncertainty           -0.176    37.318    
    SLICE_X89Y109        FDRE (Setup_fdre_C_D)        0.031    37.349    PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.registers_owner_reg[10][46]
  -------------------------------------------------------------------
                         required time                         37.349    
                         arrival time                         -22.228    
  -------------------------------------------------------------------
                         slack                                 15.121    

Slack (MET) :             15.123ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.182ns  (logic 3.266ns (13.506%)  route 20.916ns (86.494%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.213ns = ( 37.787 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.436ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.788    -2.436    PROGRAM_PROCESSOR/clk_out1
    SLICE_X98Y21         FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y21         FDRE (Prop_fdre_C_Q)         0.518    -1.918 r  PROGRAM_PROCESSOR/IR_2ins_reg[17]/Q
                         net (fo=6, routed)           3.673     1.755    PROGRAM_PROCESSOR/IR_2ins__0[17]
    SLICE_X34Y36         LUT3 (Prop_lut3_I0_O)        0.124     1.879 r  PROGRAM_PROCESSOR/FSM_onehot_program_state[2]_i_153/O
                         net (fo=128, routed)         5.746     7.625    registers_management/IR_processor_1_reg[31]_i_13_0[0]
    SLICE_X86Y115        LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  registers_management/FSM_onehot_program_state[2]_i_564/O
                         net (fo=1, routed)           0.000     7.749    registers_management/FSM_onehot_program_state[2]_i_564_n_0
    SLICE_X86Y115        MUXF7 (Prop_muxf7_I1_O)      0.214     7.963 r  registers_management/FSM_onehot_program_state_reg[2]_i_230/O
                         net (fo=1, routed)           0.816     8.779    registers_management/FSM_onehot_program_state_reg[2]_i_230_n_0
    SLICE_X86Y107        LUT6 (Prop_lut6_I5_O)        0.297     9.076 r  registers_management/FSM_onehot_program_state[2]_i_94/O
                         net (fo=4, routed)           2.438    11.514    registers_management/PROGRAM_PROCESSOR/registers_renew[48]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.638 r  registers_management/IR_processor_1[31]_i_77/O
                         net (fo=1, routed)           0.000    11.638    registers_management/IR_processor_1[31]_i_77_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.151 r  registers_management/IR_processor_1_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.151    registers_management/IR_processor_1_reg[31]_i_44_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.268 r  registers_management/IR_processor_1_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.268    registers_management/IR_processor_1_reg[31]_i_27_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.385 r  registers_management/IR_processor_1_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.385    registers_management/IR_processor_1_reg[31]_i_17_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.700 r  registers_management/IR_processor_1_reg[31]_i_13/O[3]
                         net (fo=3, routed)           2.524    15.224    registers_management/PROGRAM_PROCESSOR/bus_module_encode[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.307    15.531 f  registers_management/FSM_onehot_program_state[4]_i_27/O
                         net (fo=3, routed)           0.711    16.242    registers_management/PROGRAM_PROCESSOR/decode_state2
    SLICE_X50Y28         LUT5 (Prop_lut5_I4_O)        0.124    16.366 f  registers_management/FSM_onehot_program_state[4]_i_17/O
                         net (fo=4, routed)           0.718    17.084    PROGRAM_PROCESSOR/decode_state1
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.124    17.208 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=1, routed)           0.667    17.875    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124    17.999 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.817    18.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.124    18.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.805    21.745    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X40Y86         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    34.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    36.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       1.474    37.787    PROGRAM_PROCESSOR/clk_out1
    SLICE_X40Y86         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/C
                         clock pessimism             -0.538    37.249    
                         clock uncertainty           -0.176    37.073    
    SLICE_X40Y86         FDRE (Setup_fdre_C_CE)      -0.205    36.868    PROGRAM_PROCESSOR/IR_processor_2_reg[17]
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -21.745    
  -------------------------------------------------------------------
                         slack                                 15.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/rx_controller/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.612    -0.568    UART_PERIPHERAL_1/rx_controller/clk_out1
    SLICE_X97Y41         FDRE                                         r  UART_PERIPHERAL_1/rx_controller/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  UART_PERIPHERAL_1/rx_controller/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.360    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/DIA
    SLICE_X96Y41         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.882    -0.337    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/WCLK
    SLICE_X96Y41         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.218    -0.555    
    SLICE_X96Y41         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.408    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.data_bus_wr_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.022%)  route 0.250ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.546    -0.633    PROCESSOR_1/clk_out1
    SLICE_X45Y71         FDRE                                         r  PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.data_bus_wr_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.data_bus_wr_reg_reg[61]/Q
                         net (fo=2, routed)           0.250    -0.242    ATI_DMEM_BUS1/Q[61]
    SLICE_X52Y69         FDRE                                         r  ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.810    -0.409    ATI_DMEM_BUS1/clk_out1
    SLICE_X52Y69         FDRE                                         r  ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]/C
                         clock pessimism              0.035    -0.374    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.072    -0.302    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.data_bus_wr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.753%)  route 0.303ns (68.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.589    -0.591    PROCESSOR_1/clk_out1
    SLICE_X74Y49         FDRE                                         r  PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.data_bus_wr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.data_bus_wr_reg_reg[17]/Q
                         net (fo=2, routed)           0.303    -0.146    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/DIC1
    SLICE_X82Y51         RAMD32                                       r  ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.853    -0.366    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/WCLK
    SLICE_X82Y51         RAMD32                                       r  ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.040    -0.326    
    SLICE_X82Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.212    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.072%)  route 0.217ns (56.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.550    -0.629    PROCESSOR_2/clk_out1
    SLICE_X46Y67         FDRE                                         r  PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[56]/Q
                         net (fo=2, routed)           0.217    -0.249    ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[63]_0[56]
    SLICE_X53Y67         FDRE                                         r  ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.812    -0.407    ATI_DMEM_BUS2/clk_out1
    SLICE_X53Y67         FDRE                                         r  ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[56]/C
                         clock pessimism              0.035    -0.372    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.057    -0.315    ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[56]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.584%)  route 0.244ns (63.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.546    -0.633    PROCESSOR_2/clk_out1
    SLICE_X47Y72         FDRE                                         r  PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[61]/Q
                         net (fo=2, routed)           0.244    -0.248    ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[63]_0[61]
    SLICE_X50Y69         FDRE                                         r  ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.810    -0.409    ATI_DMEM_BUS2/clk_out1
    SLICE_X50Y69         FDRE                                         r  ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]/C
                         clock pessimism              0.035    -0.374    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.059    -0.315    ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.815%)  route 0.174ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.613    -0.567    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X99Y41         FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/Q
                         net (fo=20, routed)          0.174    -0.252    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/A4
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.882    -0.337    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/WCLK
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X96Y40         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.815%)  route 0.174ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.613    -0.567    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X99Y41         FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/Q
                         net (fo=20, routed)          0.174    -0.252    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/A4
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.882    -0.337    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/WCLK
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X96Y40         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.815%)  route 0.174ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.613    -0.567    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X99Y41         FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/Q
                         net (fo=20, routed)          0.174    -0.252    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/A4
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.882    -0.337    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/WCLK
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X96Y40         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.815%)  route 0.174ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.613    -0.567    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X99Y41         FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/Q
                         net (fo=20, routed)          0.174    -0.252    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/A4
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.882    -0.337    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/WCLK
    SLICE_X96Y40         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X96Y40         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.613    -0.567    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X99Y41         FDRE                                         r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[4]/Q
                         net (fo=20, routed)          0.174    -0.252    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/ADDRD4
    SLICE_X96Y41         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17080, routed)       0.882    -0.337    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/WCLK
    SLICE_X96Y41         RAMD64E                                      r  UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X96Y41         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.331    UART_PERIPHERAL_1/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  system_tick/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X91Y55    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X67Y55    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X67Y55    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X90Y55    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X85Y58    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X80Y58    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X81Y57    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X88Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK         n/a            1.250         20.000      18.750     SLICE_X66Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X82Y61    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X82Y61    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y52    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y52    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y52    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y52    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X86Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  system_tick/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT



