{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "0",
   "metadata": {},
   "source": [
    "# 02 — DATASHEET DRILL: 74HC00 Quad NAND Gate\n",
    "\n",
    "**Module 06: Integrated Circuits**\n",
    "\n",
    "---\n",
    "\n",
    "This notebook is a **complete walkthrough** of a real IC datasheet. We will go section by section through the 74HC00 (quad 2-input NAND gate) datasheet, understanding every specification and calculating what the numbers mean for real circuit design.\n",
    "\n",
    "By the end, you will:\n",
    "- Read any digital IC datasheet with confidence\n",
    "- Understand absolute maximum ratings vs. recommended operating conditions\n",
    "- Interpret DC and AC electrical characteristics\n",
    "- Calculate total power consumption at a given operating frequency\n",
    "- Determine whether the 74HC00 can drive a specific load (like an LED)\n",
    "- Know the rules for unused inputs and latch-up prevention\n",
    "\n",
    "**Grab a copy of the 74HC00 datasheet** (from NXP, TI, or ON Semi -- they are all equivalent) and follow along."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1",
   "metadata": {},
   "source": [
    "## Section 1 — Part Overview\n",
    "\n",
    "The first page of any datasheet tells you what the part does:\n",
    "\n",
    "```\n",
    "74HC00 / 74HCT00\n",
    "Quad 2-input NAND gate\n",
    "\n",
    "- High-Speed Si-gate CMOS device\n",
    "- Complies with JEDEC standard No. 7A\n",
    "- Input levels: CMOS (74HC00) or TTL-compatible (74HCT00)\n",
    "- ESD protection: HBM > 2000V, CDM > 1000V\n",
    "```\n",
    "\n",
    "### Package: DIP-14 (for breadboarding) or SOIC-14 (for PCBs)\n",
    "\n",
    "```\n",
    "        +---\\/---+\n",
    "   1A  -| 1   14 |- VCC\n",
    "   1B  -| 2   13 |- 4B\n",
    "   1Y  -| 3   12 |- 4A\n",
    "   2A  -| 4   11 |- 4Y\n",
    "   2B  -| 5   10 |- 3B\n",
    "   2Y  -| 6    9 |- 3A\n",
    "  GND  -| 7    8 |- 3Y\n",
    "        +--------+\n",
    "```\n",
    "\n",
    "**Four independent NAND gates** in one 14-pin package.\n",
    "- VCC on pin 14, GND on pin 7 (standard for 14-pin 74xx series)\n",
    "- Each gate has 2 inputs (A, B) and 1 output (Y)\n",
    "- Y = NOT(A AND B)\n",
    "\n",
    "### Function Table (Truth Table)\n",
    "\n",
    "| A | B | Y |\n",
    "|---|---|---|\n",
    "| L | L | H |\n",
    "| L | H | H |\n",
    "| H | L | H |\n",
    "| H | H | L |\n",
    "\n",
    "H = HIGH level, L = LOW level. This is the NAND function: output is LOW only when both inputs are HIGH."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2",
   "metadata": {},
   "source": [
    "## Section 2 — Absolute Maximum Ratings\n",
    "\n",
    "This section lists conditions that will **damage or destroy** the IC. Never exceed these values, even briefly.\n",
    "\n",
    "```\n",
    "ABSOLUTE MAXIMUM RATINGS (damage beyond these)\n",
    "\n",
    "Parameter                    Symbol    Value\n",
    "Supply voltage               VCC       -0.5 to +7.0 V\n",
    "Input voltage                V_I       -0.5 to VCC + 0.5 V\n",
    "Output voltage               V_O       -0.5 to VCC + 0.5 V\n",
    "Input/output clamp current   I_IK      +/- 20 mA\n",
    "Output current (source)      I_OH      -25 mA\n",
    "Output current (sink)        I_OL      25 mA\n",
    "Supply current               I_CC      50 mA\n",
    "Power dissipation (package)  P_D       500 mW\n",
    "Storage temperature          T_stg     -65 to +150 C\n",
    "Operating temperature        T_op      -40 to +125 C\n",
    "```\n",
    "\n",
    "### Key warnings:\n",
    "\n",
    "1. **VCC max = 7.0V**: Applying 9V or 12V will destroy the IC instantly. Always check your power supply.\n",
    "\n",
    "2. **Input voltage: -0.5V to VCC + 0.5V**: Inputs must not go more than 0.5V below GND or above VCC. This is critical when mixing voltage levels. A 5V signal into a 3.3V-powered 74HC00 violates this limit (5.0V > 3.3V + 0.5V = 3.8V).\n",
    "\n",
    "3. **Output current: 25 mA max**: The output transistors can only handle 25 mA before damage. This limits what you can directly drive.\n",
    "\n",
    "4. **These are NOT operating conditions**. The chip may work at 6.5V VCC but its specifications are not guaranteed. The recommended operating conditions (next section) are where the chip is guaranteed to work correctly."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3",
   "metadata": {},
   "source": [
    "## Section 3 — Recommended Operating Conditions\n",
    "\n",
    "These are the conditions under which the datasheet guarantees all specifications:\n",
    "\n",
    "```\n",
    "RECOMMENDED OPERATING CONDITIONS\n",
    "\n",
    "Parameter             Symbol   74HC00              74HCT00\n",
    "Supply voltage        VCC      2.0 to 6.0 V       4.5 to 5.5 V\n",
    "Input voltage         V_I      0 to VCC            0 to VCC\n",
    "Output current        I_OH     -4 mA (at 4.5V)     -4 mA\n",
    "                      I_OL     4 mA (at 4.5V)      4 mA\n",
    "Operating temperature T_A      -40 to +125 C       -40 to +125 C\n",
    "Input rise/fall time  t_r/t_f  <= 500 ns (at 4.5V) <= 500 ns\n",
    "```\n",
    "\n",
    "### Key observations:\n",
    "\n",
    "1. **74HC VCC range: 2.0 to 6.0V** -- this is extremely flexible! You can run it at 3.3V, 5V, or anything in between. The HCT version is locked to 5V (+/- 10%).\n",
    "\n",
    "2. **Output current: +/- 4 mA** -- this is the recommended operating current, not the absolute max (25 mA). At 4 mA, the output voltage specs are guaranteed. At higher currents, V_OH drops and V_OL rises.\n",
    "\n",
    "3. **Input rise/fall time: <= 500 ns** -- if input edges are slower than 500 ns, the chip may oscillate or draw excess current during the transition. This is because both MOSFETS are partially on during slow transitions."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4",
   "metadata": {},
   "source": [
    "## Section 4 — DC Electrical Characteristics\n",
    "\n",
    "This is where the real specifications live. These tell you what voltages and currents to expect under static (DC) conditions.\n",
    "\n",
    "```\n",
    "DC ELECTRICAL CHARACTERISTICS (74HC00)\n",
    "T_A = 25C unless otherwise noted\n",
    "\n",
    "Parameter    Conditions          VCC    Min    Typ    Max    Unit\n",
    "V_IH         Input HIGH          2.0V   1.5    -      -      V\n",
    "                                 4.5V   3.15   -      -      V\n",
    "                                 6.0V   4.2    -      -      V\n",
    "\n",
    "V_IL         Input LOW           2.0V   -      -      0.5    V\n",
    "                                 4.5V   -      -      1.35   V\n",
    "                                 6.0V   -      -      1.8    V\n",
    "\n",
    "V_OH         Output HIGH         2.0V   1.9    2.0    -      V\n",
    "             (I_OH = -20 uA)     4.5V   4.4    4.5    -      V\n",
    "                                 6.0V   5.9    6.0    -      V\n",
    "\n",
    "V_OH         Output HIGH         4.5V   3.98   4.32   -      V\n",
    "             (I_OH = -4 mA)\n",
    "\n",
    "V_OL         Output LOW          2.0V   -      0      0.1    V\n",
    "             (I_OL = 20 uA)      4.5V   -      0      0.1    V\n",
    "                                 6.0V   -      0      0.1    V\n",
    "\n",
    "V_OL         Output LOW          4.5V   -      0.15   0.33   V\n",
    "             (I_OL = 4 mA)\n",
    "\n",
    "I_I          Input current       6.0V   -      -      +/-1   uA\n",
    "\n",
    "I_CC         Quiescent supply    6.0V   -      -      4      uA\n",
    "             current (per pkg)\n",
    "```\n",
    "\n",
    "### Critical details to notice:\n",
    "\n",
    "1. **Input thresholds scale with VCC**: V_IH = ~0.7 * VCC, V_IL = ~0.3 * VCC. This is characteristic of CMOS.\n",
    "\n",
    "2. **Output voltages depend on load current**: At 20 uA (light load), V_OH = 4.4V min. At 4 mA (heavier load), V_OH drops to 3.98V min. The output MOSFET has finite on-resistance, causing this voltage drop.\n",
    "\n",
    "3. **I_I = +/- 1 uA**: Input current is essentially zero (MOSFET gate). This is why CMOS has virtually unlimited fan-out in DC terms.\n",
    "\n",
    "4. **I_CC = 4 uA max**: The entire 4-gate IC draws at most 4 microamps when not switching. At 5V, that is 20 microwatts. Extraordinary."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Noise margin calculation at different VCC levels from datasheet values\n",
    "\n",
    "VCC_vals = np.array([2.0, 4.5, 6.0])\n",
    "\n",
    "# Datasheet values\n",
    "VIH = np.array([1.5, 3.15, 4.2])    # Input HIGH threshold (min)\n",
    "VIL = np.array([0.5, 1.35, 1.8])    # Input LOW threshold (max)\n",
    "VOH = np.array([1.9, 4.4, 5.9])     # Output HIGH (min, at -20 uA)\n",
    "VOL = np.array([0.1, 0.1, 0.1])     # Output LOW (max, at 20 uA)\n",
    "\n",
    "NMH = VOH - VIH  # HIGH noise margin\n",
    "NML = VIL - VOL   # LOW noise margin\n",
    "\n",
    "print('74HC00 Noise Margins from Datasheet')\n",
    "print('=' * 55)\n",
    "print(f'{\"VCC (V)\":>8} | {\"V_OH (V)\":>8} | {\"V_IH (V)\":>8} | {\"NM_H (V)\":>8}')\n",
    "print(f'{\"\":>8} | {\"V_OL (V)\":>8} | {\"V_IL (V)\":>8} | {\"NM_L (V)\":>8}')\n",
    "print('-' * 55)\n",
    "for i in range(len(VCC_vals)):\n",
    "    print(f'{VCC_vals[i]:>8.1f} | {VOH[i]:>8.1f} | {VIH[i]:>8.2f} | {NMH[i]:>8.2f}')\n",
    "    print(f'{\"\":>8} | {VOL[i]:>8.1f} | {VIL[i]:>8.2f} | {NML[i]:>8.2f}')\n",
    "    print()\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(10, 6))\n",
    "\n",
    "# Continuous interpolation\n",
    "VCC_cont = np.linspace(2.0, 6.0, 100)\n",
    "NMH_cont = np.interp(VCC_cont, VCC_vals, NMH)\n",
    "NML_cont = np.interp(VCC_cont, VCC_vals, NML)\n",
    "\n",
    "ax.plot(VCC_cont, NMH_cont, 'g-', linewidth=2.5, label='NM_H (HIGH noise margin)')\n",
    "ax.plot(VCC_cont, NML_cont, 'r-', linewidth=2.5, label='NM_L (LOW noise margin)')\n",
    "ax.plot(VCC_vals, NMH, 'go', markersize=10)\n",
    "ax.plot(VCC_vals, NML, 'ro', markersize=10)\n",
    "\n",
    "for i in range(len(VCC_vals)):\n",
    "    ax.annotate(f'{NMH[i]:.2f}V', xy=(VCC_vals[i], NMH[i]),\n",
    "                xytext=(VCC_vals[i] + 0.1, NMH[i] + 0.05), fontsize=10, color='green')\n",
    "    ax.annotate(f'{NML[i]:.2f}V', xy=(VCC_vals[i], NML[i]),\n",
    "                xytext=(VCC_vals[i] + 0.1, NML[i] + 0.05), fontsize=10, color='red')\n",
    "\n",
    "# TTL reference\n",
    "ax.axhline(y=0.4, color='blue', linestyle='--', alpha=0.5, label='TTL noise margin (0.4V)')\n",
    "\n",
    "ax.set_xlabel('Supply Voltage VCC (V)', fontsize=12)\n",
    "ax.set_ylabel('Noise Margin (V)', fontsize=12)\n",
    "ax.set_title('74HC00 Noise Margins vs Supply Voltage\\n(from Datasheet Values)', fontsize=13, fontweight='bold')\n",
    "ax.legend(fontsize=10)\n",
    "ax.grid(True, alpha=0.3)\n",
    "ax.set_ylim(0, 2.0)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('Even at the lowest VCC (2.0V), the 74HC00 noise margin (0.4V) matches TTL at 5V.')\n",
    "print('At 6.0V, CMOS noise margins are 4x better than TTL.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6",
   "metadata": {},
   "source": [
    "## Section 5 — AC Electrical Characteristics\n",
    "\n",
    "The AC section tells you how fast the chip can switch:\n",
    "\n",
    "```\n",
    "AC ELECTRICAL CHARACTERISTICS (74HC00)\n",
    "C_L = 50 pF, T_A = 25C\n",
    "\n",
    "Parameter         Conditions    VCC    Min   Typ   Max   Unit\n",
    "t_PHL             --            2.0V   --    19    95    ns\n",
    "(propagation      --            4.5V   --    8     15    ns\n",
    " delay, H-to-L)   --            6.0V   --    7     13    ns\n",
    "\n",
    "t_PLH             --            2.0V   --    19    95    ns\n",
    "(propagation      --            4.5V   --    8     15    ns\n",
    " delay, L-to-H)   --            6.0V   --    7     13    ns\n",
    "\n",
    "t_THL             --            2.0V   --    19    95    ns\n",
    "(transition       --            4.5V   --    7     15    ns\n",
    " time, H-to-L)    --            6.0V   --    6     13    ns\n",
    "\n",
    "t_TLH             --            2.0V   --    19    95    ns\n",
    "(transition       --            4.5V   --    7     15    ns\n",
    " time, L-to-H)    --            6.0V   --    6     13    ns\n",
    "\n",
    "C_PD              Power dissipation     --    22    --    pF\n",
    "                  capacitance (per gate)\n",
    "\n",
    "C_I               Input capacitance     --    3.5   --    pF\n",
    "```\n",
    "\n",
    "### Key observations:\n",
    "\n",
    "1. **Propagation delay scales with VCC**: 19 ns at 2V, 8 ns at 4.5V, 7 ns at 6V. Higher voltage = faster.\n",
    "\n",
    "2. **Min vs Max**: Typical delay is 8 ns but worst-case is 15 ns at 4.5V. Always design for the worst case (max value).\n",
    "\n",
    "3. **C_PD = 22 pF**: This is the key number for power calculation. It represents the effective capacitance that gets charged/discharged each switching cycle.\n",
    "\n",
    "4. **C_I = 3.5 pF**: Each input adds 3.5 pF to the load of the driving gate. 10 inputs = 35 pF additional load.\n",
    "\n",
    "5. **Test condition: C_L = 50 pF**: All timing specs assume a 50 pF load capacitance. Your actual circuit may have more or less, changing the actual delay."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "7",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Propagation delay vs supply voltage (datasheet values)\n",
    "\n",
    "VCC_data = np.array([2.0, 4.5, 6.0])\n",
    "\n",
    "tPD_typ = np.array([19, 8, 7])    # typical (ns)\n",
    "tPD_max = np.array([95, 15, 13])  # maximum (ns)\n",
    "\n",
    "# Smooth interpolation\n",
    "VCC_smooth = np.linspace(2.0, 6.0, 100)\n",
    "tPD_typ_smooth = np.interp(VCC_smooth, VCC_data, tPD_typ)\n",
    "tPD_max_smooth = np.interp(VCC_smooth, VCC_data, tPD_max)\n",
    "\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "# Propagation delay\n",
    "ax1.plot(VCC_smooth, tPD_typ_smooth, 'b-', linewidth=2.5, label='Typical')\n",
    "ax1.plot(VCC_smooth, tPD_max_smooth, 'r--', linewidth=2, label='Maximum (worst case)')\n",
    "ax1.plot(VCC_data, tPD_typ, 'bo', markersize=8)\n",
    "ax1.plot(VCC_data, tPD_max, 'rs', markersize=8)\n",
    "\n",
    "ax1.fill_between(VCC_smooth, tPD_typ_smooth, tPD_max_smooth, alpha=0.15, color='gray',\n",
    "                 label='Operating range')\n",
    "\n",
    "for v, tt, tm in zip(VCC_data, tPD_typ, tPD_max):\n",
    "    ax1.annotate(f'typ: {tt} ns\\nmax: {tm} ns', xy=(v, tt),\n",
    "                xytext=(v + 0.15, tt + 8), fontsize=9,\n",
    "                arrowprops=dict(arrowstyle='->', lw=1))\n",
    "\n",
    "ax1.set_xlabel('Supply Voltage VCC (V)', fontsize=12)\n",
    "ax1.set_ylabel('Propagation Delay (ns)', fontsize=12)\n",
    "ax1.set_title('74HC00 Propagation Delay vs VCC\\n(Datasheet Values, C_L = 50 pF)', fontsize=12, fontweight='bold')\n",
    "ax1.legend(fontsize=10)\n",
    "ax1.grid(True, alpha=0.3)\n",
    "ax1.set_ylim(0, 110)\n",
    "\n",
    "# Maximum toggle frequency\n",
    "fmax_typ = 1 / (2 * tPD_typ_smooth * 1e-9) / 1e6  # MHz\n",
    "fmax_max = 1 / (2 * tPD_max_smooth * 1e-9) / 1e6   # MHz (guaranteed)\n",
    "\n",
    "ax2.plot(VCC_smooth, fmax_typ, 'b-', linewidth=2.5, label='Typical max freq')\n",
    "ax2.plot(VCC_smooth, fmax_max, 'r--', linewidth=2, label='Guaranteed max freq')\n",
    "\n",
    "ax2.set_xlabel('Supply Voltage VCC (V)', fontsize=12)\n",
    "ax2.set_ylabel('Maximum Frequency (MHz)', fontsize=12)\n",
    "ax2.set_title('74HC00 Maximum Toggle Frequency\\n(Calculated from Propagation Delay)', fontsize=12, fontweight='bold')\n",
    "ax2.legend(fontsize=10)\n",
    "ax2.grid(True, alpha=0.3)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('Design rule: ALWAYS use the MAX (worst-case) delay for timing calculations.')\n",
    "print('The typical values are for information only -- your specific chip may be slower.')\n",
    "print(f'\\nAt VCC = 4.5V, guaranteed max frequency: {1/(2*15e-9)/1e6:.1f} MHz')\n",
    "print(f'At VCC = 4.5V, typical max frequency: {1/(2*8e-9)/1e6:.1f} MHz')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8",
   "metadata": {},
   "source": [
    "## Section 6 — Power Consumption Calculation\n",
    "\n",
    "The total power consumed by a CMOS IC has two components:\n",
    "\n",
    "### Static Power (quiescent)\n",
    "```\n",
    "P_static = I_CC * VCC\n",
    "P_static = 4 uA * 5V = 20 uW  (for the entire package)\n",
    "```\n",
    "This is essentially zero and can usually be ignored.\n",
    "\n",
    "### Dynamic Power (switching)\n",
    "```\n",
    "P_dynamic = C_PD * VCC^2 * f_sw    (per gate)\n",
    "\n",
    "Where:\n",
    "  C_PD = 22 pF (from datasheet)\n",
    "  VCC = supply voltage\n",
    "  f_sw = switching frequency of that gate\n",
    "```\n",
    "\n",
    "### Total Power\n",
    "```\n",
    "P_total = P_static + SUM(C_PD * VCC^2 * f_sw) for each gate\n",
    "```\n",
    "\n",
    "If you also have external load capacitance C_L:\n",
    "```\n",
    "P_total = P_static + SUM((C_PD + C_L) * VCC^2 * f_sw) for each gate\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Worked example: calculate 74HC00 power consumption\n",
    "\n",
    "print('WORKED EXAMPLE: 74HC00 Power Consumption')\n",
    "print('=' * 55)\n",
    "print()\n",
    "\n",
    "# Given:\n",
    "VCC = 5.0       # V\n",
    "C_PD = 22e-12   # F (22 pF, from datasheet)\n",
    "I_CC = 4e-6     # A (4 uA, max quiescent current)\n",
    "\n",
    "# Scenario: 2 gates switching at 10 MHz, 2 gates at 1 MHz\n",
    "# Each gate has 15 pF external load\n",
    "C_L = 15e-12    # F (15 pF external load per gate)\n",
    "C_total = C_PD + C_L  # total capacitance per gate\n",
    "\n",
    "print(f'Supply voltage: VCC = {VCC} V')\n",
    "print(f'Datasheet C_PD = {C_PD*1e12:.0f} pF per gate')\n",
    "print(f'External load: C_L = {C_L*1e12:.0f} pF per gate')\n",
    "print(f'Total capacitance per gate: {C_total*1e12:.0f} pF')\n",
    "print()\n",
    "\n",
    "# Static power\n",
    "P_static = I_CC * VCC\n",
    "print(f'1. Static power: P_static = I_CC x VCC = {I_CC*1e6:.0f} uA x {VCC} V = {P_static*1e6:.0f} uW')\n",
    "\n",
    "# Dynamic power for each gate\n",
    "f1, f2 = 10e6, 1e6  # Hz\n",
    "n1, n2 = 2, 2         # number of gates at each frequency\n",
    "\n",
    "P_gate_10MHz = C_total * VCC**2 * f1\n",
    "P_gate_1MHz = C_total * VCC**2 * f2\n",
    "\n",
    "print(f'\\n2. Dynamic power per gate at 10 MHz:')\n",
    "print(f'   P = (C_PD + C_L) x VCC^2 x f')\n",
    "print(f'   P = {C_total*1e12:.0f} pF x ({VCC} V)^2 x {f1/1e6:.0f} MHz')\n",
    "print(f'   P = {P_gate_10MHz*1e3:.3f} mW per gate')\n",
    "\n",
    "print(f'\\n3. Dynamic power per gate at 1 MHz:')\n",
    "print(f'   P = {C_total*1e12:.0f} pF x ({VCC} V)^2 x {f2/1e6:.0f} MHz')\n",
    "print(f'   P = {P_gate_1MHz*1e3:.4f} mW per gate')\n",
    "\n",
    "P_total = P_static + n1 * P_gate_10MHz + n2 * P_gate_1MHz\n",
    "print(f'\\n4. Total power for the package:')\n",
    "print(f'   P_total = P_static + {n1} x P_10MHz + {n2} x P_1MHz')\n",
    "print(f'   P_total = {P_static*1e6:.0f} uW + {n1} x {P_gate_10MHz*1e3:.3f} mW + {n2} x {P_gate_1MHz*1e3:.4f} mW')\n",
    "print(f'   P_total = {P_total*1e3:.3f} mW')\n",
    "print(f'\\n   Total supply current: I = P/VCC = {P_total/VCC*1e3:.3f} mA')\n",
    "\n",
    "# Compare: same gates at 3.3V\n",
    "VCC_33 = 3.3\n",
    "P_total_33 = I_CC * VCC_33 + n1 * C_total * VCC_33**2 * f1 + n2 * C_total * VCC_33**2 * f2\n",
    "print(f'\\n5. Same circuit at VCC = 3.3V:')\n",
    "print(f'   P_total = {P_total_33*1e3:.3f} mW')\n",
    "print(f'   Power reduction: {(1 - P_total_33/P_total)*100:.1f}%')\n",
    "print(f'   (Ratio = (3.3/5.0)^2 = {(3.3/5.0)**2:.3f} = {(3.3/5.0)**2*100:.1f}% of 5V power)')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "10",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Power consumption vs frequency at different VCC levels\n",
    "\n",
    "freq = np.logspace(0, 8, 200)  # 1 Hz to 100 MHz\n",
    "C_PD = 22e-12  # F\n",
    "C_L = 15e-12   # F external load\n",
    "C_total = C_PD + C_L\n",
    "I_CC = 4e-6    # A\n",
    "\n",
    "fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "\n",
    "# Power vs frequency at different VCC\n",
    "for VCC, color, style in [(2.0, 'green', '-'), (3.3, 'blue', '-'), (5.0, 'red', '-')]:\n",
    "    # Total power for 4 gates all switching at same frequency\n",
    "    P_static = I_CC * VCC\n",
    "    P_dynamic = 4 * C_total * VCC**2 * freq\n",
    "    P_total = P_static + P_dynamic\n",
    "    \n",
    "    ax1.loglog(freq, P_total * 1e3, color=color, linestyle=style, linewidth=2.5,\n",
    "              label=f'VCC = {VCC}V')\n",
    "\n",
    "ax1.set_xlabel('Switching Frequency (Hz)', fontsize=12)\n",
    "ax1.set_ylabel('Total Package Power (mW)', fontsize=12)\n",
    "ax1.set_title('74HC00 Power vs Frequency\\n(4 gates switching, C_L = 15 pF each)',\n",
    "              fontsize=12, fontweight='bold')\n",
    "ax1.legend(fontsize=10)\n",
    "ax1.grid(True, alpha=0.3, which='both')\n",
    "ax1.set_ylim(1e-5, 100)\n",
    "\n",
    "# Power vs VCC at fixed frequency\n",
    "VCC_sweep = np.linspace(2.0, 6.0, 100)\n",
    "for f_val, color, label in [(1e3, 'green', '1 kHz'), (1e6, 'blue', '1 MHz'), (1e7, 'red', '10 MHz')]:\n",
    "    P_static = I_CC * VCC_sweep\n",
    "    P_dynamic = 4 * C_total * VCC_sweep**2 * f_val\n",
    "    P_total = P_static + P_dynamic\n",
    "    ax2.plot(VCC_sweep, P_total * 1e3, color=color, linewidth=2.5, label=f'f = {label}')\n",
    "\n",
    "ax2.set_xlabel('Supply Voltage VCC (V)', fontsize=12)\n",
    "ax2.set_ylabel('Total Package Power (mW)', fontsize=12)\n",
    "ax2.set_title('74HC00 Power vs Supply Voltage\\n(4 gates switching)',\n",
    "              fontsize=12, fontweight='bold')\n",
    "ax2.legend(fontsize=10)\n",
    "ax2.grid(True, alpha=0.3)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print('Key insight: Power scales as VCC^2 -- reducing VCC from 5V to 3.3V saves 56% power.')\n",
    "print('This is why the entire industry moved from 5V to 3.3V to 1.8V to 1.2V logic.')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "11",
   "metadata": {},
   "source": [
    "## Section 7 — Output Drive: Can the 74HC00 Drive an LED?\n",
    "\n",
    "A common beginner question: can I connect an LED directly to a logic gate output?\n",
    "\n",
    "### What the datasheet says\n",
    "\n",
    "```\n",
    "Recommended output current:\n",
    "  I_OH = -4 mA  (source current, output HIGH)\n",
    "  I_OL = 4 mA   (sink current, output LOW)\n",
    "\n",
    "Absolute maximum:\n",
    "  I_OH = -25 mA\n",
    "  I_OL = 25 mA\n",
    "```\n",
    "\n",
    "### LED requirements\n",
    "\n",
    "A typical LED needs:\n",
    "- Forward voltage: ~2.0V (red), ~3.2V (blue/white)\n",
    "- Forward current: 10-20 mA for full brightness, 2-5 mA for dim but visible\n",
    "\n",
    "### Analysis: LED active-LOW (sinking current)\n",
    "\n",
    "```\n",
    "    VCC (5V)\n",
    "     |\n",
    "     +--- [R] --- [LED] --- [74HC00 output]\n",
    "                              (output LOW = LED ON)\n",
    "```\n",
    "\n",
    "When output is LOW, current flows from VCC through R and LED into the output pin.\n",
    "- Available voltage: VCC - V_LED - V_OL = 5.0 - 2.0 - 0.33 = 2.67V\n",
    "- For I = 4 mA: R = 2.67V / 4 mA = **668 ohm** (use 680 ohm)\n",
    "- For I = 10 mA: R = 2.67V / 10 mA = 267 ohm -- but this exceeds recommended I_OL!\n",
    "\n",
    "### Verdict\n",
    "\n",
    "The 74HC00 can drive an LED at **reduced brightness** (4 mA) within recommended specs. For full brightness (20 mA), you need a buffer transistor."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "12",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Design exercise: LED driving from 74HC00\n",
    "\n",
    "print('DESIGN EXERCISE: Driving an LED from 74HC00')\n",
    "print('=' * 50)\n",
    "print()\n",
    "\n",
    "VCC = 5.0\n",
    "V_LED_red = 2.0    # typical red LED forward voltage\n",
    "V_LED_blue = 3.2   # typical blue LED forward voltage\n",
    "\n",
    "# Output voltage under load (from datasheet)\n",
    "VOL_4mA = 0.33     # V_OL at I_OL = 4 mA (max)\n",
    "VOH_4mA = 3.98     # V_OH at I_OH = -4 mA (min)\n",
    "\n",
    "# Method 1: Active-LOW (sink current through output)\n",
    "print('Method 1: Active-LOW (LED on when output = LOW)')\n",
    "print('  Circuit: VCC -> R -> LED -> output pin')\n",
    "print()\n",
    "\n",
    "for name, V_LED in [('Red LED', V_LED_red), ('Blue LED', V_LED_blue)]:\n",
    "    V_available = VCC - V_LED - VOL_4mA\n",
    "    I_target = 4e-3  # 4 mA (recommended max)\n",
    "    R_needed = V_available / I_target\n",
    "    # Standard resistor value\n",
    "    R_standard = int(np.ceil(R_needed / 10) * 10)  # round up to nearest 10\n",
    "    I_actual = V_available / R_standard\n",
    "    P_resistor = I_actual**2 * R_standard\n",
    "    \n",
    "    print(f'  {name} (V_f = {V_LED}V):')\n",
    "    print(f'    V_available = {VCC} - {V_LED} - {VOL_4mA} = {V_available:.2f}V')\n",
    "    print(f'    R = {V_available:.2f}V / {I_target*1e3:.0f}mA = {R_needed:.0f} ohm (use {R_standard} ohm)')\n",
    "    print(f'    Actual current: {I_actual*1e3:.1f} mA')\n",
    "    if V_available < 0:\n",
    "        print(f'    WARNING: Not enough voltage! Cannot drive this LED.')\n",
    "    print()\n",
    "\n",
    "# Method 2: Active-HIGH (source current from output)\n",
    "print('Method 2: Active-HIGH (LED on when output = HIGH)')\n",
    "print('  Circuit: output pin -> R -> LED -> GND')\n",
    "print()\n",
    "\n",
    "for name, V_LED in [('Red LED', V_LED_red), ('Blue LED', V_LED_blue)]:\n",
    "    V_available = VOH_4mA - V_LED\n",
    "    I_target = 4e-3\n",
    "    if V_available > 0:\n",
    "        R_needed = V_available / I_target\n",
    "        R_standard = int(np.ceil(R_needed / 10) * 10)\n",
    "        I_actual = V_available / R_standard\n",
    "        print(f'  {name} (V_f = {V_LED}V):')\n",
    "        print(f'    V_available = {VOH_4mA} - {V_LED} = {V_available:.2f}V')\n",
    "        print(f'    R = {V_available:.2f}V / {I_target*1e3:.0f}mA = {R_needed:.0f} ohm (use {R_standard} ohm)')\n",
    "        print(f'    Actual current: {I_actual*1e3:.1f} mA')\n",
    "    else:\n",
    "        print(f'  {name}: V_OH ({VOH_4mA}V) < V_LED ({V_LED}V) -- CANNOT DRIVE!')\n",
    "    print()\n",
    "\n",
    "print('SUMMARY:')\n",
    "print('  - Red LED: works either way at ~4 mA (dim but visible)')\n",
    "print('  - Blue LED: works active-LOW only; active-HIGH has marginal voltage')\n",
    "print('  - For full brightness (20 mA), use an NPN transistor as a buffer')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13",
   "metadata": {},
   "source": [
    "## Section 8 — Unused Inputs and Latch-Up\n",
    "\n",
    "### Unused Inputs: Tie Them!\n",
    "\n",
    "**Never leave a CMOS input floating** (unconnected). Here is why:\n",
    "\n",
    "1. A floating CMOS input has extremely high impedance (~10^12 ohm)\n",
    "2. Stray electromagnetic fields easily induce voltages on the pin\n",
    "3. The voltage drifts into the transition region (between V_IL and V_IH)\n",
    "4. In this region, both PMOS and NMOS are partially on\n",
    "5. This creates a DC path from VCC to GND --> **excessive power consumption**\n",
    "6. The gate may also **oscillate**, causing noise and interference\n",
    "\n",
    "### How to tie unused inputs:\n",
    "\n",
    "```\n",
    "For unused NAND inputs:  Tie to VCC (input = HIGH, output = other input inverted)\n",
    "                    or:  Tie to GND (input = LOW, output = always HIGH)\n",
    "\n",
    "For unused gates:        Tie ALL inputs to VCC or GND\n",
    "                         (Leave output unconnected -- that is OK)\n",
    "```\n",
    "\n",
    "### Latch-Up: What It Is\n",
    "\n",
    "CMOS ICs have parasitic thyristor (SCR) structures formed by the N-well and P-substrate:\n",
    "\n",
    "```\n",
    "  VCC ----[Rwell]----+----[parasitic NPN]----+\n",
    "                     |                        |\n",
    "                [parasitic PNP]               |\n",
    "                     |                        |\n",
    "  GND ----[Rsub]-----+------------------------+\n",
    "```\n",
    "\n",
    "If an input or output voltage exceeds VCC or goes below GND (even briefly), it can trigger this parasitic thyristor, creating a low-resistance path from VCC to GND. This draws massive current and can **destroy the IC** within milliseconds.\n",
    "\n",
    "### How to prevent latch-up:\n",
    "\n",
    "1. **Never apply input signals before powering VCC** (power supply sequencing)\n",
    "2. **Never exceed VCC + 0.5V on any input** (use series resistors or clamp diodes if needed)\n",
    "3. **Use proper decoupling** (100 nF on every IC)\n",
    "4. **Do not hot-swap** ICs while the circuit is powered"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14",
   "metadata": {},
   "source": [
    "## The Material Science Why — Inside the 74HC00\n",
    "\n",
    "The 74HC00 contains **16 MOSFETs** (4 gates x 4 transistors per NAND gate) plus ESD protection structures, all on a single silicon die about 1mm x 1mm.\n",
    "\n",
    "### Cross-section of one NAND gate:\n",
    "\n",
    "```\n",
    "    Input A    Input B           Output\n",
    "      |          |                 |\n",
    "  [P1 gate] [P2 gate]    [N1 gate] [N2 gate]\n",
    "      |          |          |         |\n",
    "   P+ | P+    P+ | P+    N+ | N+   N+ | N+\n",
    "   |  SiO2|   |  SiO2|   |  SiO2|  |  SiO2|\n",
    "   +--N-well--+  +--N-well--+  +--P-substrate--+\n",
    "   |___________|____________|___________________|\n",
    "                P-type substrate\n",
    "```\n",
    "\n",
    "### What makes it work:\n",
    "\n",
    "1. **SiO2 gate oxide**: ~10 nm thick insulator between gate and channel. This is what gives CMOS zero gate current and enables billions of transistors.\n",
    "\n",
    "2. **N-well**: A doped region in the P-substrate where PMOS transistors are built. The well must be connected to VCC to reverse-bias the well-substrate junction.\n",
    "\n",
    "3. **ESD protection diodes**: Clamp diodes on every I/O pin limit voltage excursions. The datasheet's ESD rating (>2000V HBM) comes from these structures.\n",
    "\n",
    "4. **Metal interconnects**: Aluminum or copper traces on top of the silicon connect the transistors into the NAND gate topology.\n",
    "\n",
    "### Why the 74HC00 is \"high-speed\" CMOS:\n",
    "\n",
    "The \"HC\" designation means the transistors are designed with shorter channel lengths and optimized gate oxide thickness compared to the original CD4000 CMOS series (which was very slow, ~100 ns). This gives 74HC its ~8 ns propagation delay while maintaining CMOS's low power advantage."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "15",
   "metadata": {},
   "source": [
    "## Experiment — Datasheet Verification\n",
    "\n",
    "Now that we have read the datasheet, let us verify its claims in the lab.\n",
    "\n",
    "### Equipment\n",
    "- 74HC00 DIP-14\n",
    "- Klein MM300 multimeter\n",
    "- Bench power supply (set to 5.00V)\n",
    "- 100 nF ceramic capacitor\n",
    "- 680 ohm resistor + red LED (optional)\n",
    "- Breadboard + jumper wires\n",
    "\n",
    "### Test 1: Verify V_OH and V_OL\n",
    "\n",
    "1. Power up the 74HC00 (VCC=5V, GND, 100nF cap)\n",
    "2. Tie unused inputs to VCC\n",
    "3. Gate 1: Both inputs LOW (to GND) --> measure output voltage\n",
    "   - **Expected**: V_OH >= 4.9V (datasheet says 4.4V min at -20 uA, but with no load it will be ~4.99V)\n",
    "4. Gate 1: Both inputs HIGH (to VCC) --> measure output voltage\n",
    "   - **Expected**: V_OL <= 0.1V (datasheet says 0.1V max at 20 uA)\n",
    "\n",
    "### Test 2: Verify I_CC (quiescent current)\n",
    "\n",
    "1. Set multimeter to DC current mode (mA or uA range)\n",
    "2. Put the multimeter in series with VCC (between power supply and pin 14)\n",
    "3. All inputs tied to VCC or GND (no switching)\n",
    "4. **Expected**: I_CC < 4 uA (probably reads as ~0-1 uA on your meter)\n",
    "5. Note: The Klein MM300 may not have enough resolution to read microamps accurately. If it reads \"0.00 mA\", that confirms the current is very small.\n",
    "\n",
    "### Test 3: Verify output drive with LED\n",
    "\n",
    "1. Connect: output pin --> 680 ohm --> red LED --> VCC (active-LOW)\n",
    "2. Set both inputs HIGH --> output LOW --> LED should light up dimly\n",
    "3. Set any input LOW --> output HIGH --> LED should be off\n",
    "4. Measure the voltage across the LED and across the resistor\n",
    "5. Calculate actual current: I = V_R / R\n",
    "\n",
    "### Test 4: Floating input demo (careful!)\n",
    "\n",
    "1. Disconnect one input of Gate 1 (leave it floating)\n",
    "2. Other input tied to VCC\n",
    "3. Measure the output -- it may oscillate or be unpredictable\n",
    "4. Touch the floating input with your finger -- the output may change!\n",
    "5. **Reconnect the input** to VCC or GND after this demo\n",
    "\n",
    "This dramatically demonstrates why unused CMOS inputs must be tied."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "16",
   "metadata": {},
   "source": [
    "## Experiment — Measuring Propagation Delay (Advanced)\n",
    "\n",
    "If you have the **Fnirsi 2C53T oscilloscope**:\n",
    "\n",
    "### Setup: Ring Oscillator\n",
    "\n",
    "Chain an **odd number** of inverters (NAND gates with inputs tied together) in a ring:\n",
    "\n",
    "```\n",
    "   +--[INV 1]--[INV 2]--[INV 3]--+\n",
    "   |                               |\n",
    "   +-------------------------------+\n",
    "         ^\n",
    "         |\n",
    "    Probe here (CH1)\n",
    "```\n",
    "\n",
    "This creates a **ring oscillator** that oscillates at:\n",
    "```\n",
    "f = 1 / (2 * N * t_PD)\n",
    "```\n",
    "where N = number of inverters and t_PD = propagation delay per gate.\n",
    "\n",
    "### Procedure\n",
    "\n",
    "1. Wire Gate 1, 2, 3 as inverters (pins 1+2 tied, pins 4+5 tied, pins 9+10 tied)\n",
    "2. Connect: Gate 1 output (pin 3) to Gate 2 input (pins 4+5)\n",
    "3. Connect: Gate 2 output (pin 6) to Gate 3 input (pins 9+10)\n",
    "4. Connect: Gate 3 output (pin 8) back to Gate 1 input (pins 1+2) -- this closes the ring\n",
    "5. Connect oscilloscope CH1 to any gate output\n",
    "6. You should see an oscillating square wave!\n",
    "\n",
    "### Calculation\n",
    "\n",
    "Measure the oscillation frequency. Then:\n",
    "```\n",
    "t_PD = 1 / (2 * 3 * f_osc) = 1 / (6 * f_osc)\n",
    "```\n",
    "\n",
    "For 74HC00 at 5V, expect f_osc ~ 20 MHz, giving t_PD ~ 8 ns. This should match the datasheet."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "17",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Ring oscillator frequency prediction\n",
    "\n",
    "N_gates = 3  # number of inverters in the ring (must be odd)\n",
    "\n",
    "# Datasheet propagation delays at different VCC\n",
    "VCC_data = np.array([2.0, 4.5, 6.0])\n",
    "tPD_typ = np.array([19, 8, 7])  # ns\n",
    "\n",
    "# Ring oscillator frequency: f = 1 / (2 * N * tPD)\n",
    "f_osc = 1 / (2 * N_gates * tPD_typ * 1e-9)  # Hz\n",
    "\n",
    "print('Ring Oscillator Predicted Frequencies')\n",
    "print(f'(Using {N_gates} inverters in ring)')\n",
    "print('=' * 50)\n",
    "print(f'{\"VCC (V)\":>8} | {\"tPD (ns)\":>8} | {\"f_osc (MHz)\":>12}')\n",
    "print('-' * 35)\n",
    "for v, t, f in zip(VCC_data, tPD_typ, f_osc):\n",
    "    print(f'{v:>8.1f} | {t:>8} | {f/1e6:>12.1f}')\n",
    "\n",
    "# Smooth curve\n",
    "VCC_smooth = np.linspace(2.0, 6.0, 100)\n",
    "tPD_smooth = np.interp(VCC_smooth, VCC_data, tPD_typ)\n",
    "f_osc_smooth = 1 / (2 * N_gates * tPD_smooth * 1e-9)\n",
    "\n",
    "fig, ax = plt.subplots(figsize=(10, 6))\n",
    "\n",
    "ax.plot(VCC_smooth, f_osc_smooth / 1e6, 'b-', linewidth=2.5)\n",
    "ax.plot(VCC_data, f_osc / 1e6, 'ro', markersize=10, label='Datasheet-based prediction')\n",
    "\n",
    "for v, f in zip(VCC_data, f_osc):\n",
    "    ax.annotate(f'{f/1e6:.1f} MHz', xy=(v, f/1e6),\n",
    "                xytext=(v + 0.2, f/1e6 + 1), fontsize=10,\n",
    "                arrowprops=dict(arrowstyle='->', lw=1))\n",
    "\n",
    "ax.set_xlabel('Supply Voltage VCC (V)', fontsize=12)\n",
    "ax.set_ylabel('Ring Oscillator Frequency (MHz)', fontsize=12)\n",
    "ax.set_title(f'Predicted Ring Oscillator Frequency\\n({N_gates}-gate ring using 74HC00)',\n",
    "             fontsize=13, fontweight='bold')\n",
    "ax.legend(fontsize=10)\n",
    "ax.grid(True, alpha=0.3)\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()\n",
    "\n",
    "print(f'\\nIf you measure ~{f_osc[1]/1e6:.0f} MHz at 5V, your chip is working to spec!')\n",
    "print('The actual frequency may be slightly different due to:')\n",
    "print('  - Wiring capacitance on the breadboard (~5-10 pF per node)')\n",
    "print('  - Breadboard trace inductance')\n",
    "print('  - Your specific chip being faster or slower than \"typical\"')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18",
   "metadata": {},
   "source": [
    "## Simulation — Build It in Falstad\n",
    "\n",
    "### 74HC00 NAND Gate\n",
    "\n",
    "**What to build:**\n",
    "1. Open [Falstad (blank canvas)](https://www.falstad.com/circuit/circuitjs.html?ctz=CQAgjCAMB0l3BWcMBMcUHYMGZIA4UA2ATmIxAUgoqoQFMBaMMAKCA)\n",
    "2. Build a CMOS NAND gate (two PMOS in parallel for pull-up, two NMOS in series for pull-down — as described in the previous notebooks)\n",
    "3. Add switches for inputs A and B\n",
    "4. Add an LED or scope on the output\n",
    "\n",
    "**What to observe:**\n",
    "- Toggle input switches and verify the NAND truth table: output LOW only when both inputs HIGH\n",
    "- Watch current flow through PMOS (to VCC) and NMOS (to GND) paths for each input combination\n",
    "- Notice zero static current in all stable states — this is why the datasheet's quiescent current (I_CC) is so low for CMOS\n",
    "\n",
    "### Ring Oscillator\n",
    "\n",
    "**What to build:**\n",
    "1. Open a [new blank canvas](https://www.falstad.com/circuit/circuitjs.html?ctz=CQAgjCAMB0l3BWcMBMcUHYMGZIA4UA2ATmIxAUgoqoQFMBaMMAKCA)\n",
    "2. Build three CMOS inverters (PMOS + NMOS pairs)\n",
    "3. Connect them in a ring: output of each feeds the input of the next, with the third output feeding back to the first input\n",
    "4. Right-click any node → **View in New Scope**\n",
    "\n",
    "**What to observe:**\n",
    "- The circuit oscillates on its own — no external clock needed\n",
    "- Each inverter flips its output, which triggers the next, creating a self-sustaining oscillation\n",
    "- The oscillation frequency depends on the propagation delay of each gate — this is directly related to the t_pd parameter on the 74HC00 datasheet\n",
    "- Measure the period by counting simulation timesteps, then calculate the per-gate delay: t_pd = period / (2 × number of stages)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "19",
   "metadata": {},
   "source": [
    "## Datasheet Connection — Quick Reference Card\n",
    "\n",
    "Here is a one-page summary of everything you need from the 74HC00 datasheet for practical circuit design:\n",
    "\n",
    "```\n",
    "74HC00 QUICK REFERENCE\n",
    "======================\n",
    "\n",
    "Function: Quad 2-input NAND gate\n",
    "Package:  DIP-14 (VCC=pin14, GND=pin7)\n",
    "Family:   74HC (High-Speed CMOS)\n",
    "\n",
    "POWER:\n",
    "  VCC range:     2.0 - 6.0V\n",
    "  I_CC (static): 4 uA max\n",
    "  P_dynamic:     C_PD * VCC^2 * f  (C_PD = 22 pF/gate)\n",
    "\n",
    "DC LEVELS (at VCC = 5V):\n",
    "  V_IH >= 3.5V    (input HIGH threshold)\n",
    "  V_IL <= 1.5V    (input LOW threshold)\n",
    "  V_OH >= 4.4V    (output HIGH, -20 uA load)\n",
    "  V_OL <= 0.1V    (output LOW, 20 uA load)\n",
    "  Noise margin:   ~1.4V (both HIGH and LOW)\n",
    "\n",
    "OUTPUT DRIVE:\n",
    "  I_OH = -4 mA recommended (-25 mA absolute max)\n",
    "  I_OL = 4 mA recommended (25 mA absolute max)\n",
    "\n",
    "SPEED (at VCC = 5V, C_L = 50 pF):\n",
    "  t_PD:   8 ns typical, 15 ns max\n",
    "  t_rise: 7 ns typical\n",
    "  f_max:  ~33 MHz (guaranteed), ~62 MHz (typical)\n",
    "\n",
    "RULES:\n",
    "  1. Always use 100 nF decoupling cap on VCC-GND\n",
    "  2. Never leave inputs floating -- tie to VCC or GND\n",
    "  3. Never exceed VCC + 0.5V on any input\n",
    "  4. Power VCC before applying input signals\n",
    "  5. Input rise/fall time must be < 500 ns\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "20",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Final summary visualization: 74HC00 operating envelope\n",
    "\n",
    "fig, axes = plt.subplots(2, 2, figsize=(14, 10))\n",
    "\n",
    "# 1. Propagation delay vs VCC\n",
    "ax = axes[0, 0]\n",
    "VCC_d = np.array([2.0, 4.5, 6.0])\n",
    "tPD_typ = np.array([19, 8, 7])\n",
    "tPD_max = np.array([95, 15, 13])\n",
    "VCC_s = np.linspace(2.0, 6.0, 100)\n",
    "\n",
    "ax.fill_between(VCC_s, np.interp(VCC_s, VCC_d, tPD_typ),\n",
    "                np.interp(VCC_s, VCC_d, tPD_max), alpha=0.3, color='blue')\n",
    "ax.plot(VCC_s, np.interp(VCC_s, VCC_d, tPD_typ), 'b-', linewidth=2, label='Typical')\n",
    "ax.plot(VCC_s, np.interp(VCC_s, VCC_d, tPD_max), 'b--', linewidth=1.5, label='Maximum')\n",
    "ax.set_xlabel('VCC (V)', fontsize=11)\n",
    "ax.set_ylabel('Propagation Delay (ns)', fontsize=11)\n",
    "ax.set_title('Propagation Delay', fontsize=12, fontweight='bold')\n",
    "ax.legend(fontsize=9)\n",
    "ax.grid(True, alpha=0.3)\n",
    "\n",
    "# 2. Power consumption vs frequency\n",
    "ax = axes[0, 1]\n",
    "freq = np.logspace(0, 8, 200)\n",
    "for VCC, color in [(2.0, 'green'), (3.3, 'blue'), (5.0, 'red')]:\n",
    "    P = 4e-6 * VCC + 4 * 22e-12 * VCC**2 * freq\n",
    "    ax.loglog(freq, P * 1e3, color=color, linewidth=2, label=f'VCC={VCC}V')\n",
    "ax.set_xlabel('Frequency (Hz)', fontsize=11)\n",
    "ax.set_ylabel('Package Power (mW)', fontsize=11)\n",
    "ax.set_title('Power Consumption (4 gates)', fontsize=12, fontweight='bold')\n",
    "ax.legend(fontsize=9)\n",
    "ax.grid(True, alpha=0.3, which='both')\n",
    "\n",
    "# 3. Noise margins vs VCC\n",
    "ax = axes[1, 0]\n",
    "VCC_nm = np.array([2.0, 4.5, 6.0])\n",
    "VOH = np.array([1.9, 4.4, 5.9])\n",
    "VOL = np.array([0.1, 0.1, 0.1])\n",
    "VIH_nm = np.array([1.5, 3.15, 4.2])\n",
    "VIL_nm = np.array([0.5, 1.35, 1.8])\n",
    "NMH = VOH - VIH_nm\n",
    "NML = VIL_nm - VOL\n",
    "\n",
    "VCC_s2 = np.linspace(2.0, 6.0, 100)\n",
    "ax.plot(VCC_s2, np.interp(VCC_s2, VCC_nm, NMH), 'g-', linewidth=2.5, label='NM_H')\n",
    "ax.plot(VCC_s2, np.interp(VCC_s2, VCC_nm, NML), 'r-', linewidth=2.5, label='NM_L')\n",
    "ax.plot(VCC_nm, NMH, 'go', markersize=8)\n",
    "ax.plot(VCC_nm, NML, 'ro', markersize=8)\n",
    "ax.axhline(y=0.4, color='gray', linestyle='--', alpha=0.5, label='TTL (ref)')\n",
    "ax.set_xlabel('VCC (V)', fontsize=11)\n",
    "ax.set_ylabel('Noise Margin (V)', fontsize=11)\n",
    "ax.set_title('Noise Margins', fontsize=12, fontweight='bold')\n",
    "ax.legend(fontsize=9)\n",
    "ax.grid(True, alpha=0.3)\n",
    "\n",
    "# 4. Output voltage under load\n",
    "ax = axes[1, 1]\n",
    "I_load = np.array([0.02, 0.1, 0.5, 1.0, 2.0, 4.0])  # mA\n",
    "# Approximate from datasheet (VCC = 4.5V)\n",
    "R_on_pmos = 80  # approximate on-resistance in ohms\n",
    "R_on_nmos = 50\n",
    "VOH_load = 4.5 - I_load * 1e-3 * R_on_pmos\n",
    "VOL_load = I_load * 1e-3 * R_on_nmos\n",
    "\n",
    "ax.plot(I_load, VOH_load, 'g-o', linewidth=2, markersize=6, label='V_OH (output HIGH)')\n",
    "ax.plot(I_load, VOL_load, 'r-o', linewidth=2, markersize=6, label='V_OL (output LOW)')\n",
    "ax.axhline(y=3.15, color='green', linestyle='--', alpha=0.5)\n",
    "ax.axhline(y=1.35, color='red', linestyle='--', alpha=0.5)\n",
    "ax.text(3.5, 3.3, 'V_IH = 3.15V', fontsize=8, color='green')\n",
    "ax.text(3.5, 1.15, 'V_IL = 1.35V', fontsize=8, color='red')\n",
    "ax.set_xlabel('Load Current (mA)', fontsize=11)\n",
    "ax.set_ylabel('Output Voltage (V)', fontsize=11)\n",
    "ax.set_title('Output Voltage vs Load\\n(VCC = 4.5V)', fontsize=12, fontweight='bold')\n",
    "ax.legend(fontsize=9)\n",
    "ax.grid(True, alpha=0.3)\n",
    "ax.set_ylim(0, 5)\n",
    "\n",
    "fig.suptitle('74HC00 Datasheet Summary', fontsize=15, fontweight='bold', y=1.02)\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21",
   "metadata": {},
   "source": [
    "## Checkpoint Questions\n",
    "\n",
    "Test your datasheet reading skills:\n",
    "\n",
    "---\n",
    "\n",
    "**Q1:** The 74HC00 absolute maximum VCC is 7.0V, but the recommended operating range is 2.0-6.0V. What happens if you operate at 6.5V?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "At 6.5V, you are within the absolute maximum (7.0V) so the chip will not be damaged. However, you are outside the recommended operating conditions (2.0-6.0V), so the datasheet specifications are NOT guaranteed. The chip will probably work, but propagation delay, voltage thresholds, and power consumption may not meet the published specs. In a production design, this would be unacceptable.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q2:** You measure V_OH = 4.85V on your 74HC00 output (VCC = 5V, light load). Is this within spec?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "Yes. The datasheet guarantees V_OH >= 4.4V (at VCC = 4.5V, -20 uA load). At VCC = 5V with light load, 4.85V is well above the minimum spec. In fact, with very light loads, V_OH approaches VCC, so ~4.95-4.99V is typical. 4.85V suggests you may have a moderate load drawing some current through the output PMOS resistance.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q3:** Calculate the total power consumption of a 74HC00 at VCC = 3.3V if Gate 1 switches at 5 MHz, Gate 2 at 1 MHz, and Gates 3 and 4 are static.\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "P_static = I_CC x VCC = 4 uA x 3.3V = 13.2 uW\n",
    "\n",
    "P_gate1 = C_PD x VCC^2 x f = 22 pF x (3.3V)^2 x 5 MHz = 22e-12 x 10.89 x 5e6 = 1.198 mW\n",
    "\n",
    "P_gate2 = 22 pF x (3.3V)^2 x 1 MHz = 0.240 mW\n",
    "\n",
    "P_gate3 = P_gate4 = ~0 (static)\n",
    "\n",
    "P_total = 0.013 + 1.198 + 0.240 + 0 + 0 = 1.451 mW\n",
    "\n",
    "Supply current: I = P/VCC = 1.451 mW / 3.3V = 0.44 mA\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q4:** A 3.3V microcontroller output (V_OH = 3.0V) is connected to a 74HC00 input running at VCC = 5V. Will the 74HC00 recognize this as HIGH?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "No. At VCC = 5V, the 74HC00's V_IH = 3.5V. The 3.0V signal is below this threshold, so the input is in the undefined zone (between V_IL=1.5V and V_IH=3.5V). The gate output will be unpredictable. Solutions: (1) Use a 74HCT00 instead (V_IH = 2.0V for TTL-compatible inputs). (2) Run the 74HC00 at 3.3V. (3) Use a level shifter IC.\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q5:** You are building a ring oscillator with 3 inverters (NAND gates wired as inverters) using the 74HC00 at VCC = 5V. The oscillation frequency you measure is 15 MHz. What propagation delay does this imply? Does it match the datasheet?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "f = 1 / (2 x N x t_PD), so t_PD = 1 / (2 x 3 x 15 MHz) = 1 / (90 MHz) = 11.1 ns.\n",
    "\n",
    "The datasheet says typical t_PD = 8 ns at VCC = 4.5V (our VCC is 5V, so it should be slightly faster). 11.1 ns is between the typical (8 ns) and maximum (15 ns) values. This is reasonable because the breadboard adds stray capacitance (~5-15 pF per node), which slows the ring oscillator compared to the datasheet test conditions (C_L = 50 pF controlled load).\n",
    "\n",
    "</details>\n",
    "\n",
    "---\n",
    "\n",
    "**Q6:** Why must input rise/fall times be less than 500 ns for the 74HC00? What happens physically if the input changes too slowly?\n",
    "\n",
    "<details>\n",
    "<summary>Answer</summary>\n",
    "\n",
    "During the transition between LOW and HIGH, the input voltage passes through the region where both the PMOS and NMOS in the output stage are partially on. This creates a temporary low-resistance path from VCC to GND, called \"crowbar current\" or \"shoot-through current.\" If the input changes slowly, this current flows for a longer time, wasting power and heating the chip. With very slow transitions (~microseconds), the power dissipation can be significant enough to cause problems. The 500 ns limit ensures this through-current period is brief.\n",
    "\n",
    "</details>"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "22",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "| Datasheet Section | What It Tells You | Key 74HC00 Values |\n",
    "|-------------------|--------------------|--------------------|\n",
    "| Part overview | Function, package, pin diagram | Quad NAND, DIP-14 |\n",
    "| Absolute maximum | Damage thresholds -- never exceed | VCC < 7V, I_out < 25 mA |\n",
    "| Recommended operating | Guaranteed spec range | VCC = 2-6V, I_out = 4 mA |\n",
    "| DC characteristics | Voltage levels, current draw | V_OH >= 4.4V, I_CC <= 4 uA |\n",
    "| AC characteristics | Speed, timing | t_PD = 8 ns typ, C_PD = 22 pF |\n",
    "| Power calculation | P = P_static + C_PD * VCC^2 * f | ~1 mW/gate at 10 MHz, 5V |\n",
    "\n",
    "### The three rules of CMOS IC design:\n",
    "1. **Decoupling cap on every IC** (100 nF, close to pins)\n",
    "2. **Never leave inputs floating** (tie to VCC or GND)\n",
    "3. **Never exceed VCC on any input** (prevents latch-up)\n",
    "\n",
    "You can now read any digital IC datasheet. The sections and parameter names are standardized across all manufacturers and all 74xx-series parts.\n",
    "\n",
    "**Module 06 complete!** You have gone from individual transistors to logic gates to reading IC datasheets. Next: [Module 07 -- Capstone](../module-07-capstone/) where we put it all together."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbformat_minor": 5,
   "pygments_lexer": "ipython3",
   "version": "3.11.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
