\doxysection{stm32g431xx.\+h}
\hypertarget{stm32g431xx_8h_source}{}\label{stm32g431xx_8h_source}\index{stm32g431xx.h@{stm32g431xx.h}}
\mbox{\hyperlink{stm32g431xx_8h}{Aller Ã  la documentation de ce fichier.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00024\ }
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32G431xx\_H}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ \_\_STM32G431xx\_H}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00037\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ \_\_CM4\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00065\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00066\ \{}
\DoxyCodeLine{00067\ \textcolor{comment}{/******\ \ Cortex-\/M4\ Processor\ Exceptions\ Numbers\ *********************************************************************************/}}
\DoxyCodeLine{00068\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{00069\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/13,\ \ \ \ }
\DoxyCodeLine{00070\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}\ \ \ \ \ \ \ =\ -\/12,\ \ \ \ }
\DoxyCodeLine{00071\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/11,\ \ \ \ }
\DoxyCodeLine{00072\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/10,\ \ \ \ }
\DoxyCodeLine{00073\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{00074\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ -\/4,\ \ \ \ \ }
\DoxyCodeLine{00075\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{00077\ \textcolor{comment}{/******\ \ STM32\ specific\ Interrupt\ Numbers\ ***************************************************************************************/}}
\DoxyCodeLine{00078\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\_PVM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9}{RTC\_TAMP\_LSECSS\_IRQn}}\ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{00081\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{00083\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{00084\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{00086\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{00087\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{00088\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{00089\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{00090\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\_Channel2\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{00091\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\_Channel3\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{00092\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\_Channel4\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{00093\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\_Channel5\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{00094\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\_Channel6\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{00095\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\_2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{00096\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\_HP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{00097\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\_LP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 20,\ \ \ \ \ }
\DoxyCodeLine{00098\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\_IT0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{00099\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\_IT1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{00100\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{00101\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\_BRK\_TIM15\_IRQn}}\ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{00102\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\_UP\_TIM16\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{00103\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\_TRG\_COM\_TIM17\_IRQn}}\ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{00104\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{00105\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{00106\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 29,\ \ \ \ \ }
\DoxyCodeLine{00107\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 30,\ \ \ \ \ }
\DoxyCodeLine{00108\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 31,\ \ \ \ \ }
\DoxyCodeLine{00109\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 32,\ \ \ \ \ }
\DoxyCodeLine{00110\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 33,\ \ \ \ \ }
\DoxyCodeLine{00111\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 34,\ \ \ \ \ }
\DoxyCodeLine{00112\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 35,\ \ \ \ \ }
\DoxyCodeLine{00113\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 36,\ \ \ \ \ }
\DoxyCodeLine{00114\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 37,\ \ \ \ \ }
\DoxyCodeLine{00115\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 38,\ \ \ \ \ }
\DoxyCodeLine{00116\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 39,\ \ \ \ \ }
\DoxyCodeLine{00117\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 40,\ \ \ \ \ }
\DoxyCodeLine{00118\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 41,\ \ \ \ \ }
\DoxyCodeLine{00119\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWakeUp\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 42,\ \ \ \ \ }
\DoxyCodeLine{00120\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\_BRK\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 43,\ \ \ \ \ }
\DoxyCodeLine{00121\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\_UP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 44,\ \ \ \ \ }
\DoxyCodeLine{00122\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\_TRG\_COM\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 45,\ \ \ \ \ }
\DoxyCodeLine{00123\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 46,\ \ \ \ \ }
\DoxyCodeLine{00124\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 49,\ \ \ \ \ }
\DoxyCodeLine{00125\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 51,\ \ \ \ \ }
\DoxyCodeLine{00126\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 52,\ \ \ \ \ }
\DoxyCodeLine{00127\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 54,\ \ \ \ \ }
\DoxyCodeLine{00128\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 55,\ \ \ \ \ }
\DoxyCodeLine{00129\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\_Channel1\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 56,\ \ \ \ \ }
\DoxyCodeLine{00130\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\_Channel2\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 57,\ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\_Channel3\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 58,\ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\_Channel4\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 59,\ \ \ \ \ }
\DoxyCodeLine{00133\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\_Channel5\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 60,\ \ \ \ \ }
\DoxyCodeLine{00134\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140}{UCPD1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 63,\ \ \ \ \ }
\DoxyCodeLine{00135\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7}{COMP1\_2\_3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 64,\ \ \ \ \ }
\DoxyCodeLine{00136\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe}{COMP4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 65,\ \ \ \ \ }
\DoxyCodeLine{00137\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 75,\ \ \ \ \ }
\DoxyCodeLine{00138\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 76,\ \ \ \ \ }
\DoxyCodeLine{00139\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 81,\ \ \ \ \ }
\DoxyCodeLine{00140\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 90,\ \ \ \ \ }
\DoxyCodeLine{00141\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 91,\ \ \ \ \ }
\DoxyCodeLine{00142\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 92,\ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 93,\ \ \ \ \ }
\DoxyCodeLine{00144\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af}{DMAMUX\_OVR\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 94,\ \ \ \ \ }
\DoxyCodeLine{00145\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\_Channel6\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 97,\ \ \ \ \ }
\DoxyCodeLine{00146\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 100,\ \ \ \ }
\DoxyCodeLine{00147\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 101\ \ \ \ \ }
\DoxyCodeLine{00148\ \}\ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00153\ }
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M4\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32g4xx_8h}{system\_stm32g4xx.h}}"{}}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00157\ }
\DoxyCodeLine{00161\ }
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00167\ \{}
\DoxyCodeLine{00168\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00169\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00170\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00171\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00172\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00173\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00174\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00175\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00176\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}{TR1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00177\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a29b9c5387e26932298f220236bd69dee}{TR2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00178\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af3ffbe3e7e1def1ea3ed3d7e87f74d39}{TR3}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00179\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ }
\DoxyCodeLine{00180\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00181\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00182\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00183\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a95e53a6a23b0060a05a4a0f606bba7e9}{SQR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00184\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00185\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ }
\DoxyCodeLine{00186\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ \ }
\DoxyCodeLine{00187\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00188\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a1d2725eae5695077cb750951c99f7ec8}{RESERVED5}}[4];\ }
\DoxyCodeLine{00189\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00190\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a7e0eef00d32be4b39e71068425dbdcb1}{OFR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00191\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a66d997b210433aa8f57b2405cf895d2d}{OFR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00192\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_afe206e635f30b7b29f9e538b12247149}{OFR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00193\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a354d8c62ae1714a3cb370ec09c810c82}{RESERVED6}}[4];\ }
\DoxyCodeLine{00194\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00195\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00196\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00197\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00198\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a80b22719391f17134177b18fa7e8ad13}{RESERVED7}}[4];\ }
\DoxyCodeLine{00199\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}{AWD2CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00200\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}{AWD3CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00201\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};\ \ \ \ }
\DoxyCodeLine{00202\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};\ \ \ \ }
\DoxyCodeLine{00203\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00204\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}};\ \ \ \ \ \ }
\DoxyCodeLine{00205\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a4e08b46b13eb4adc6b7170e30fcecbea}{RESERVED10}}[2];}
\DoxyCodeLine{00206\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a0d4e10d65f674882544c457183f643dd}{GCOMP}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00207\ \}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{00208\ }
\DoxyCodeLine{00209\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00210\ \{}
\DoxyCodeLine{00211\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00212\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_a_d_c___common___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00213\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00214\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00215\ \}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{00216\ }
\DoxyCodeLine{00220\ }
\DoxyCodeLine{00221\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00222\ \{}
\DoxyCodeLine{00223\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9fd0362bbfc6a3137b441bdc6a39511d}{CREL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00224\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab81d2b1ba9cc468bc74a9921d1180296}{ENDN}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00225\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ }
\DoxyCodeLine{00226\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a54412819ff4fa0f86fe0d5d16980abba}{DBTP}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00227\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a071509075a20265b5c09b13d91247a9c}{TEST}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00228\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acfa1ae20aeb2b84ef6e175171b7fc05a}{RWD}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00229\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ade82175f8de1848c6f0f3c7c588c73ea}{CCCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00230\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5fc2f55ee54956bc99fd0e444318ee41}{NBTP}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00231\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a086c81ab5ca3076448e6cc0421ee513e}{TSCC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00232\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab2121ccada33a19629c9b2acdb775fbe}{TSCV}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00233\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af26521f26d7f49be0ad265ebd3160e8e}{TOCC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00234\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae4ffb1d45ff35a47752802a8d2bc20ca}{TOCV}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00235\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6f5da9a4bd236721b4dae0a04987d684}{RESERVED2}}[4];\ }
\DoxyCodeLine{00236\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00237\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a909d70d4d88dd6731a07b76a21c8214b}{PSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00238\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac689816b67ce3d5a6ef496bd97c57eca}{TDCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00239\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ }
\DoxyCodeLine{00240\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00241\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5334fa489ba4df825113ac9b606e7da3}{IE}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00242\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a18a6edb2c46482b657a9a83730bba06c}{ILS}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00243\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6837a68a3220a3612715b8ad5ec5cb0f}{ILE}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00244\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a347aa8896e2bf52030fab5519af7c3d5}{RESERVED4}}[8];\ }
\DoxyCodeLine{00245\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a504c4a37aa4e7840305d30af1e3baf96}{RXGFC}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00246\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7676c0a83a28dbab64586a95888c96f9}{XIDAM}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00247\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7855cdf00d457c3ce75c622d41a1af61}{HPMS}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};\ \ \ \ }
\DoxyCodeLine{00249\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7dd4a44a328b5c1b90288f2d9f7561ab}{RXF0S}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00250\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a44e82fba635d5f8dcf81bb8a1652ff8d}{RXF0A}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00251\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_add7915afdd5454d4eb76c9f2c76feea3}{RXF1S}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00252\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa2ecba07f23cf2933186251dc0daf73c}{RXF1A}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00253\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab82e625880640f59562f37478966c979}{RESERVED6}}[8];\ }
\DoxyCodeLine{00254\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a801972b18965fcbcd16ede1babf526ce}{TXBC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00255\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7c012535bc8bee1680f07e11e7ccab6e}{TXFQS}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00256\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a771b4bc494bb9ec48347a243743191ed}{TXBRP}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00257\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aedcc891e5b22b924df352e73f9205ff3}{TXBAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00258\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c8921ff8dc0d21b3ddbbbf4294c2ca9}{TXBCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00259\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6127c4ebef48cee524225ba363defd70}{TXBTO}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00260\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a3631e18bd4bcae72d8d61f1eba15e9d7}{TXBCF}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00261\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab1065651598e12b8655b92125eba6775}{TXBTIE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00262\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d86090c003567e1b5e3e9207124ba86}{TXBCIE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00263\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa6c3cefbcdb46a4aa2d0b1f67768a8b2}{TXEFS}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00264\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7d2ee9121bf6e4f9b6f9c794346e8f64}{TXEFA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00265\ \}\ \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\_GlobalTypeDef}};}
\DoxyCodeLine{00266\ }
\DoxyCodeLine{00270\ }
\DoxyCodeLine{00271\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00272\ \{}
\DoxyCodeLine{00273\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def_a9671e475d38f40acc390bb04dd4a4296}{CKDIV}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00274\ \}\ \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def}{FDCAN\_Config\_TypeDef}};}
\DoxyCodeLine{00275\ }
\DoxyCodeLine{00279\ }
\DoxyCodeLine{00280\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00281\ \{}
\DoxyCodeLine{00282\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_o_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \}\ \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\_TypeDef}};}
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00288\ }
\DoxyCodeLine{00289\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00290\ \{}
\DoxyCodeLine{00291\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00292\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00294\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00295\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{INIT}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00296\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{POL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00297\ \}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{00298\ }
\DoxyCodeLine{00302\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00303\ \{}
\DoxyCodeLine{00304\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00305\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00306\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00307\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00308\ \}\ \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\_TypeDef}};}
\DoxyCodeLine{00309\ }
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00314\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00315\ \{}
\DoxyCodeLine{00316\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00317\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};\ \ \ \ \ }
\DoxyCodeLine{00318\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};\ \ \ \ \ }
\DoxyCodeLine{00319\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};\ \ \ \ \ }
\DoxyCodeLine{00320\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};\ \ \ \ \ \ }
\DoxyCodeLine{00321\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{DHR12R2}};\ \ \ \ \ }
\DoxyCodeLine{00322\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{DHR12L2}};\ \ \ \ \ }
\DoxyCodeLine{00323\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{DHR8R2}};\ \ \ \ \ \ }
\DoxyCodeLine{00324\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}};\ \ \ \ \ }
\DoxyCodeLine{00325\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}};\ \ \ \ \ }
\DoxyCodeLine{00326\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};\ \ \ \ \ \ }
\DoxyCodeLine{00327\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00328\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{DOR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00329\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00330\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00331\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00332\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}{SHSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00333\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}{SHSR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00334\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}{SHHR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00335\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}{SHRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00336\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ae7b3324cb8261d0e40dbf17bbc0b52c8}{RESERVED}}[2];}
\DoxyCodeLine{00337\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a7a82a5bfb94b070675ac41836d32c97b}{STR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00338\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a52d6e8ee5c70673fedac9291236a2b89}{STR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00339\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e}{STMODR}};\ \ \ \ \ \ }
\DoxyCodeLine{00340\ \}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{00341\ }
\DoxyCodeLine{00345\ }
\DoxyCodeLine{00346\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00347\ \{}
\DoxyCodeLine{00348\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};\ \ \ \ \ \ }
\DoxyCodeLine{00349\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00350\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a28c36c82c92159d332e737b3eb3e91f8}{APB1FZR1}};\ \ \ \ }
\DoxyCodeLine{00351\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_acd2e6232df2a59e1404b361408dcd3af}{APB1FZR2}};\ \ \ \ }
\DoxyCodeLine{00352\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2FZ}};\ \ \ \ \ \ }
\DoxyCodeLine{00353\ \}\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{00354\ }
\DoxyCodeLine{00358\ }
\DoxyCodeLine{00359\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00360\ \{}
\DoxyCodeLine{00361\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00362\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00363\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00364\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00365\ \}\ \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{00366\ }
\DoxyCodeLine{00367\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00368\ \{}
\DoxyCodeLine{00369\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00370\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00371\ \}\ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{00372\ }
\DoxyCodeLine{00376\ }
\DoxyCodeLine{00377\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00378\ \{}
\DoxyCodeLine{00379\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00380\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{00381\ }
\DoxyCodeLine{00382\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00383\ \{}
\DoxyCodeLine{00384\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ }
\DoxyCodeLine{00385\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ \ \ \ \ }
\DoxyCodeLine{00386\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{00387\ }
\DoxyCodeLine{00388\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00389\ \{}
\DoxyCodeLine{00390\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00391\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{00392\ }
\DoxyCodeLine{00393\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00394\ \{}
\DoxyCodeLine{00395\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00396\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00397\ \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{00398\ }
\DoxyCodeLine{00402\ }
\DoxyCodeLine{00403\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00404\ \{}
\DoxyCodeLine{00405\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00406\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00407\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}{RTSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00408\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00409\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}{SWIER1}};\ \ \ \ \ \ }
\DoxyCodeLine{00410\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00411\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_e_x_t_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00412\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_e_x_t_i___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00413\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00414\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}{EMR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00415\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}{RTSR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00416\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}{FTSR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00417\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}{SWIER2}};\ \ \ \ \ \ }
\DoxyCodeLine{00418\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}{PR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00419\ \}\ \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{00420\ }
\DoxyCodeLine{00424\ }
\DoxyCodeLine{00425\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00426\ \{}
\DoxyCodeLine{00427\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00428\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa9f5b0f466070a82627be260a1ad062b}{PDKEYR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00429\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00430\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00431\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00432\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00433\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00434\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00435\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14}{OPTR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00436\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9e1c86171e89f89cb5d337c55fe53e01}{PCROP1SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00437\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa0e34261741fdac1326900b59c746790}{PCROP1ER}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00438\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a}{WRP1AR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00439\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee}{WRP1BR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00440\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a391748a705084dd61c4a9f56d456a12c}{RESERVED2}}[15];\ \ \ \ }
\DoxyCodeLine{00441\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8f1fc856e5a0760b4152ef10ba1a802d}{SEC1R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00442\ \}\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{00443\ }
\DoxyCodeLine{00447\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00448\ \{}
\DoxyCodeLine{00449\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2}{X1BUFCFG}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00450\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253}{X2BUFCFG}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00451\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d}{YBUFCFG}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00452\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14}{PARAM}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00453\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00454\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00455\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00456\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00457\ \}\ \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\_TypeDef}};}
\DoxyCodeLine{00458\ }
\DoxyCodeLine{00459\ }
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00464\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00465\ \{}
\DoxyCodeLine{00466\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00467\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};\ \ \ \ \ \ }
\DoxyCodeLine{00468\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};\ \ \ \ \ }
\DoxyCodeLine{00469\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00470\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00471\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00472\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00473\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00474\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{AFR}}[2];\ \ \ \ \ \ }
\DoxyCodeLine{00475\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00476\ \}\ \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{00477\ }
\DoxyCodeLine{00481\ }
\DoxyCodeLine{00482\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00483\ \{}
\DoxyCodeLine{00484\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00485\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00486\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00487\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00488\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};\ \ \ \ \ }
\DoxyCodeLine{00489\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}};\ \ \ \ }
\DoxyCodeLine{00490\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00491\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00492\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00493\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00494\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00495\ \}\ \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{00496\ }
\DoxyCodeLine{00500\ }
\DoxyCodeLine{00501\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00502\ \{}
\DoxyCodeLine{00503\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00504\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00505\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00506\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00507\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00508\ \}\ \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{00509\ }
\DoxyCodeLine{00513\ }
\DoxyCodeLine{00514\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00515\ \{}
\DoxyCodeLine{00516\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00517\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00518\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00519\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00520\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00521\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{CMP}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00522\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00523\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00524\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00525\ \}\ \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{00526\ }
\DoxyCodeLine{00530\ }
\DoxyCodeLine{00531\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00532\ \{}
\DoxyCodeLine{00533\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00534\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def_aee1965a09d6cc2fb09c330f9f766d4f3}{RESERVED}}[5];\ \ \ }
\DoxyCodeLine{00535\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a60c5f2c242a5400123f2ef1c65af686f}{TCMR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00536\ \}\ \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\_TypeDef}};}
\DoxyCodeLine{00537\ }
\DoxyCodeLine{00541\ }
\DoxyCodeLine{00542\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00543\ \{}
\DoxyCodeLine{00544\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ }
\DoxyCodeLine{00545\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00546\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ }
\DoxyCodeLine{00547\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_aad73b4746976ca75f784db4062482f07}{CR4}};\ \ \ \ \ \ }
\DoxyCodeLine{00548\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};\ \ \ \ \ \ }
\DoxyCodeLine{00549\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00550\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ }
\DoxyCodeLine{00551\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}};\ \ \ \ \ \ }
\DoxyCodeLine{00552\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_aeead890c47f378dffcb852b99d303ee6}{PUCRA}};\ \ \ \ }
\DoxyCodeLine{00553\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a2676bf9a592b8a6befd85ae98ea597b0}{PDCRA}};\ \ \ \ }
\DoxyCodeLine{00554\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab72f8959a6bd611677cd4afbe9cf07d9}{PUCRB}};\ \ \ \ }
\DoxyCodeLine{00555\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a1bc6c88bc9f84bd8b0f527cb86bfabe0}{PDCRB}};\ \ \ \ }
\DoxyCodeLine{00556\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a5c4eba2c90ea7bf1ceb653301a77e8bf}{PUCRC}};\ \ \ \ }
\DoxyCodeLine{00557\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a8b419b22309c807ea4e6f1121c1afc12}{PDCRC}};\ \ \ \ }
\DoxyCodeLine{00558\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a99ccf6e37f84fddafa77b8f7e10f5b85}{PUCRD}};\ \ \ \ }
\DoxyCodeLine{00559\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a0c82c09f5896fc28b5455f2ae5fcb1b1}{PDCRD}};\ \ \ \ }
\DoxyCodeLine{00560\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_abe4c1e74829e021cc61eaea9cb35b20a}{PUCRE}};\ \ \ \ }
\DoxyCodeLine{00561\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a4770038c721e2d0286203aa1129bb893}{PDCRE}};\ \ \ \ }
\DoxyCodeLine{00562\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a6e7e6d82ae35200fb60f9b235d9774a1}{PUCRF}};\ \ \ \ }
\DoxyCodeLine{00563\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ac0307ace68686dbf855a02f79b593a95}{PDCRF}};\ \ \ \ }
\DoxyCodeLine{00564\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a096bb0935d0cafda7fef9a96a859ee1f}{PUCRG}};\ \ \ \ }
\DoxyCodeLine{00565\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_aac0337fe57b790ab6fe244d74d2a7cbc}{PDCRG}};\ \ \ \ }
\DoxyCodeLine{00566\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ad51cbe7192ea13182e4fde3ff412e3f2}{RESERVED1}}[10];\ }
\DoxyCodeLine{00567\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a0bbbf567fcfbb44116c5ae184dca8b58}{CR5}};\ \ \ \ \ \ }
\DoxyCodeLine{00568\ \}\ \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{00569\ }
\DoxyCodeLine{00570\ }
\DoxyCodeLine{00574\ }
\DoxyCodeLine{00575\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00576\ \{}
\DoxyCodeLine{00577\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00578\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}{ICSCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00579\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00580\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};\ \ \ \ \ }
\DoxyCodeLine{00581\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00582\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00583\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}{CIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00584\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00585\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00586\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00587\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};\ \ \ \ }
\DoxyCodeLine{00588\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};\ \ \ \ }
\DoxyCodeLine{00589\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};\ \ \ \ }
\DoxyCodeLine{00590\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ }
\DoxyCodeLine{00591\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a237a692a156e19b3becf8fc97ff0f584}{APB1RSTR1}};\ \ \ }
\DoxyCodeLine{00592\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a652b0e9556d58102277cd30ae6559382}{APB1RSTR2}};\ \ \ }
\DoxyCodeLine{00593\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};\ \ \ \ }
\DoxyCodeLine{00594\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ }
\DoxyCodeLine{00595\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};\ \ \ \ \ }
\DoxyCodeLine{00596\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};\ \ \ \ \ }
\DoxyCodeLine{00597\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};\ \ \ \ \ }
\DoxyCodeLine{00598\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};\ \ \ }
\DoxyCodeLine{00599\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a79b5aff2202e70906b3ac0a0e3ecfa98}{APB1ENR1}};\ \ \ \ }
\DoxyCodeLine{00600\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_af84d22cd2c07c0a4b4d37f8cc8ba856d}{APB1ENR2}};\ \ \ \ }
\DoxyCodeLine{00601\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};\ \ \ \ \ }
\DoxyCodeLine{00602\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}};\ \ \ }
\DoxyCodeLine{00603\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad8423b2da6edd95c40655f31a39b5d63}{AHB1SMENR}};\ \ \ }
\DoxyCodeLine{00604\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aaf0a001d3f29b6edcc69182a77f8c9a9}{AHB2SMENR}};\ \ \ }
\DoxyCodeLine{00605\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a959e3c2e6f3e6327d47d2f70af1d6922}{AHB3SMENR}};\ \ \ }
\DoxyCodeLine{00606\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};\ \ \ }
\DoxyCodeLine{00607\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_adadeee103cf937f548f7f922eb305e97}{APB1SMENR1}};\ \ }
\DoxyCodeLine{00608\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0b86632e083b14cd70083eb2af0dd29e}{APB1SMENR2}};\ \ }
\DoxyCodeLine{00609\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a4484a5d1f02025926b62dcc5e0311bb0}{APB2SMENR}};\ \ \ }
\DoxyCodeLine{00610\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};\ \ \ }
\DoxyCodeLine{00611\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}{CCIPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00612\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};\ \ \ }
\DoxyCodeLine{00613\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00614\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00615\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a7f0ff70edf1518ec0cf18b3868ae8419}{CRRCR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00616\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a6491ddb037276e9d38c378a89e33cfe7}{CCIPR2}};\ \ \ \ \ \ }
\DoxyCodeLine{00617\ \}\ \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{00618\ }
\DoxyCodeLine{00622\ \textcolor{comment}{/*}}
\DoxyCodeLine{00623\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions}}
\DoxyCodeLine{00624\ \textcolor{comment}{*/}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_INT\_6\_SUPPORT}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_INT\_NB\ \ \ \ \ \ \ \ 4u}}
\DoxyCodeLine{00627\ }
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\#define\ RTC\_TAMP\_NB\ \ \ \ \ \ \ \ \ \ \ \ 3u}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ RTC\_BACKUP\_NB\ \ \ \ \ \ \ \ \ \ 16u}}
\DoxyCodeLine{00630\ }
\DoxyCodeLine{00631\ }
\DoxyCodeLine{00632\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00633\ \{}
\DoxyCodeLine{00634\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00635\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00636\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00637\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8fec9e122b923822e7f951cd48cf1d47}{ICSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00638\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00639\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00640\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00641\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ }
\DoxyCodeLine{00642\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ \ }
\DoxyCodeLine{00643\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00644\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00645\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};\ \ \ \ \ \ }
\DoxyCodeLine{00646\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00647\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00648\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00649\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ }
\DoxyCodeLine{00650\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};\ \ \ \ \ \ }
\DoxyCodeLine{00651\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};\ \ \ \ }
\DoxyCodeLine{00652\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};\ \ \ \ \ \ }
\DoxyCodeLine{00653\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};\ \ \ \ }
\DoxyCodeLine{00654\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00655\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00656\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ }
\DoxyCodeLine{00657\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00658\ \}\ \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{00659\ }
\DoxyCodeLine{00663\ }
\DoxyCodeLine{00664\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00665\ \{}
\DoxyCodeLine{00666\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00667\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00668\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00669\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}{FLTCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00670\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a52555c0aaca0111720c26d793c1df010}{RESERVED1}}[6];\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00671\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00672\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00673\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00674\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00675\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00676\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00677\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a5f3f39467dbb5d996dc25056c82670e5}{RESERVED4}}[48];\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00678\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00679\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00680\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00681\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00682\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00683\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00684\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00685\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00686\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00687\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00688\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00689\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00690\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00691\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00692\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00693\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_a_m_p___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00694\ \}\ \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\_TypeDef}};}
\DoxyCodeLine{00695\ }
\DoxyCodeLine{00699\ }
\DoxyCodeLine{00700\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00701\ \{}
\DoxyCodeLine{00702\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_s_a_i___type_def_afa8ee3eae43993c97fe58a09e00d3595}{RESERVED}}[17];\ }
\DoxyCodeLine{00703\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___type_def_ae98382ebc3ec173bced2f4821e9f83d0}{PDMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00704\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___type_def_a5002a514f43745feb29e9e4c6efe484f}{PDMDLY}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00705\ \}\ \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{00706\ }
\DoxyCodeLine{00707\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00708\ \{}
\DoxyCodeLine{00709\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00710\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00711\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{FRCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00712\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{SLOTR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00713\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00714\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00715\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{CLRFR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00716\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00717\ \}\ \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{00718\ }
\DoxyCodeLine{00722\ }
\DoxyCodeLine{00723\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00724\ \{}
\DoxyCodeLine{00725\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00726\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00727\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00728\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00729\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00730\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};\ \ \ \ \ \ }
\DoxyCodeLine{00731\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};\ \ \ \ \ \ }
\DoxyCodeLine{00732\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};\ \ \ \ \ }
\DoxyCodeLine{00733\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00734\ \}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{00735\ }
\DoxyCodeLine{00739\ }
\DoxyCodeLine{00740\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00741\ \{}
\DoxyCodeLine{00742\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}};\ \ \ \ \ \ }
\DoxyCodeLine{00743\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00744\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{EXTICR}}[4];\ \ \ }
\DoxyCodeLine{00745\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ac47be9a014592341e7bf863ae3d6195d}{SCSR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00746\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00747\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3e9b568118f73101acf1006c5d5f10a2}{SWPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00748\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a8400cd28474edc58d9a34316039bc125}{SKR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00749\ \}\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{00750\ }
\DoxyCodeLine{00754\ }
\DoxyCodeLine{00755\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00756\ \{}
\DoxyCodeLine{00757\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00758\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00759\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00760\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00761\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00762\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00763\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00764\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00765\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00766\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00767\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00768\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00769\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00770\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00771\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00772\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00773\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00774\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00775\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00776\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00777\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00778\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00779\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00780\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}{TISEL}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00781\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00782\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00783\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}\ ;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00784\ \ \ \ \ \ \ \ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a04abbde215c2d15692ca847c97db587d}{RESERVED0}}[220];}
\DoxyCodeLine{00785\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00786\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00787\ \}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{00788\ }
\DoxyCodeLine{00792\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00793\ \{}
\DoxyCodeLine{00794\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00795\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00796\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00797\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00798\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00799\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00800\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00801\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00802\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00803\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00804\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00805\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af455f54206b36a7cfd7441501adf7535}{PRESC}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00806\ \}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{00807\ }
\DoxyCodeLine{00811\ }
\DoxyCodeLine{00812\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00813\ \{}
\DoxyCodeLine{00814\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}{EP0R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00815\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}{RESERVED0}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00816\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}{EP1R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00817\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}{RESERVED1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00818\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}{EP2R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00819\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}{RESERVED2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00820\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}{EP3R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00821\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}{RESERVED3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00822\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}{EP4R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00823\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}{RESERVED4}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00824\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}{EP5R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00825\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}{RESERVED5}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00826\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}{EP6R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00827\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}{RESERVED6}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00828\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}{EP7R}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00829\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a56ede38a529e8da85e8ac7497a342486}{RESERVED7}}[17];\ \ \ }
\DoxyCodeLine{00830\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}{CNTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00831\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}{RESERVED8}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00832\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}{ISTR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00833\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}{RESERVED9}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00834\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}{FNR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00835\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}{RESERVEDA}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00836\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}{DADDR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00837\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}{RESERVEDB}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00838\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}{BTABLE}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00839\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}{RESERVEDC}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00840\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}{LPMCSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00841\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}{RESERVEDD}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00842\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}{BCDR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00843\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint16\_t\ \mbox{\hyperlink{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}{RESERVEDE}};\ \ \ \ \ \ \ }
\DoxyCodeLine{00844\ \}\ \mbox{\hyperlink{struct_u_s_b___type_def}{USB\_TypeDef}};}
\DoxyCodeLine{00845\ }
\DoxyCodeLine{00849\ }
\DoxyCodeLine{00850\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00851\ \{}
\DoxyCodeLine{00852\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00853\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00854\ \}\ \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\_TypeDef}};}
\DoxyCodeLine{00855\ }
\DoxyCodeLine{00859\ }
\DoxyCodeLine{00860\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00861\ \{}
\DoxyCodeLine{00862\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00863\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00864\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00865\ \}\ \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{00866\ }
\DoxyCodeLine{00867\ }
\DoxyCodeLine{00871\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00872\ \{}
\DoxyCodeLine{00873\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ }
\DoxyCodeLine{00874\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ }
\DoxyCodeLine{00875\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ }
\DoxyCodeLine{00876\ \}\ \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{00877\ }
\DoxyCodeLine{00881\ }
\DoxyCodeLine{00882\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00883\ \{}
\DoxyCodeLine{00884\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00885\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00886\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00887\ \}\ \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\_TypeDef}};}
\DoxyCodeLine{00888\ }
\DoxyCodeLine{00892\ }
\DoxyCodeLine{00893\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00894\ \{}
\DoxyCodeLine{00895\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_abecccecd01b0d465123a2dc166db4141}{CFG1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00896\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00897\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ab08951d2511e8867d6f97c25bde8848b}{RESERVED0}};\ \ \ \ \ }
\DoxyCodeLine{00898\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00899\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00900\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00901\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00902\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a7b789d75efee140e49a88acdc17b883d}{TX\_ORDSET}};\ \ \ \ \ }
\DoxyCodeLine{00903\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_aee1349dfc332a1ff34955c7e4b136a29}{TX\_PAYSZ}};\ \ \ \ \ \ }
\DoxyCodeLine{00904\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00905\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ae205df745c4f66fc3dbacd94bc353b40}{RX\_ORDSET}};\ \ \ \ \ }
\DoxyCodeLine{00906\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ad1f8caae3b2e09ed2479301f56e3df80}{RX\_PAYSZ}};\ \ \ \ \ \ }
\DoxyCodeLine{00907\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00908\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_ade1537301e42df2f48fe05667f9e68ab}{RX\_ORDEXT1}};\ \ \ \ }
\DoxyCodeLine{00909\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_c_p_d___type_def_a4408c2afcf687125d3918a30bcae1106}{RX\_ORDEXT2}};\ \ \ \ }
\DoxyCodeLine{00910\ \}\ \mbox{\hyperlink{struct_u_c_p_d___type_def}{UCPD\_TypeDef}};}
\DoxyCodeLine{00911\ }
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00916\ }
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ SRAM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#define\ SRAM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (0x20004000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ CCMSRAM\_BASE\ \ \ \ \ \ \ \ \ \ (0x10000000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ (0x40000000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00926\ }
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\#define\ SRAM1\_BB\_BASE\ \ \ \ \ \ \ \ \ (0x22000000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ SRAM2\_BB\_BASE\ \ \ \ \ \ \ \ \ (0x22080000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ CCMSRAM\_BB\_BASE\ \ \ \ \ \ \ (0x220B0000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ PERIPH\_BB\_BASE\ \ \ \ \ \ \ \ (0x42000000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00931\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ SRAM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ SRAM1\_BASE}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ SRAM\_BB\_BASE\ \ \ \ \ \ \ \ \ \ SRAM1\_BB\_BASE}}
\DoxyCodeLine{00934\ }
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ SRAM1\_SIZE\_MAX\ \ \ \ \ \ \ \ (0x00004000UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ SRAM2\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ (0x00001800UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ CCMSRAM\_SIZE\ \ \ \ \ \ \ \ \ \ (0x00002800UL)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00938\ }
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ APB1PERIPH\_BASE\ \ \ \ \ \ \ \ PERIPH\_BASE}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ APB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ AHB1PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ AHB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x08000000UL)}}
\DoxyCodeLine{00944\ }
\DoxyCodeLine{00945\ }
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ TIM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#define\ TIM3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#define\ TIM4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ TIM6\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ TIM7\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ CRS\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#define\ TAMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2400UL)}}
\DoxyCodeLine{00954\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2800UL)}}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ SPI2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ SPI3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#define\ USART3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#define\ UART4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4C00UL)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5400UL)}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5800UL)}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ USB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5C00UL)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ USB\_PMAADDR\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6000UL)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ FDCAN1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6400UL)}}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ FDCAN\_CONFIG\_BASE\ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6500UL)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7000UL)}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ I2C3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7800UL)}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LPTIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7C00UL)}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LPUART1\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x8000UL)}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ UCPD1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0xA000UL)}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ SRAMCAN\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0xA400UL)}}
\DoxyCodeLine{00974\ }
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ VREFBUF\_BASE\ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ COMP1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0200UL)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ COMP2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0204UL)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ COMP3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0208UL)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ COMP4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x020CUL)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ OPAMP\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0300UL)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ OPAMP1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0300UL)}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ OPAMP2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0304UL)}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ OPAMP3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0308UL)}}
\DoxyCodeLine{00986\ }
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ TIM8\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3400UL)}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ TIM15\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4000UL)}}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ TIM16\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ TIM17\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ SAI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x5400UL)}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_A\_BASE\ \ \ \ \ (SAI1\_BASE\ +\ 0x0004UL)}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_B\_BASE\ \ \ \ \ (SAI1\_BASE\ +\ 0x0024UL)}}
\DoxyCodeLine{00998\ }
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE)}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ DMA2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ DMAMUX1\_BASE\ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ CORDIC\_BASE\ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ FMAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ FLASH\_R\_BASE\ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{01008\ }
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0008UL)}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x001CUL)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0044UL)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x0058UL)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\_BASE\ \ \ \ (DMA1\_BASE\ +\ 0x006CUL)}}
\DoxyCodeLine{01015\ }
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ DMA2\_Channel1\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0008UL)}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ DMA2\_Channel2\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x001CUL)}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ DMA2\_Channel3\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ DMA2\_Channel4\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0044UL)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ DMA2\_Channel5\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x0058UL)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ DMA2\_Channel6\_BASE\ \ \ \ (DMA2\_BASE\ +\ 0x006CUL)}}
\DoxyCodeLine{01022\ }
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\_BASE\ \ \ \ (DMAMUX1\_BASE)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0004UL)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0008UL)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x000CUL)}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0010UL)}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel5\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0014UL)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel6\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0020UL)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel7\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0024UL)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel8\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x0028UL)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel9\_BASE\ \ \ \ (DMAMUX1\_BASE\ +\ 0x002CUL)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel10\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0030UL)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel11\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0034UL)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0100UL)}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0104UL)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x0108UL)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\_BASE\ \ (DMAMUX1\_BASE\ +\ 0x010CUL)}}
\DoxyCodeLine{01039\ }
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\_BASE\ \ \ \ \ \ (DMAMUX1\_BASE\ +\ 0x0080UL)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\_BASE\ \ \ (DMAMUX1\_BASE\ +\ 0x0140UL)}}
\DoxyCodeLine{01042\ }
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ GPIOD\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ GPIOE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ GPIOF\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ GPIOG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x1800UL)}}
\DoxyCodeLine{01051\ }
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000000UL)}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ ADC2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000100UL)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ ADC12\_COMMON\_BASE\ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000300UL)}}
\DoxyCodeLine{01055\ }
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ DAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000800UL)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ DAC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08000800UL)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\#define\ DAC3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08001000UL)}}
\DoxyCodeLine{01059\ }
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ RNG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x08060800UL)}}
\DoxyCodeLine{01061\ \textcolor{comment}{/*\ Debug\ MCU\ registers\ base\ address\ */}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ DBGMCU\_BASE\ \ \ \ \ \ \ \ \ \ \ (0xE0042000UL)}}
\DoxyCodeLine{01063\ }
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ PACKAGE\_BASE\ \ \ \ \ \ \ \ \ \ (0x1FFF7500UL)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFF7590UL)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ (0x1FFF75E0UL)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01070\ }
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM2\_BASE)}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM3\_BASE)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ TIM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM4\_BASE)}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM6\_BASE)}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ TIM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM7\_BASE)}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ CRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRS\_TypeDef\ *)\ CRS\_BASE)}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ TAMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TAMP\_TypeDef\ *)\ TAMP\_BASE)}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI2\_BASE)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ SPI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI3\_BASE)}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ USART3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART3\_BASE)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ UART4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ UART4\_BASE)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\#define\ USB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USB\_TypeDef\ *)\ USB\_BASE)}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#define\ FDCAN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FDCAN\_GlobalTypeDef\ *)\ FDCAN1\_BASE)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ FDCAN\_CONFIG\ \ \ \ \ \ \ \ ((FDCAN\_Config\_TypeDef\ *)\ FDCAN\_CONFIG\_BASE)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{01095\ \textcolor{preprocessor}{\#define\ I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C3\_BASE)}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ LPTIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LPTIM\_TypeDef\ *)\ LPTIM1\_BASE)}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ LPUART1\ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ LPUART1\_BASE)}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ UCPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((UCPD\_TypeDef\ *)\ UCPD1\_BASE)}}
\DoxyCodeLine{01099\ }
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ VREFBUF\ \ \ \ \ \ \ \ \ \ \ \ \ ((VREFBUF\_TypeDef\ *)\ VREFBUF\_BASE)}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ COMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP1\_BASE)}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ COMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP2\_BASE)}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ COMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP3\_BASE)}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ COMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((COMP\_TypeDef\ *)\ COMP4\_BASE)}}
\DoxyCodeLine{01106\ }
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ OPAMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP\_BASE)}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#define\ OPAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP1\_BASE)}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#define\ OPAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP2\_BASE)}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\#define\ OPAMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((OPAMP\_TypeDef\ *)\ OPAMP3\_BASE)}}
\DoxyCodeLine{01111\ }
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#define\ TIM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM8\_BASE)}}
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ TIM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM15\_BASE)}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\#define\ TIM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM16\_BASE)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ TIM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM17\_BASE)}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ SAI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SAI\_TypeDef\ *)\ SAI1\_BASE)}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_A\ \ \ \ \ \ \ \ ((SAI\_Block\_TypeDef\ *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ SAI1\_Block\_B\ \ \ \ \ \ \ \ ((SAI\_Block\_TypeDef\ *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA2\_BASE)}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ DMAMUX1\ \ \ \ \ \ \ \ \ \ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_BASE)}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ CORDIC\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CORDIC\_TypeDef\ *)\ CORDIC\_BASE)}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ FMAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FMAC\_TypeDef\ *)\ FMAC\_BASE)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_R\_BASE)}}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{01131\ }
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOD\_BASE)}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ GPIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOE\_BASE)}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOF\_BASE)}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ GPIOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOG\_BASE)}}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC1\_BASE)}}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ ADC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC2\_BASE)}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ ADC12\_COMMON\ \ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC12\_COMMON\_BASE)}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ DAC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC1\_BASE)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ DAC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC3\_BASE)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RNG\_TypeDef\ *)\ RNG\_BASE)}}
\DoxyCodeLine{01146\ }
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ DMA1\_Channel1\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ DMA1\_Channel2\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ DMA1\_Channel3\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ DMA1\_Channel4\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{01151\ \textcolor{preprocessor}{\#define\ DMA1\_Channel5\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ DMA1\_Channel6\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA1\_Channel6\_BASE)}}
\DoxyCodeLine{01153\ }
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ DMA2\_Channel1\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel1\_BASE)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\#define\ DMA2\_Channel2\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel2\_BASE)}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#define\ DMA2\_Channel3\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel3\_BASE)}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ DMA2\_Channel4\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel4\_BASE)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\#define\ DMA2\_Channel5\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel5\_BASE)}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ DMA2\_Channel6\ \ \ \ \ \ \ ((DMA\_Channel\_TypeDef\ *)\ DMA2\_Channel6\_BASE)}}
\DoxyCodeLine{01160\ }
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel0\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel1\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel2\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel3\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel4\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel5\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel5\_BASE)}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel6\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel6\_BASE)}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel7\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel7\_BASE)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel8\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel8\_BASE)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel9\ \ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel9\_BASE)}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel10\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel10\_BASE)}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ DMAMUX1\_Channel11\ \ \ ((DMAMUX\_Channel\_TypeDef\ *)\ DMAMUX1\_Channel11\_BASE)}}
\DoxyCodeLine{01173\ }
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator0\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator1\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator2\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenerator3\ \ ((DMAMUX\_RequestGen\_TypeDef\ *)\ DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{01178\ }
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ DMAMUX1\_ChannelStatus\ \ \ \ \ \ ((DMAMUX\_ChannelStatus\_TypeDef\ *)\ DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ DMAMUX1\_RequestGenStatus\ \ \ ((DMAMUX\_RequestGenStatus\_TypeDef\ *)\ DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{01181\ }
\DoxyCodeLine{01182\ }
\DoxyCodeLine{01183\ }
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ DBGMCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBGMCU\_TypeDef\ *)\ DBGMCU\_BASE)}}
\DoxyCodeLine{01185\ }
\DoxyCodeLine{01189\ }
\DoxyCodeLine{01193\ }
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ 130U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01198\ }
\DoxyCodeLine{01202\ }
\DoxyCodeLine{01206\ }
\DoxyCodeLine{01207\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01208\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\_Bits\_Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01209\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01210\ }
\DoxyCodeLine{01211\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01212\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01213\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01214\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{01215\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{01216\ }
\DoxyCodeLine{01217\ \textcolor{comment}{/*}}
\DoxyCodeLine{01218\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{01219\ \textcolor{comment}{\ */}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#define\ ADC\_MULTIMODE\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01221\ }
\DoxyCodeLine{01222\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_ADRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOSMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_EOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_JEOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_JEOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_AWD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JQOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JQOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_ISR\_JQOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ ADC\_ISR\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JQOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01256\ }
\DoxyCodeLine{01257\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_IER\ register\ \ *******************/}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_ADRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ ADC\_IER\_ADRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_EOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ ADC\_IER\_EOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ ADC\_IER\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_JEOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_JEOSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JEOSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_AWD3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ ADC\_IER\_AWD3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JQOVFIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JQOVFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_IER\_JQOVFIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#define\ ADC\_IER\_JQOVFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JQOVFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01291\ }
\DoxyCodeLine{01292\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTART\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_JADSTART\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTART\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_JADSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_JADSTP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ ADC\_CR\_JADSTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_JADSTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADVREGEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADVREGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADVREGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ ADC\_CR\_DEEPPWD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ ADC\_CR\_DEEPPWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_DEEPPWD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ ADC\_CR\_DEEPPWD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_DEEPPWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCALDIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCALDIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCALDIF\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCALDIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCALDIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR\_ADCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ ADC\_CR\_ADCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_ADCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01323\ }
\DoxyCodeLine{01324\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMACFG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DMACFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01331\ }
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01337\ }
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTSEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01346\ }
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CFGR\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01352\ }
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_OVRMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_OVRMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_OVRMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_OVRMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AUTDLY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AUTDLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_AUTDLY\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AUTDLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AUTDLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_ALIGN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_ALIGN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01368\ }
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_DISCNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_DISCNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01375\ }
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JDISCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JDISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JDISCEN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JDISCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JDISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JQM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JQM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_AWD1SGL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1SGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_AWD1EN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JAWD1EN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JAWD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAUTO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JAUTO\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAUTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01394\ }
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1CH\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CFGR\_AWD1CH\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01403\ }
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR\_JQDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JQDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_JQDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01407\ }
\DoxyCodeLine{01408\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CFGR2\ register\ \ *****************/}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_ROVSE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_JOVSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_JOVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_JOVSE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_JOVSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_JOVSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01415\ }
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01417\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01419\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01421\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01422\ }
\DoxyCodeLine{01423\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_OVSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_OVSS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CFGR2\_OVSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01430\ }
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TROVS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TROVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_TROVS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_TROVS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_TROVS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_ROVSM\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_ROVSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_ROVSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01437\ }
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_GCOMP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_GCOMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_GCOMP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_GCOMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_GCOMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01441\ }
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SWTRIG\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SWTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_SWTRIG\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SWTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_SWTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01445\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_BULB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_BULB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_BULB\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_BULB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_BULB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SMPTRIG\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SMPTRIG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CFGR2\_SMPTRIG\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#define\ ADC\_CFGR2\_SMPTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR2\_SMPTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01451\ }
\DoxyCodeLine{01452\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SMPR1\ register\ \ *****************/}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01456\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01459\ }
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01462\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01466\ }
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01473\ }
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01480\ }
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01485\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01487\ }
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01489\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01492\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01494\ }
\DoxyCodeLine{01495\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01501\ }
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01508\ }
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01515\ }
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01522\ }
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMPPLUS\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMPPLUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMPPLUS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMPPLUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMPPLUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01526\ }
\DoxyCodeLine{01527\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SMPR2\ register\ \ *****************/}}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01534\ }
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP11\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01541\ }
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP12\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01548\ }
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP13\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01555\ }
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP14\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01562\ }
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP15\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01569\ }
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP16\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01576\ }
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP17\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01583\ }
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP18\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01590\ }
\DoxyCodeLine{01591\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR1\ register\ \ *******************/}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_LT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_LT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_LT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01595\ }
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_AWDFILT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_AWDFILT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_TR1\_AWDFILT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01602\ }
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_TR1\_HT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR1\_HT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01606\ }
\DoxyCodeLine{01607\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR2\ register\ \ *******************/}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR2\_LT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_LT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR2\_LT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01611\ }
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR2\_HT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#define\ ADC\_TR2\_HT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR2\_HT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01615\ }
\DoxyCodeLine{01616\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_TR3\ register\ \ *******************/}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR3\_LT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_LT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR3\_LT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01620\ }
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ADC\_TR3\_HT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#define\ ADC\_TR3\_HT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_TR3\_HT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01624\ }
\DoxyCodeLine{01625\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR1\ register\ \ ******************/}}
\DoxyCodeLine{01626\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01630\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01633\ }
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01636\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01642\ }
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01651\ }
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL<<\ ADC\_SQR1\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01660\ }
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01663\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01664\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01667\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01668\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ4\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01669\ }
\DoxyCodeLine{01670\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR2\ register\ \ ******************/}}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ5\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01679\ }
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01682\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ6\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01688\ }
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01696\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01697\ }
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01700\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01701\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01706\ }
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01713\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01715\ }
\DoxyCodeLine{01716\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR3\ register\ \ ******************/}}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01723\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01724\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ10\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01725\ }
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01727\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01728\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01733\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ11\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01734\ }
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ12\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01743\ }
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ13\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01752\ }
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ14\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01761\ }
\DoxyCodeLine{01762\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SQR4\ register\ \ ******************/}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR4\_SQ15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ15\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR4\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01771\ }
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR4\_SQ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_SQ16\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR4\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01780\ }
\DoxyCodeLine{01781\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#define\ ADC\_DR\_RDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ ADC\_DR\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_RDATA\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ ADC\_DR\_RDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01785\ }
\DoxyCodeLine{01786\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JSQR\ register\ \ ******************/}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01792\ }
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTSEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01801\ }
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_JSQR\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01807\ }
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01816\ }
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01825\ }
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01834\ }
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{01836\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01843\ }
\DoxyCodeLine{01844\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR1\ register\ \ ******************/}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR1\_OFFSET1\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSET1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01848\ }
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR1\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR1\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01855\ }
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSET1\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01859\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01861\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01862\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01863\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR1\_OFFSET1\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01864\ }
\DoxyCodeLine{01865\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01866\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR1\_OFFSET1\_EN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_OFFSET1\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_OFFSET1\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01868\ }
\DoxyCodeLine{01869\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR2\ register\ \ ******************/}}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR2\_OFFSET2\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01873\ }
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR2\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR2\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01879\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01880\ }
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSET2\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01887\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR2\_OFFSET2\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01889\ }
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR2\_OFFSET2\_EN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_OFFSET2\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_OFFSET2\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01893\ }
\DoxyCodeLine{01894\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR3\ register\ \ ******************/}}
\DoxyCodeLine{01895\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR3\_OFFSET3\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01897\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01898\ }
\DoxyCodeLine{01899\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR3\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01902\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR3\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01904\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01905\ }
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSET3\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR3\_OFFSET3\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01914\ }
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR3\_OFFSET3\_EN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_OFFSET3\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_OFFSET3\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01918\ }
\DoxyCodeLine{01919\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_OFR4\ register\ \ ******************/}}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_OFR4\_OFFSET4\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01923\ }
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSETPOS\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR4\_OFFSETPOS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSETPOS\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSETPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_SATEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR4\_SATEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_SATEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_SATEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01930\ }
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{01932\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_Msk\ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01933\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSET4\_CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01934\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01936\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01937\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01938\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_CH\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_OFR4\_OFFSET4\_CH\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01939\ }
\DoxyCodeLine{01940\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_EN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_EN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_OFR4\_OFFSET4\_EN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_OFFSET4\_EN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_OFFSET4\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01943\ }
\DoxyCodeLine{01944\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR1\ register\ \ ******************/}}
\DoxyCodeLine{01945\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR1\_JDATA\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01948\ }
\DoxyCodeLine{01949\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR2\ register\ \ ******************/}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR2\_JDATA\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01953\ }
\DoxyCodeLine{01954\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR3\ register\ \ ******************/}}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR3\_JDATA\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01958\ }
\DoxyCodeLine{01959\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_JDR4\ register\ \ ******************/}}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR4\_JDATA\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01963\ }
\DoxyCodeLine{01964\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD2CR\ register\ \ ****************/}}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01966\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD2CR\_AWD2CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01968\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01971\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01973\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01983\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\#define\ ADC\_AWD2CR\_AWD2CH\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_AWD2CR\_AWD2CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01987\ }
\DoxyCodeLine{01988\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_AWD3CR\ register\ \ ****************/}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_AWD3CR\_AWD3CH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01996\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\#define\ ADC\_AWD3CR\_AWD3CH\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_AWD3CR\_AWD3CH\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02011\ }
\DoxyCodeLine{02012\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DIFSEL\ register\ \ ****************/}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DIFSEL\_DIFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00008UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00010UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x00020UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x00040UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x00080UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00100UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x00200UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_10\ \ \ \ \ \ \ \ \ \ \ (0x00400UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_11\ \ \ \ \ \ \ \ \ \ \ (0x00800UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_12\ \ \ \ \ \ \ \ \ \ \ (0x01000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_13\ \ \ \ \ \ \ \ \ \ \ (0x02000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_14\ \ \ \ \ \ \ \ \ \ \ (0x04000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_15\ \ \ \ \ \ \ \ \ \ \ (0x08000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_16\ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_17\ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02034\ \textcolor{preprocessor}{\#define\ ADC\_DIFSEL\_DIFSEL\_18\ \ \ \ \ \ \ \ \ \ \ (0x40000UL\ <<\ ADC\_DIFSEL\_DIFSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02035\ }
\DoxyCodeLine{02036\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CALFACT\ register\ \ ***************/}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_Msk\ \ \ \ \ \ (0x7FUL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_S\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ ADC\_CALFACT\_CALFACT\_S\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02047\ }
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_Msk\ \ \ \ \ \ (0x7FUL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_D\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#define\ ADC\_CALFACT\_CALFACT\_D\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02058\ }
\DoxyCodeLine{02059\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_GCOMP\ register\ \ *****************/}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#define\ ADC\_GCOMP\_GCOMPCOEFF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\#define\ ADC\_GCOMP\_GCOMPCOEFF\_Msk\ \ \ \ \ \ \ (0x3FFFUL\ <<\ ADC\_GCOMP\_GCOMPCOEFF\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#define\ ADC\_GCOMP\_GCOMPCOEFF\ \ \ \ \ \ \ \ \ \ \ ADC\_GCOMP\_GCOMPCOEFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02063\ }
\DoxyCodeLine{02064\ \textcolor{comment}{/*************************\ \ ADC\ Common\ registers\ \ *****************************/}}
\DoxyCodeLine{02065\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_ADRDY\_MST\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOSMP\_MST\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC\_MST\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOS\_MST\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR\_MST\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC\_MST\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOS\_MST\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD1\_MST\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD2\_MST\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_MST\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD3\_MST\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02097\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JQOVF\_MST\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02099\ }
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_ADRDY\_SLV\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_ADRDY\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02103\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02104\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOSMP\_SLV\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02105\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOSMP\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02106\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02107\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC\_SLV\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02108\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02109\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02110\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOS\_SLV\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02111\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02112\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02113\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR\_SLV\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02114\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOS\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD1\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD2\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02127\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD3\_SLV\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JQOVF\_SLV\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JQOVF\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02133\ }
\DoxyCodeLine{02134\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ *******************/}}
\DoxyCodeLine{02135\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DUAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02139\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02140\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02141\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02142\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DUAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CCR\_DUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02143\ }
\DoxyCodeLine{02144\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02145\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02146\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02147\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02148\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02149\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02150\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02151\ }
\DoxyCodeLine{02152\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMACFG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DMACFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMACFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMACFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02155\ }
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_MDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MDMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_MDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MDMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_MDMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02161\ }
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_CKMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_CKMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_CKMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02167\ }
\DoxyCodeLine{02168\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_PRESC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02175\ }
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VREFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VREFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VREFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02179\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VSENSESEL\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02180\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VSENSESEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VSENSESEL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02181\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VSENSESEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VSENSESEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02182\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02183\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02184\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02185\ }
\DoxyCodeLine{02186\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_CDR\ register\ \ *******************/}}
\DoxyCodeLine{02187\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02188\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_RDATA\_MST\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02189\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_MST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02190\ }
\DoxyCodeLine{02191\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02192\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_RDATA\_SLV\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02193\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_RDATA\_SLV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02194\ }
\DoxyCodeLine{02195\ }
\DoxyCodeLine{02196\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02197\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02198\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ Comparators\ (COMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02199\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02200\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02201\ \textcolor{comment}{/**********************\ \ Bit\ definition\ for\ COMP\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02204\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02205\ }
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02207\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INMSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INMSEL\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ COMP\_CSR\_INMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02213\ }
\DoxyCodeLine{02214\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02215\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_INPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02216\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_INPSEL\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_INPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02217\ }
\DoxyCodeLine{02218\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02219\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_POLARITY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02220\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_POLARITY\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_POLARITY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02221\ }
\DoxyCodeLine{02222\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02223\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02224\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_HYST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02225\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_HYST\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_HYST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02228\ }
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_Msk\ \ \ \ \ \ (0x7UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\ \ \ \ \ \ \ \ \ \ COMP\_CSR\_BLANKING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BLANKING\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ COMP\_CSR\_BLANKING\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02235\ }
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_BRGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_BRGEN\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_BRGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02239\ }
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_SCALEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_SCALEN\ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_SCALEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02243\ }
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_VALUE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_VALUE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02247\ }
\DoxyCodeLine{02248\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ COMP\_CSR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#define\ COMP\_CSR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ COMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02251\ }
\DoxyCodeLine{02252\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02253\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02254\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CORDIC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02255\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02256\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02257\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CORDIC\_CSR\ register\ \ *****************/}}
\DoxyCodeLine{02258\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02260\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_FUNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_FUNC\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ CORDIC\_CSR\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_Pos\ (4U)}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_Msk\ (0xFUL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\ \ \ \ \ CORDIC\_CSR\_PRECISION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_0\ \ \ (0x1UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_1\ \ \ (0x2UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_2\ \ \ (0x4UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_PRECISION\_3\ \ \ (0x8UL\ <<\ CORDIC\_CSR\_PRECISION\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_Msk\ \ \ \ \ (0x7UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\ \ \ \ \ \ \ \ \ CORDIC\_CSR\_SCALE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_0\ \ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_1\ \ \ \ \ \ \ (0x2UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_SCALE\_2\ \ \ \ \ \ \ (0x4UL\ <<\ CORDIC\_CSR\_SCALE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_IEN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_IEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_IEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_IEN\ \ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_IEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAREN\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAREN\_Msk\ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_DMAREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAREN\ \ \ \ \ \ \ \ CORDIC\_CSR\_DMAREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAWEN\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAWEN\_Msk\ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_DMAWEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_DMAWEN\ \ \ \ \ \ \ \ CORDIC\_CSR\_DMAWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02287\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NRES\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NRES\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_NRES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NRES\ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_NRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NARGS\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NARGS\_Msk\ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_NARGS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_NARGS\ \ \ \ \ \ \ \ \ CORDIC\_CSR\_NARGS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RESSIZE\_Pos\ \ \ (21U)}}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RESSIZE\_Msk\ \ \ (0x1UL\ <<\ CORDIC\_CSR\_RESSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RESSIZE\ \ \ \ \ \ \ CORDIC\_CSR\_RESSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_ARGSIZE\_Pos\ \ \ (22U)}}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_ARGSIZE\_Msk\ \ \ (0x1UL\ <<\ CORDIC\_CSR\_ARGSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_ARGSIZE\ \ \ \ \ \ \ CORDIC\_CSR\_ARGSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RRDY\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RRDY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CORDIC\_CSR\_RRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ CORDIC\_CSR\_RRDY\ \ \ \ \ \ \ \ \ \ CORDIC\_CSR\_RRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02302\ }
\DoxyCodeLine{02303\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CORDIC\_WDATA\ register\ \ ***************/}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#define\ CORDIC\_WDATA\_ARG\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#define\ CORDIC\_WDATA\_ARG\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ CORDIC\_WDATA\_ARG\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ CORDIC\_WDATA\_ARG\ \ \ \ \ \ \ \ \ CORDIC\_WDATA\_ARG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02307\ }
\DoxyCodeLine{02308\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CORDIC\_RDATA\ register\ \ ***************/}}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#define\ CORDIC\_RDATA\_RES\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02310\ \textcolor{preprocessor}{\#define\ CORDIC\_RDATA\_RES\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ CORDIC\_RDATA\_RES\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#define\ CORDIC\_RDATA\_RES\ \ \ \ \ \ \ \ \ CORDIC\_RDATA\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02312\ }
\DoxyCodeLine{02313\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02314\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02315\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02316\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02317\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02318\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02322\ }
\DoxyCodeLine{02323\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02325\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_IDR\_IDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02327\ }
\DoxyCodeLine{02328\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\ \ \ \ \ \ \ \ \ \ CRC\_CR\_POLYSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#define\ CRC\_CR\_POLYSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_POLYSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\ \ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_IN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_IN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CRC\_CR\_REV\_IN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRC\_CR\_REV\_OUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\#define\ CRC\_CR\_REV\_OUT\ \ \ \ \ \ \ \ \ \ \ CRC\_CR\_REV\_OUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02345\ }
\DoxyCodeLine{02346\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_INIT\ register\ \ *******************/}}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_INIT\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02349\ \textcolor{preprocessor}{\#define\ CRC\_INIT\_INIT\ \ \ \ \ \ \ \ \ \ \ \ CRC\_INIT\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02350\ }
\DoxyCodeLine{02351\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_POL\ register\ \ ********************/}}
\DoxyCodeLine{02352\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_POL\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ CRC\_POL\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\_POL\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02355\ }
\DoxyCodeLine{02356\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02357\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02358\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\ Clock\ Recovery\ System\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02359\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02360\ }
\DoxyCodeLine{02361\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_CR\ register\ \ *********************/}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SYNCOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCOKIE\ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SYNCWARNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SYNCWARNIE\ \ \ \ \ \ \ \ \ CRS\_CR\_SYNCWARNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02370\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02371\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02372\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_ESYNCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02373\ \textcolor{preprocessor}{\#define\ CRS\_CR\_ESYNCIE\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_ESYNCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02374\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02375\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02376\ \textcolor{preprocessor}{\#define\ CRS\_CR\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02377\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{02378\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_AUTOTRIMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02379\ \textcolor{preprocessor}{\#define\ CRS\_CR\_AUTOTRIMEN\ \ \ \ \ \ \ \ \ CRS\_CR\_AUTOTRIMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02380\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02381\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CR\_SWSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02382\ \textcolor{preprocessor}{\#define\ CRS\_CR\_SWSYNC\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_SWSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02383\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ CRS\_CR\_TRIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ CRS\_CR\_TRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_CR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02386\ }
\DoxyCodeLine{02387\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_CFGR\ register\ \ *********************/}}
\DoxyCodeLine{02388\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ CRS\_CFGR\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02390\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_RELOAD\ \ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02391\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02392\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CRS\_CFGR\_FELIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_FELIM\ \ \ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_FELIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02394\ }
\DoxyCodeLine{02395\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02396\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_Msk\ \ \ \ \ \ (0x7UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCDIV\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ CRS\_CFGR\_SYNCDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02401\ }
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCSRC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ CRS\_CFGR\_SYNCSRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02407\ }
\DoxyCodeLine{02408\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02409\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CRS\_CFGR\_SYNCPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02410\ \textcolor{preprocessor}{\#define\ CRS\_CFGR\_SYNCPOL\ \ \ \ \ \ \ \ \ \ CRS\_CFGR\_SYNCPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02411\ }
\DoxyCodeLine{02412\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{02413\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02414\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCOKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02415\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCOKF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCOKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02416\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCWARNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCWARNF\ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCWARNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_ERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02421\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_ESYNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_ESYNCF\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_ESYNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02425\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02427\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCERR\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02428\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02429\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_SYNCMISS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02430\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_SYNCMISS\ \ \ \ \ \ \ \ \ \ CRS\_ISR\_SYNCMISS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02431\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02432\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_TRIMOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02433\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_TRIMOVF\ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_TRIMOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02434\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02435\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ISR\_FEDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02436\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FEDIR\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_FEDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02437\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02438\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ CRS\_ISR\_FECAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02439\ \textcolor{preprocessor}{\#define\ CRS\_ISR\_FECAP\ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ISR\_FECAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02440\ }
\DoxyCodeLine{02441\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRS\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{02442\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_SYNCOKC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02444\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCOKC\ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_SYNCOKC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\_Msk\ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_SYNCWARNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_SYNCWARNC\ \ \ \ \ \ \ \ \ CRS\_ICR\_SYNCWARNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02448\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_ERRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02450\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ERRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_ERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CRS\_ICR\_ESYNCC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\#define\ CRS\_ICR\_ESYNCC\ \ \ \ \ \ \ \ \ \ \ \ CRS\_ICR\_ESYNCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02454\ }
\DoxyCodeLine{02455\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02456\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02457\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Digital\ to\ Analog\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02458\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02459\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02460\ \textcolor{comment}{/*}}
\DoxyCodeLine{02461\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{02462\ \textcolor{comment}{\ */}}
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\#define\ DAC\_CHANNEL2\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02464\ }
\DoxyCodeLine{02465\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{02466\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02472\ }
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02480\ }
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02484\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02486\ }
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02489\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02494\ }
\DoxyCodeLine{02495\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02498\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02500\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02502\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_CEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02503\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_CEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02504\ }
\DoxyCodeLine{02505\ \textcolor{preprocessor}{\#define\ DAC\_CR\_HFSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02506\ \textcolor{preprocessor}{\#define\ DAC\_CR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02507\ \textcolor{preprocessor}{\#define\ DAC\_CR\_HFSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02508\ }
\DoxyCodeLine{02509\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02510\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02511\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02512\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02513\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02514\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02515\ }
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02517\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02518\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02519\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02520\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02521\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02522\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02523\ }
\DoxyCodeLine{02524\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02525\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02526\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02528\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02529\ }
\DoxyCodeLine{02530\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02531\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02532\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02533\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02534\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02535\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02536\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02537\ }
\DoxyCodeLine{02538\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02539\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02540\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02541\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{02542\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02543\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02544\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02545\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_CEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02546\ \textcolor{preprocessor}{\#define\ DAC\_CR\_CEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_CEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02547\ }
\DoxyCodeLine{02548\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_SWTRIGR\ register\ \ ******************/}}
\DoxyCodeLine{02549\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02550\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02551\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02552\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{02553\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02554\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB1\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB1\_Msk\ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIGB1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB1\ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIGB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB2\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB2\_Msk\ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIGB2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIGB2\ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIGB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02561\ }
\DoxyCodeLine{02562\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R1\ register\ \ ******************/}}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHRB\_Pos\ \ \ (16U)}}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHRB\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHRB\ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02569\ }
\DoxyCodeLine{02570\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L1\ register\ \ ******************/}}
\DoxyCodeLine{02571\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{02572\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02573\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02574\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHRB\_Pos\ \ \ (20U)}}
\DoxyCodeLine{02575\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHRB\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02576\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHRB\ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02577\ }
\DoxyCodeLine{02578\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R1\ register\ \ ******************/}}
\DoxyCodeLine{02579\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02580\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02581\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02582\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHRB\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{02583\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHRB\_Msk\ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHRB\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02584\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHRB\ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02585\ }
\DoxyCodeLine{02586\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R2\ register\ \ ******************/}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHRB\_Pos\ \ \ (16U)}}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHRB\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHRB\ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02593\ }
\DoxyCodeLine{02594\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L2\ register\ \ ******************/}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHRB\_Pos\ \ \ (20U)}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHRB\_Msk\ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHRB\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHRB\ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02601\ }
\DoxyCodeLine{02602\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R2\ register\ \ ******************/}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHRB\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{02607\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHRB\_Msk\ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHRB\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHRB\ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHRB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02609\ }
\DoxyCodeLine{02610\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12RD\ register\ \ ******************/}}
\DoxyCodeLine{02611\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{02612\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC1DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02613\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02614\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{02615\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC2DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02616\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02617\ }
\DoxyCodeLine{02618\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12LD\ register\ \ ******************/}}
\DoxyCodeLine{02619\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC1DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02621\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02622\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{02623\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC2DHR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02624\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02625\ }
\DoxyCodeLine{02626\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8RD\ register\ \ ******************/}}
\DoxyCodeLine{02627\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02628\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02629\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02630\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{02631\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02632\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02633\ }
\DoxyCodeLine{02634\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR1\ register\ \ *******************/}}
\DoxyCodeLine{02635\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02636\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DOR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02637\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02638\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DORB\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02639\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DORB\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DORB\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02640\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DORB\ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DORB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02641\ }
\DoxyCodeLine{02642\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR2\ register\ \ *******************/}}
\DoxyCodeLine{02643\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02644\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DOR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02645\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02646\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DORB\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02647\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DORB\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DORB\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02648\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DORB\ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DORB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02649\ }
\DoxyCodeLine{02650\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{02651\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC1RDY\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02652\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC1RDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DAC1RDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC1RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DAC1RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT1\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DORSTAT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02656\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DORSTAT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02658\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02661\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_CAL\_FLAG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02662\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_CAL\_FLAG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02663\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02664\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_BWST1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_BWST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02666\ }
\DoxyCodeLine{02667\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC2RDY\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{02668\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC2RDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DAC2RDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02669\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DAC2RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DAC2RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02670\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT2\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{02671\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DORSTAT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02672\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DORSTAT2\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DORSTAT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02675\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG2\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02677\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_CAL\_FLAG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02678\ \textcolor{preprocessor}{\#define\ DAC\_SR\_CAL\_FLAG2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_CAL\_FLAG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02679\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{02680\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_BWST2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02681\ \textcolor{preprocessor}{\#define\ DAC\_SR\_BWST2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_BWST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02682\ }
\DoxyCodeLine{02683\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02685\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DAC\_CCR\_OTRIM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CCR\_OTRIM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02687\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM2\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02688\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DAC\_CCR\_OTRIM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02689\ \textcolor{preprocessor}{\#define\ DAC\_CCR\_OTRIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CCR\_OTRIM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02690\ }
\DoxyCodeLine{02691\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_MCR\ register\ \ *******************/}}
\DoxyCodeLine{02692\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02693\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02694\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02695\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02696\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02697\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_MCR\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02698\ }
\DoxyCodeLine{02699\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02700\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_DMADOUBLE1\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02701\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE1\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_DMADOUBLE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02702\ }
\DoxyCodeLine{02703\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT1\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_SINFORMAT1\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02705\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT1\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_SINFORMAT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02706\ }
\DoxyCodeLine{02707\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02708\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_MCR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02709\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_HFSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02710\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02711\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_HFSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_HFSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02712\ }
\DoxyCodeLine{02713\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02714\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02715\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_MCR\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02716\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02717\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02718\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_MODE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_MCR\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02719\ }
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE2\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_DMADOUBLE2\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02722\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_DMADOUBLE2\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_DMADOUBLE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02723\ }
\DoxyCodeLine{02724\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT2\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{02725\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DAC\_MCR\_SINFORMAT2\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02726\ \textcolor{preprocessor}{\#define\ DAC\_MCR\_SINFORMAT2\ \ \ \ \ \ \ \ \ \ DAC\_MCR\_SINFORMAT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02727\ }
\DoxyCodeLine{02728\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHSR1\ register\ \ ******************/}}
\DoxyCodeLine{02729\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02730\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\_Msk\ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHSR1\_TSAMPLE1\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02731\ \textcolor{preprocessor}{\#define\ DAC\_SHSR1\_TSAMPLE1\ \ \ \ \ \ \ \ \ \ DAC\_SHSR1\_TSAMPLE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02732\ }
\DoxyCodeLine{02733\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHSR2\ register\ \ ******************/}}
\DoxyCodeLine{02734\ \textcolor{preprocessor}{\#define\ DAC\_SHSR2\_TSAMPLE2\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02735\ \textcolor{preprocessor}{\#define\ DAC\_SHSR2\_TSAMPLE2\_Msk\ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHSR2\_TSAMPLE2\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#define\ DAC\_SHSR2\_TSAMPLE2\ \ \ \ \ \ \ \ \ \ DAC\_SHSR2\_TSAMPLE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02737\ }
\DoxyCodeLine{02738\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHHR\ register\ \ ******************/}}
\DoxyCodeLine{02739\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02740\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\_Msk\ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHHR\_THOLD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02741\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SHHR\_THOLD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02742\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD2\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02743\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD2\_Msk\ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ DAC\_SHHR\_THOLD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02744\ \textcolor{preprocessor}{\#define\ DAC\_SHHR\_THOLD2\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SHHR\_THOLD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02745\ }
\DoxyCodeLine{02746\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_SHRR\ register\ \ ******************/}}
\DoxyCodeLine{02747\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02748\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ DAC\_SHRR\_TREFRESH1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02749\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH1\ \ \ \ \ \ \ \ \ \ DAC\_SHRR\_TREFRESH1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02750\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH2\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH2\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ DAC\_SHRR\_TREFRESH2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ DAC\_SHRR\_TREFRESH2\ \ \ \ \ \ \ \ \ \ DAC\_SHRR\_TREFRESH2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02753\ }
\DoxyCodeLine{02754\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_STR1\ register\ \ ******************/}}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STRSTDATA1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02756\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STRSTDATA1\_Msk\ \ \ \ \ (0xFFFUL\ <<\ DAC\_STR1\_STRSTDATA1\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STRSTDATA1\ \ \ \ \ \ \ \ \ DAC\_STR1\_STRSTDATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STDIR1\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STDIR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_STR1\_STDIR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02760\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STDIR1\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_STR1\_STDIR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02761\ }
\DoxyCodeLine{02762\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STINCDATA1\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{02763\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STINCDATA1\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ DAC\_STR1\_STINCDATA1\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02764\ \textcolor{preprocessor}{\#define\ DAC\_STR1\_STINCDATA1\ \ \ \ \ \ \ \ \ DAC\_STR1\_STINCDATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02765\ }
\DoxyCodeLine{02766\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_STR2\ register\ \ ******************/}}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STRSTDATA2\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STRSTDATA2\_Msk\ \ \ \ \ (0xFFFUL\ <<\ DAC\_STR2\_STRSTDATA2\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STRSTDATA2\ \ \ \ \ \ \ \ \ DAC\_STR2\_STRSTDATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STDIR2\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02771\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STDIR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_STR2\_STDIR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STDIR2\ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_STR2\_STDIR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02773\ }
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STINCDATA2\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STINCDATA2\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ DAC\_STR2\_STINCDATA2\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\#define\ DAC\_STR2\_STINCDATA2\ \ \ \ \ \ \ \ \ DAC\_STR2\_STINCDATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02777\ }
\DoxyCodeLine{02778\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_STMODR\ register\ \ ****************/}}
\DoxyCodeLine{02779\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos\ (0U)}}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02781\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\ \ \ \ \ DAC\_STMODR\_STRSTTRIGSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02782\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02783\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02784\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02785\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL1\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02786\ }
\DoxyCodeLine{02787\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_Pos\ (8U)}}
\DoxyCodeLine{02788\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02789\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\ \ \ \ \ DAC\_STMODR\_STINCTRIGSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02790\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02791\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02792\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02793\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL1\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STINCTRIGSEL1\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02794\ }
\DoxyCodeLine{02795\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos\ (16U)}}
\DoxyCodeLine{02796\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\ \ \ \ \ DAC\_STMODR\_STRSTTRIGSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02800\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STRSTTRIGSEL2\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STRSTTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02802\ }
\DoxyCodeLine{02803\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_Pos\ (24U)}}
\DoxyCodeLine{02804\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_Msk\ (0xFUL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02805\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\ \ \ \ \ DAC\_STMODR\_STINCTRIGSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02806\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_0\ \ \ (0x1UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02807\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_1\ \ \ (0x2UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02808\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_2\ \ \ (0x4UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02809\ \textcolor{preprocessor}{\#define\ DAC\_STMODR\_STINCTRIGSEL2\_3\ \ \ (0x8UL\ <<\ DAC\_STMODR\_STINCTRIGSEL2\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02810\ }
\DoxyCodeLine{02811\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02812\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02813\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Debug\ MCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02814\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02815\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02816\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_IDCODE\ register\ \ *************/}}
\DoxyCodeLine{02817\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02818\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBGMCU\_IDCODE\_DEV\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02819\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{02820\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{02823\ }
\DoxyCodeLine{02824\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_CR\ register\ \ *****************/}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_SLEEP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STANDBY\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{02834\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02835\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_IOEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02836\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{02837\ }
\DoxyCodeLine{02838\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02839\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02840\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{02841\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02842\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02843\ }
\DoxyCodeLine{02844\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1FZR1\ register\ \ ***********/}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02846\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02847\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02850\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02853\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk}}
\DoxyCodeLine{02854\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02855\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{02857\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02858\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02859\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk}}
\DoxyCodeLine{02860\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02861\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02862\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{02863\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02864\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02865\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{02866\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02867\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02868\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk}}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{02876\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02877\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk}}
\DoxyCodeLine{02878\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos\ \ \ \ (31U)}}
\DoxyCodeLine{02879\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02880\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\ \ \ \ \ \ \ \ DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{02881\ }
\DoxyCodeLine{02882\ }
\DoxyCodeLine{02883\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB2FZ\ register\ \ ************/}}
\DoxyCodeLine{02884\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02885\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02886\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{02887\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02888\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02889\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk}}
\DoxyCodeLine{02890\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02891\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02892\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk}}
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{02899\ }
\DoxyCodeLine{02900\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02901\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02902\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ (DMA)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02903\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02904\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{02905\ }
\DoxyCodeLine{02906\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_ISR\ register\ \ ********************/}}
\DoxyCodeLine{02907\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02910\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02912\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02913\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{02914\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02915\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02916\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{02917\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02918\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF1\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02919\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{02920\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02921\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02922\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{02923\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02924\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02925\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{02926\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02927\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF2\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{02932\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{02935\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02936\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02937\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{02938\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02939\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02940\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{02941\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02942\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF3\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02945\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02946\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{02947\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02948\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02949\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{02950\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02951\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02952\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{02953\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02954\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF4\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02955\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{02956\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02957\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02958\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{02959\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02960\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02961\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{02962\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02963\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02964\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{02965\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02966\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF5\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02967\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{02968\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_GIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_GIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_ISR\_GIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02970\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{02971\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02972\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TCIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02973\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{02974\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02975\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_HTIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_HTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02976\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{02977\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_ISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02978\ \textcolor{preprocessor}{\#define\ DMA\_ISR\_TEIF6\ \ \ \ \ \ \ \ \ \ DMA\_ISR\_TEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02979\ }
\DoxyCodeLine{02980\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_IFCR\ register\ \ *******************/}}
\DoxyCodeLine{02981\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF1\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02989\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Pos\ \ \ \ (3U)}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF1\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF2\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{02997\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02998\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{02999\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{03000\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03001\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03002\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{03003\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03004\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF2\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03005\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{03006\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03007\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF3\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03008\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{03009\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03010\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03011\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{03012\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03013\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03014\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{03015\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03016\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF3\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03017\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03019\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF4\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03020\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{03021\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03022\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03023\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03024\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03026\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{03027\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03028\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF4\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03029\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{03030\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03031\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF5\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03032\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{03033\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03034\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03035\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{03036\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03037\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03038\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{03039\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03040\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF5\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03041\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{03042\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CGIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03043\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CGIF6\ \ \ \ \ \ \ \ \ DMA\_IFCR\_CGIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03044\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{03045\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03046\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTCIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTCIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03047\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CHTIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CHTIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_IFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\#define\ DMA\_IFCR\_CTEIF6\ \ \ \ \ \ \ \ DMA\_IFCR\_CTEIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03053\ }
\DoxyCodeLine{03054\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DMA\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03063\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_HTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03064\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03065\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03066\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_TEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03067\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03068\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03069\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03070\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03071\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_CIRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03073\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03074\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03075\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03076\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03077\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03078\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MINC\ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MINC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03079\ }
\DoxyCodeLine{03080\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03081\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03082\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03083\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03084\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03085\ }
\DoxyCodeLine{03086\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03087\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03088\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\ \ \ \ \ \ \ \ \ \ DMA\_CCR\_MSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03089\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03090\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03091\ }
\DoxyCodeLine{03092\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03093\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03094\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_CCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03095\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03096\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_CCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03097\ }
\DoxyCodeLine{03098\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03099\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_CCR\_MEM2MEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03100\ \textcolor{preprocessor}{\#define\ DMA\_CCR\_MEM2MEM\ \ \ \ \ \ \ \ DMA\_CCR\_MEM2MEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03101\ }
\DoxyCodeLine{03102\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CNDTR\ register\ \ *******************/}}
\DoxyCodeLine{03103\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03104\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ DMA\_CNDTR\_NDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03105\ \textcolor{preprocessor}{\#define\ DMA\_CNDTR\_NDT\ \ \ \ \ \ \ \ \ \ DMA\_CNDTR\_NDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03106\ }
\DoxyCodeLine{03107\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CPAR\ register\ \ ********************/}}
\DoxyCodeLine{03108\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03109\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03110\ \textcolor{preprocessor}{\#define\ DMA\_CPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03111\ }
\DoxyCodeLine{03112\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_CMAR\ register\ \ ********************/}}
\DoxyCodeLine{03113\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03114\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_CMAR\_MA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03115\ \textcolor{preprocessor}{\#define\ DMA\_CMAR\_MA\ \ \ \ \ \ \ \ \ \ \ \ DMA\_CMAR\_MA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03116\ }
\DoxyCodeLine{03117\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03118\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03119\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03120\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03121\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03122\ }
\DoxyCodeLine{03123\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CxCR\ register\ \ **************/}}
\DoxyCodeLine{03124\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03125\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03126\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_DMAREQ\_ID\_Msk}}
\DoxyCodeLine{03127\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03128\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03131\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_DMAREQ\_ID\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03135\ }
\DoxyCodeLine{03136\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03137\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SOIE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03138\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SOIE\_Msk}}
\DoxyCodeLine{03139\ }
\DoxyCodeLine{03140\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03141\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_EGE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_EGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_EGE\_Msk}}
\DoxyCodeLine{03143\ }
\DoxyCodeLine{03144\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03145\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03146\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SE\_Msk}}
\DoxyCodeLine{03147\ }
\DoxyCodeLine{03148\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03149\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03150\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SPOL\_Msk}}
\DoxyCodeLine{03151\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03152\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_CxCR\_SPOL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03153\ }
\DoxyCodeLine{03154\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03155\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03156\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_NBREQ\_Msk}}
\DoxyCodeLine{03157\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03158\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03159\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03160\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03161\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_NBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_NBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03162\ }
\DoxyCodeLine{03163\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03164\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03165\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CxCR\_SYNC\_ID\_Msk}}
\DoxyCodeLine{03166\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03167\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03168\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03169\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03170\ \textcolor{preprocessor}{\#define\ DMAMUX\_CxCR\_SYNC\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_CxCR\_SYNC\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03171\ }
\DoxyCodeLine{03172\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{03173\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03174\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03175\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF0\_Msk}}
\DoxyCodeLine{03176\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03177\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03178\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF1\_Msk}}
\DoxyCodeLine{03179\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03180\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03181\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF2\_Msk}}
\DoxyCodeLine{03182\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03183\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03184\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF3\_Msk}}
\DoxyCodeLine{03185\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03186\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03187\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF4\_Msk}}
\DoxyCodeLine{03188\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03189\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03190\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF5\_Msk}}
\DoxyCodeLine{03191\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03192\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03193\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF6\_Msk}}
\DoxyCodeLine{03194\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03195\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03196\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF7\_Msk}}
\DoxyCodeLine{03197\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03198\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF8\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03199\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF8\_Msk}}
\DoxyCodeLine{03200\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03201\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF9\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03202\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF9\_Msk}}
\DoxyCodeLine{03203\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03204\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF10\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03205\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF10\_Msk}}
\DoxyCodeLine{03206\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03207\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CSR\_SOF11\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03208\ \textcolor{preprocessor}{\#define\ DMAMUX\_CSR\_SOF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CSR\_SOF11\_Msk}}
\DoxyCodeLine{03209\ }
\DoxyCodeLine{03210\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_CFR\ register\ \ ****************/}}
\DoxyCodeLine{03211\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03212\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03213\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF0\_Msk}}
\DoxyCodeLine{03214\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03215\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03216\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF1\_Msk}}
\DoxyCodeLine{03217\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03218\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03219\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF2\_Msk}}
\DoxyCodeLine{03220\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03221\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03222\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF3\_Msk}}
\DoxyCodeLine{03223\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03224\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03225\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF4\_Msk}}
\DoxyCodeLine{03226\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03227\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03228\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF5\_Msk}}
\DoxyCodeLine{03229\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03230\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03231\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF6\_Msk}}
\DoxyCodeLine{03232\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03233\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03234\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF7\_Msk}}
\DoxyCodeLine{03235\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03236\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF8\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03237\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF8\_Msk}}
\DoxyCodeLine{03238\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03239\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF9\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03240\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF9\_Msk}}
\DoxyCodeLine{03241\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03242\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF10\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03243\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF10\_Msk}}
\DoxyCodeLine{03244\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03245\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_CFR\_CSOF11\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03246\ \textcolor{preprocessor}{\#define\ DMAMUX\_CFR\_CSOF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_CFR\_CSOF11\_Msk}}
\DoxyCodeLine{03247\ }
\DoxyCodeLine{03248\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGxCR\ register\ \ ************/}}
\DoxyCodeLine{03249\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03250\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03251\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_SIG\_ID\_Msk}}
\DoxyCodeLine{03252\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03253\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03254\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03255\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03256\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_SIG\_ID\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_SIG\_ID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03257\ }
\DoxyCodeLine{03258\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03259\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_OIE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03260\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_OIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_OIE\_Msk}}
\DoxyCodeLine{03261\ }
\DoxyCodeLine{03262\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03263\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03264\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GE\_Msk}}
\DoxyCodeLine{03265\ }
\DoxyCodeLine{03266\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03267\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03268\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GPOL\_Msk}}
\DoxyCodeLine{03269\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03270\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GPOL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMAMUX\_RGxCR\_GPOL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03271\ }
\DoxyCodeLine{03272\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03273\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03274\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGxCR\_GNBREQ\_Msk}}
\DoxyCodeLine{03275\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03276\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03277\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03278\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03279\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGxCR\_GNBREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ DMAMUX\_RGxCR\_GNBREQ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03280\ }
\DoxyCodeLine{03281\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGSR\ register\ \ **************/}}
\DoxyCodeLine{03282\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03283\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03284\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF0\_Msk}}
\DoxyCodeLine{03285\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03286\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03287\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF1\_Msk}}
\DoxyCodeLine{03288\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03289\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03290\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF2\_Msk}}
\DoxyCodeLine{03291\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03292\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGSR\_OF3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03293\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGSR\_OF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGSR\_OF3\_Msk}}
\DoxyCodeLine{03294\ }
\DoxyCodeLine{03295\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMAMUX\_RGCFR\ register\ \ ************/}}
\DoxyCodeLine{03296\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03297\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03298\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF0\_Msk}}
\DoxyCodeLine{03299\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03300\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03301\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF1\_Msk}}
\DoxyCodeLine{03302\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03303\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03304\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF2\_Msk}}
\DoxyCodeLine{03305\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03306\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_RGCFR\_COF3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03307\ \textcolor{preprocessor}{\#define\ DMAMUX\_RGCFR\_COF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_RGCFR\_COF3\_Msk}}
\DoxyCodeLine{03308\ }
\DoxyCodeLine{03309\ \textcolor{comment}{/********************\ Bits\ definition\ for\ DMAMUX\_IPHW\_CFGR2\ \ ******************/}}
\DoxyCodeLine{03310\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03311\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03312\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk}}
\DoxyCodeLine{03313\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03314\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03315\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk}}
\DoxyCodeLine{03316\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03317\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03318\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk}}
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03320\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03321\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk}}
\DoxyCodeLine{03322\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03323\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03324\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk}}
\DoxyCodeLine{03325\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03326\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03327\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk}}
\DoxyCodeLine{03328\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03329\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03330\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk}}
\DoxyCodeLine{03331\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03332\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03333\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk}}
\DoxyCodeLine{03334\ }
\DoxyCodeLine{03335\ \textcolor{comment}{/********************\ Bits\ definition\ for\ DMAMUX\_IPHW\_CFGR1\ \ ******************/}}
\DoxyCodeLine{03336\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03337\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03338\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk}}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03340\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk}}
\DoxyCodeLine{03342\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03343\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03344\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk}}
\DoxyCodeLine{03345\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03346\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03347\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk}}
\DoxyCodeLine{03348\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03349\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03350\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk}}
\DoxyCodeLine{03351\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03352\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03353\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk}}
\DoxyCodeLine{03354\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03355\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03356\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk}}
\DoxyCodeLine{03357\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03358\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03359\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk}}
\DoxyCodeLine{03360\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03362\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk}}
\DoxyCodeLine{03363\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{03364\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03365\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk}}
\DoxyCodeLine{03366\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{03367\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03368\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk}}
\DoxyCodeLine{03369\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{03370\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03371\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk}}
\DoxyCodeLine{03372\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{03373\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03374\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk}}
\DoxyCodeLine{03375\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{03376\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03377\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk}}
\DoxyCodeLine{03378\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03379\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03380\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk}}
\DoxyCodeLine{03381\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{03382\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk\ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03383\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk}}
\DoxyCodeLine{03384\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03385\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03386\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk}}
\DoxyCodeLine{03387\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03388\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03389\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk}}
\DoxyCodeLine{03390\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03391\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03392\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk}}
\DoxyCodeLine{03393\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03394\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03395\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk}}
\DoxyCodeLine{03396\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03397\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03398\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk}}
\DoxyCodeLine{03399\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03400\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03401\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk}}
\DoxyCodeLine{03402\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03404\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk}}
\DoxyCodeLine{03405\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03406\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03407\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk}}
\DoxyCodeLine{03408\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03409\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03410\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk}}
\DoxyCodeLine{03411\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03412\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03413\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk}}
\DoxyCodeLine{03414\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03415\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03416\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk}}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{03418\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk}}
\DoxyCodeLine{03420\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03421\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03422\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk}}
\DoxyCodeLine{03423\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03424\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03425\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk}}
\DoxyCodeLine{03426\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03427\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03428\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk}}
\DoxyCodeLine{03429\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{03430\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03431\ \textcolor{preprocessor}{\#define\ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\ \ \ \ \ \ \ \ \ \ \ \ DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk}}
\DoxyCodeLine{03432\ }
\DoxyCodeLine{03433\ }
\DoxyCodeLine{03434\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03435\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03436\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ External\ Interrupt/Event\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03437\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03438\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{03439\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR1\ register\ \ ******************/}}
\DoxyCodeLine{03440\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03441\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03442\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03443\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03444\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03445\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03446\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03447\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03448\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03449\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03450\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03451\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03452\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03453\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03454\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03455\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03456\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03457\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03458\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03459\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03460\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03461\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03462\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03463\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03464\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03465\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03466\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03467\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03468\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03469\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03470\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03471\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03472\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM10\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03473\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03474\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03475\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM11\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03476\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03477\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03478\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM12\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03479\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03480\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03481\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM13\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03482\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03483\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM14\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03485\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03486\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03487\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM15\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03489\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03490\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM16\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03491\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03492\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03493\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM17\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03494\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03495\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03496\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM18\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03497\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03498\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03499\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM19\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03500\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03501\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03502\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM20\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03503\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03504\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03505\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM21\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03506\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03507\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03508\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM22\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03509\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03510\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM23\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03512\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03513\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM24\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03515\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03516\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03517\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM25\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03518\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03519\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03520\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM26\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03521\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{03522\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03523\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM27\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03524\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03525\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03526\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM28\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03527\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03528\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03529\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM29\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03530\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03531\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR1\_IM30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03532\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM30\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03533\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03534\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFFFFFUL\ <<\ EXTI\_IMR1\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03535\ \textcolor{preprocessor}{\#define\ EXTI\_IMR1\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR1\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03536\ }
\DoxyCodeLine{03537\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR1\ register\ \ ******************/}}
\DoxyCodeLine{03538\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03539\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03540\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03541\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03542\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03543\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03544\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03545\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03546\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03547\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03548\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03549\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03550\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03551\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03553\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03555\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03556\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03557\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03560\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03562\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03563\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03564\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03565\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03566\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03567\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03568\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03569\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03570\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM10\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03571\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03572\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03573\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM11\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03574\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03575\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03576\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM12\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03577\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03578\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03579\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM13\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03580\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03581\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03582\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM14\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03583\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03584\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03585\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM15\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03586\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03587\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03588\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM16\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03589\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03590\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03591\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM17\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03592\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM18\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{03593\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM18\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03594\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM18\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03595\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03596\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM19\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03598\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03600\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM20\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03601\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03602\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03603\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM21\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03604\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03605\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03606\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM22\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03607\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{03608\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03609\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM23\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03610\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM24\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{03611\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM24\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03612\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM24\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03613\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{03614\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03615\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM25\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03616\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM26\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM26\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03618\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM26\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03619\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM27\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{03620\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM27\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03621\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM27\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03622\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM28\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{03623\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM28\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03624\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM28\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03625\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03626\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03627\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM29\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03628\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03629\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR1\_EM30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03630\ \textcolor{preprocessor}{\#define\ EXTI\_EMR1\_EM30\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR1\_EM30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03631\ }
\DoxyCodeLine{03632\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR1\ register\ \ ******************/}}
\DoxyCodeLine{03633\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03634\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03635\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT0\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03636\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03637\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03638\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT1\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03639\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03640\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03641\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT2\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03642\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03643\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03644\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT3\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03645\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03646\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03647\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT4\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03648\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03649\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03650\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT5\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03651\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03652\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03653\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT6\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03655\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT7\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03657\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03658\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03659\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT8\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03660\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03661\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03662\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT9\ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03663\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03664\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03665\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT10\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03666\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03667\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03668\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT11\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03669\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03670\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03671\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT12\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03672\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03673\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03674\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT13\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03675\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03676\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03677\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT14\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03678\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03679\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03680\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT15\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03681\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03682\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03683\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT16\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03684\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03685\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03686\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT17\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03687\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03689\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT19\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03690\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03691\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03692\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT20\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03693\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03694\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03695\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT21\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03696\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03697\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03698\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT22\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03699\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03700\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03701\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT29\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03702\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03703\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR1\_RT30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03704\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR1\_RT30\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR1\_RT30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03705\ }
\DoxyCodeLine{03706\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR1\ register\ \ ******************/}}
\DoxyCodeLine{03707\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03709\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT0\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03710\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03711\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03712\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT1\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03713\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03714\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03715\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT2\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03716\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03717\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03718\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT3\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03719\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03720\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03721\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT4\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03722\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03723\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03724\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT5\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03725\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03726\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03727\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT6\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03728\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03729\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03730\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT7\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03731\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03732\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03733\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT8\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03734\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03735\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03736\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT9\ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03737\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03738\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03739\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT10\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03740\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03741\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03742\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT11\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03743\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03744\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03745\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT12\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03746\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03747\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03748\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT13\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03749\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03750\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03751\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT14\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03752\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03753\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03754\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT15\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03755\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03756\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03757\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT16\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03758\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03759\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03760\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT17\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03761\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03762\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT19\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03764\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03766\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT20\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03767\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03768\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03769\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT21\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03770\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03771\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03772\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT22\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03773\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03774\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03775\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT29\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03776\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03777\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR1\_FT30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03778\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR1\_FT30\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR1\_FT30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03779\ }
\DoxyCodeLine{03780\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER1\ register\ \ *****************/}}
\DoxyCodeLine{03781\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{03782\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03783\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI0\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03784\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{03785\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03786\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI1\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03787\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{03788\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03789\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI2\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03790\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{03791\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03792\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI3\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03793\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{03794\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03795\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI4\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03796\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{03797\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03798\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI5\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03799\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{03800\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03801\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI6\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03802\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{03803\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03804\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI7\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03805\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{03806\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03807\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI8\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03808\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{03809\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03810\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI9\ \ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03811\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{03812\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03813\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI10\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{03815\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03816\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI11\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03817\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{03818\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03819\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI12\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03820\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{03821\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03822\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI13\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03823\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{03824\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03825\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI14\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03826\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{03827\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03828\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI15\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03829\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{03830\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03831\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI16\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03832\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{03833\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI17\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03834\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI17\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03835\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI19\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03837\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI19\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03838\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{03839\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI20\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI20\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{03842\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI21\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03844\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{03845\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03846\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI22\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03847\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI29\_Pos\ \ \ \ (29U)}}
\DoxyCodeLine{03848\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI29\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03849\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI29\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03850\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI30\_Pos\ \ \ \ (30U)}}
\DoxyCodeLine{03851\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI30\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER1\_SWI30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03852\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER1\_SWI30\ \ \ \ \ \ \ \ EXTI\_SWIER1\_SWI30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03853\ }
\DoxyCodeLine{03854\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR1\ register\ \ *******************/}}
\DoxyCodeLine{03855\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03856\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03857\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF0\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03858\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{03859\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03860\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF1\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03861\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03862\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03863\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF2\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03864\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{03865\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03866\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF3\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03867\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03868\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF4\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03870\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03871\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03872\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF5\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03873\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03874\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03875\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF6\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03876\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03877\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03878\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF7\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03879\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03880\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03881\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF8\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03882\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03883\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03884\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF9\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03885\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{03886\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03887\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF10\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03888\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{03889\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03890\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF11\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03891\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{03892\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03893\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF12\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03894\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{03895\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03896\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF13\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03897\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{03898\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03899\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF14\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03900\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{03901\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03902\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF15\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03903\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{03904\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03905\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF16\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03906\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF17\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{03907\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF17\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03908\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF17\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03909\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF19\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{03910\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF19\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03911\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF19\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03912\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF20\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{03913\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF20\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03914\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF20\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03915\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{03916\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03917\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF21\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03918\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{03919\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03920\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF22\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03921\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF29\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{03922\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF29\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03923\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF29\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03924\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF30\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{03925\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF30\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR1\_PIF30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03926\ \textcolor{preprocessor}{\#define\ EXTI\_PR1\_PIF30\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR1\_PIF30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03927\ }
\DoxyCodeLine{03928\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR2\ register\ \ ******************/}}
\DoxyCodeLine{03929\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03930\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03931\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM34\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03932\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03933\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM36\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03934\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM36\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM36\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03935\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03936\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM37\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03937\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM37\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM37\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03938\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03939\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03940\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM38\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03941\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03942\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03943\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM39\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03944\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03945\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03946\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM40\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03947\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03948\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR2\_IM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03949\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM41\ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03950\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03951\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM\_Msk\ \ \ \ \ \ \ \ \ (0x3F4UL\ <<\ EXTI\_IMR2\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03952\ \textcolor{preprocessor}{\#define\ EXTI\_IMR2\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03953\ }
\DoxyCodeLine{03954\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR2\ register\ \ ******************/}}
\DoxyCodeLine{03955\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM34\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{03956\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM34\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM34\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03957\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM34\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM34\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03958\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM36\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{03959\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM36\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM36\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03960\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM36\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM36\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03961\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM37\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{03962\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM37\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM37\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03963\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM37\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM37\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03964\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03965\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03966\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM38\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03967\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03968\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03969\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM39\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03970\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03971\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03972\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM40\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03973\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03974\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR2\_EM41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03975\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM41\ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03976\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{03977\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM\_Msk\ \ \ \ \ \ \ \ \ (0x3F4UL\ <<\ EXTI\_EMR2\_EM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03978\ \textcolor{preprocessor}{\#define\ EXTI\_EMR2\_EM\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR2\_EM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03979\ }
\DoxyCodeLine{03980\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR2\ register\ \ ******************/}}
\DoxyCodeLine{03981\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT38\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03982\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT38\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03983\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT38\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03984\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT39\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03985\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT39\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03986\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT39\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03987\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{03988\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03989\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT40\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03990\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{03991\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR2\_RT41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03992\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR2\_RT41\ \ \ \ \ \ \ \ \ \ EXTI\_RTSR2\_RT41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03993\ }
\DoxyCodeLine{03994\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR2\ register\ \ ******************/}}
\DoxyCodeLine{03995\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT38\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{03996\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT38\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03997\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT38\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{03998\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT39\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{03999\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT39\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04000\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT39\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04001\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04002\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04003\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT40\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04004\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04005\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\_Msk\ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR2\_FT41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04006\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR2\_FT41\ \ \ \ \ \ \ \ \ \ EXTI\_FTSR2\_FT41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04007\ }
\DoxyCodeLine{04008\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER2\ register\ \ *****************/}}
\DoxyCodeLine{04009\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI38\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{04010\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI38\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04011\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI38\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04012\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI39\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{04013\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI39\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04014\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI39\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04015\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{04016\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04017\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI40\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04018\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\_Pos\ \ \ \ (9U)}}
\DoxyCodeLine{04019\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER2\_SWI41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04020\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER2\_SWI41\ \ \ \ \ \ \ \ EXTI\_SWIER2\_SWI41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04021\ }
\DoxyCodeLine{04022\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR2\ register\ \ *******************/}}
\DoxyCodeLine{04023\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF38\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04024\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF38\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF38\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04025\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF38\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF38\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04026\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF39\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04027\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF39\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF39\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04028\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF39\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF39\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04029\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04030\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF40\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04031\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF40\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF40\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04032\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04033\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR2\_PIF41\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04034\ \textcolor{preprocessor}{\#define\ EXTI\_PR2\_PIF41\ \ \ \ \ \ \ \ \ \ \ EXTI\_PR2\_PIF41\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04035\ }
\DoxyCodeLine{04036\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04037\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04038\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Flexible\ Datarate\ Controller\ Area\ Network\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04039\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04040\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04042\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_CREL\ register\ \ *******************/}}
\DoxyCodeLine{04043\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_DAY\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04044\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_DAY\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_CREL\_DAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04045\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_DAY\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_DAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04046\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_MON\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04047\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_MON\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_CREL\_MON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04048\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_MON\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_MON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04049\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_YEAR\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04050\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_YEAR\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_YEAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04051\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_YEAR\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_YEAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04052\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_SUBSTEP\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{04053\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_SUBSTEP\_Msk\ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_SUBSTEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04054\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_SUBSTEP\ \ \ \ \ \ \ \ FDCAN\_CREL\_SUBSTEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04055\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_STEP\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04056\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_STEP\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_STEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04057\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_STEP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_STEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04058\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_REL\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04059\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_REL\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CREL\_REL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04060\ \textcolor{preprocessor}{\#define\ FDCAN\_CREL\_REL\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CREL\_REL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04061\ }
\DoxyCodeLine{04062\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ENDN\ register\ \ *******************/}}
\DoxyCodeLine{04063\ \textcolor{preprocessor}{\#define\ FDCAN\_ENDN\_ETV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04064\ \textcolor{preprocessor}{\#define\ FDCAN\_ENDN\_ETV\_Msk\ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FDCAN\_ENDN\_ETV\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04065\ \textcolor{preprocessor}{\#define\ FDCAN\_ENDN\_ETV\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ENDN\_ETV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04066\ }
\DoxyCodeLine{04067\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_DBTP\ register\ \ *******************/}}
\DoxyCodeLine{04068\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DSJW\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04069\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DSJW\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_DBTP\_DSJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04070\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DSJW\ \ \ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DSJW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04071\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG2\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{04072\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG2\_Msk\ \ \ \ \ (0xFUL\ <<\ FDCAN\_DBTP\_DTSEG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04073\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG2\ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DTSEG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04074\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{04075\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG1\_Msk\ \ \ \ \ (0x1FUL\ <<\ FDCAN\_DBTP\_DTSEG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04076\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DTSEG1\ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DTSEG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04077\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DBRP\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04078\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DBRP\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ FDCAN\_DBTP\_DBRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04079\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_DBRP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_DBRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04080\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_TDC\_Pos\ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04081\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_TDC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_DBTP\_TDC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04082\ \textcolor{preprocessor}{\#define\ FDCAN\_DBTP\_TDC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_DBTP\_TDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04083\ }
\DoxyCodeLine{04084\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TEST\ register\ \ *******************/}}
\DoxyCodeLine{04085\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_LBCK\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04086\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_LBCK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TEST\_LBCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04087\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_LBCK\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TEST\_LBCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04088\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_TX\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04089\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_TX\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TEST\_TX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04090\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TEST\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04091\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_RX\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04092\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_RX\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TEST\_RX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04093\ \textcolor{preprocessor}{\#define\ FDCAN\_TEST\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TEST\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04094\ }
\DoxyCodeLine{04095\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RWD\ register\ \ ********************/}}
\DoxyCodeLine{04096\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04097\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDC\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_RWD\_WDC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04098\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_RWD\_WDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04099\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDV\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04100\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDV\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_RWD\_WDV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04101\ \textcolor{preprocessor}{\#define\ FDCAN\_RWD\_WDV\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_RWD\_WDV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04102\ }
\DoxyCodeLine{04103\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_CCCR\ register\ \ ********************/}}
\DoxyCodeLine{04104\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_INIT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04105\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_INIT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04106\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_INIT\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04107\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CCE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04108\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CCE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_CCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04109\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CCE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_CCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04110\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_ASM\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04111\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_ASM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_ASM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04112\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_ASM\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_ASM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04113\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSA\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04114\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_CSA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04115\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSA\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_CSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04116\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSR\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04117\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_CSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04118\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_CSR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_CSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04119\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_MON\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04120\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_MON\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_MON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04121\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_MON\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_MON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04122\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_DAR\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04123\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_DAR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_DAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04124\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_DAR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_DAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04125\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TEST\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04126\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TEST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_TEST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04127\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TEST\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_TEST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04128\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_FDOE\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04129\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_FDOE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_FDOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04130\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_FDOE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_FDOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04131\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_BRSE\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04132\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_BRSE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_BRSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04133\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_BRSE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_BRSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04134\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_PXHD\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04135\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_PXHD\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_PXHD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04136\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_PXHD\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_PXHD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04137\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_EFBI\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04138\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_EFBI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_EFBI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04139\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_EFBI\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_EFBI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04140\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TXP\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04141\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TXP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_TXP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04142\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_TXP\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_TXP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04143\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_NISO\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04144\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_NISO\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_CCCR\_NISO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04145\ \textcolor{preprocessor}{\#define\ FDCAN\_CCCR\_NISO\ \ \ \ \ \ \ \ \ \ \ FDCAN\_CCCR\_NISO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04146\ }
\DoxyCodeLine{04147\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_NBTP\ register\ \ ********************/}}
\DoxyCodeLine{04148\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG2\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04149\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG2\_Msk\ \ \ \ \ (0x7FUL\ <<\ FDCAN\_NBTP\_NTSEG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04150\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG2\ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NTSEG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04151\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG1\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{04152\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG1\_Msk\ \ \ \ \ (0xFFUL\ <<\ FDCAN\_NBTP\_NTSEG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04153\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NTSEG1\ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NTSEG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04154\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NBRP\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04155\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NBRP\_Msk\ \ \ \ \ \ \ (0x1FFUL\ <<\ FDCAN\_NBTP\_NBRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04156\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NBRP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NBRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04157\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NSJW\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04158\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NSJW\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_NBTP\_NSJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04159\ \textcolor{preprocessor}{\#define\ FDCAN\_NBTP\_NSJW\ \ \ \ \ \ \ \ \ \ \ FDCAN\_NBTP\_NSJW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04160\ }
\DoxyCodeLine{04161\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TSCC\ register\ \ ********************/}}
\DoxyCodeLine{04162\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TSS\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04163\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TSS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TSCC\_TSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04164\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TSS\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TSCC\_TSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04165\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TCP\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04166\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TCP\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_TSCC\_TCP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04167\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCC\_TCP\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TSCC\_TCP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04168\ }
\DoxyCodeLine{04169\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TSCV\ register\ \ ********************/}}
\DoxyCodeLine{04170\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCV\_TSC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04171\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCV\_TSC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FDCAN\_TSCV\_TSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04172\ \textcolor{preprocessor}{\#define\ FDCAN\_TSCV\_TSC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TSCV\_TSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04173\ }
\DoxyCodeLine{04174\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TOCC\ register\ \ ********************/}}
\DoxyCodeLine{04175\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_ETOC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04176\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_ETOC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TOCC\_ETOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04177\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_ETOC\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCC\_ETOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04178\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOS\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04179\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOS\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TOCC\_TOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04180\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOS\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCC\_TOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04181\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOP\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04182\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOP\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FDCAN\_TOCC\_TOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04183\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCC\_TOP\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCC\_TOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04184\ }
\DoxyCodeLine{04185\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TOCV\ register\ \ ********************/}}
\DoxyCodeLine{04186\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCV\_TOC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04187\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCV\_TOC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FDCAN\_TOCV\_TOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04188\ \textcolor{preprocessor}{\#define\ FDCAN\_TOCV\_TOC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TOCV\_TOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04189\ }
\DoxyCodeLine{04190\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ECR\ register\ \ *********************/}}
\DoxyCodeLine{04191\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_TEC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04192\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_TEC\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_ECR\_TEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04193\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_TEC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_TEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04194\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_REC\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04195\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_REC\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_ECR\_REC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04196\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_REC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_REC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04197\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_RP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04198\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_RP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ECR\_RP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04199\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_RP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_RP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04200\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_CEL\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04201\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_CEL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FDCAN\_ECR\_CEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04202\ \textcolor{preprocessor}{\#define\ FDCAN\_ECR\_CEL\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ECR\_CEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04203\ }
\DoxyCodeLine{04204\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_PSR\ register\ \ *********************/}}
\DoxyCodeLine{04205\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_LEC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04206\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_LEC\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_PSR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04207\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_LEC\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_LEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04208\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_ACT\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04209\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_ACT\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_PSR\_ACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04210\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_ACT\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_ACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04211\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EP\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04212\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_EP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04213\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04214\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EW\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04215\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_EW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04216\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_EW\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04217\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_BO\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04218\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_BO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04219\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_BO\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04220\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_DLEC\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04221\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_DLEC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_PSR\_DLEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04222\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_DLEC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_DLEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04223\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RESI\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04224\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RESI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_RESI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04225\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RESI\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_RESI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04226\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RBRS\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04227\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RBRS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_RBRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04228\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_RBRS\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_RBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04229\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_REDL\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04230\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_REDL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_REDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04231\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_REDL\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_REDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04232\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_PXE\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04233\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_PXE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_PSR\_PXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04234\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_PXE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_PXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04235\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_TDCV\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04236\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_TDCV\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_PSR\_TDCV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04237\ \textcolor{preprocessor}{\#define\ FDCAN\_PSR\_TDCV\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_PSR\_TDCV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04238\ }
\DoxyCodeLine{04239\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TDCR\ register\ \ ********************/}}
\DoxyCodeLine{04240\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04241\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCF\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_TDCR\_TDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04242\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCF\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TDCR\_TDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04243\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCO\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04244\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCO\_Msk\ \ \ \ \ \ \ (0x7FUL\ <<\ FDCAN\_TDCR\_TDCO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04245\ \textcolor{preprocessor}{\#define\ FDCAN\_TDCR\_TDCO\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TDCR\_TDCO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04246\ }
\DoxyCodeLine{04247\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_IR\ register\ \ **********************/}}
\DoxyCodeLine{04248\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0N\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04249\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF0N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04250\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0N\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04251\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0F\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04252\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF0F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04253\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0F\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04254\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0L\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04255\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0L\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF0L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04256\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF0L\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF0L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04257\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1N\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04258\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04259\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1N\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04260\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1F\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04261\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04262\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1F\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04263\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1L\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04264\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1L\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_RF1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04265\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_RF1L\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_RF1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04266\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_HPM\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04267\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_HPM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_HPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04268\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_HPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_HPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04269\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04270\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04271\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04272\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TCF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04273\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04274\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04275\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TFE\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04276\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TFE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04277\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04278\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFN\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04279\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TEFN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04280\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFN\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TEFN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04281\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFF\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04282\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TEFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04283\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFF\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TEFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04284\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04285\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TEFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04286\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TEFL\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TEFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04287\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TSW\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04288\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TSW\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TSW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04289\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TSW\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TSW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04290\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MRAF\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04291\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MRAF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_MRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04292\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_MRAF\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_MRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04293\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TOO\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04294\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TOO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_TOO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04295\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_TOO\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_TOO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04296\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ELO\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04297\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ELO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_ELO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04298\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ELO\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_ELO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04299\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EP\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04300\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_EP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04301\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_EP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04302\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EW\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04303\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_EW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04304\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_EW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_EW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04305\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_BO\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04306\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_BO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04307\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_BO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_BO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04308\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_WDI\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04309\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_WDI\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_WDI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04310\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_WDI\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_WDI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04311\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PEA\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04312\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PEA\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_PEA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04313\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PEA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_PEA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04314\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PED\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04315\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PED\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_PED\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04316\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_PED\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_PED\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04317\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ARA\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04318\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ARA\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IR\_ARA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04319\ \textcolor{preprocessor}{\#define\ FDCAN\_IR\_ARA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IR\_ARA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04320\ }
\DoxyCodeLine{04321\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_IE\ register\ \ **********************/}}
\DoxyCodeLine{04322\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0NE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04323\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF0NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04324\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0NE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04325\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0FE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04326\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0FE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF0FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04327\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0FE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04328\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0LE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04329\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0LE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF0LE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04330\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF0LE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF0LE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04331\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1NE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04332\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04333\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1NE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04334\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1FE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04335\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1FE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04336\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1FE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04337\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1LE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04338\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1LE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_RF1LE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04339\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_RF1LE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_RF1LE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04340\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_HPME\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04341\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_HPME\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_HPME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04342\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_HPME\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_HPME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04343\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04344\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04345\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04346\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCFE\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04347\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCFE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TCFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04348\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TCFE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TCFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04349\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TFEE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04350\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TFEE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TFEE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04351\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TFEE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TFEE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04352\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFNE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04353\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFNE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TEFNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04354\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFNE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TEFNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04355\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFFE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04356\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFFE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TEFFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04357\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFFE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TEFFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04358\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFLE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04359\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFLE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TEFLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04360\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TEFLE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TEFLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04361\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TSWE\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04362\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TSWE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TSWE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04363\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TSWE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TSWE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04364\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_MRAFE\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04365\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_MRAFE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_MRAFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04366\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_MRAFE\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_MRAFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04367\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TOOE\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04368\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TOOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_TOOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04369\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_TOOE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_TOOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04370\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ELOE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04371\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ELOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_ELOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04372\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ELOE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_ELOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04373\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EPE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04374\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_EPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04375\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_EPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04376\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EWE\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04377\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EWE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_EWE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04378\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_EWE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_EWE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04379\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_BOE\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04380\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_BOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_BOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04381\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_BOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_BOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04382\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_WDIE\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{04383\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_WDIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_WDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04384\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_WDIE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_WDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04385\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEAE\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04386\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEAE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_PEAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04387\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEAE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_PEAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04388\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEDE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04389\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEDE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_PEDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04390\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_PEDE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_PEDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04391\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ARAE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04392\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ARAE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_IE\_ARAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04393\ \textcolor{preprocessor}{\#define\ FDCAN\_IE\_ARAE\ \ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_IE\_ARAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04394\ }
\DoxyCodeLine{04395\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ILS\ register\ \ **********************/}}
\DoxyCodeLine{04396\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04397\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO0\_Msk\ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_RXFIFO0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04398\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO0\ \ \ \ \ \ \ \ \ FDCAN\_ILS\_RXFIFO0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04401\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{04402\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO1\_Msk\ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_RXFIFO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04403\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_RXFIFO1\ \ \ \ \ \ \ \ \ FDCAN\_ILS\_RXFIFO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04406\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_SMSG\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04407\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_SMSG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_SMSG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04408\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_SMSG\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_SMSG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04411\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_TFERR\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04412\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_TFERR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_TFERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04413\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_TFERR\ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_TFERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04417\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_MISC\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04418\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_MISC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_MISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04419\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_MISC\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_MISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04422\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_BERR\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04423\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_BERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04424\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_BERR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04426\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_PERR\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04427\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_PERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILS\_PERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04428\ \textcolor{preprocessor}{\#define\ FDCAN\_ILS\_PERR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILS\_PERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04434\ }
\DoxyCodeLine{04435\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_ILE\ register\ \ **********************/}}
\DoxyCodeLine{04436\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04437\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILE\_EINT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04438\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT0\ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILE\_EINT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04439\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04440\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_ILE\_EINT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04441\ \textcolor{preprocessor}{\#define\ FDCAN\_ILE\_EINT1\ \ \ \ \ \ \ \ \ \ \ FDCAN\_ILE\_EINT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04442\ }
\DoxyCodeLine{04443\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXGFC\ register\ \ ********************/}}
\DoxyCodeLine{04444\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04445\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_RRFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04446\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFE\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_RRFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04447\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFS\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04448\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_RRFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04449\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_RRFS\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_RRFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04450\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFE\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04451\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFE\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXGFC\_ANFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04452\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFE\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_ANFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04453\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFS\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04454\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFS\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXGFC\_ANFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04455\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_ANFS\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_ANFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04456\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F1OM\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04457\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F1OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_F1OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04458\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F1OM\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_F1OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04459\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F0OM\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04460\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F0OM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXGFC\_F0OM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04461\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_F0OM\ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_F0OM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04462\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSS\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04463\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSS\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ FDCAN\_RXGFC\_LSS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04464\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSS\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_LSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04465\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSE\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04466\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSE\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_RXGFC\_LSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04467\ \textcolor{preprocessor}{\#define\ FDCAN\_RXGFC\_LSE\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXGFC\_LSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04468\ }
\DoxyCodeLine{04469\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_XIDAM\ register\ \ ********************/}}
\DoxyCodeLine{04470\ \textcolor{preprocessor}{\#define\ FDCAN\_XIDAM\_EIDM\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04471\ \textcolor{preprocessor}{\#define\ FDCAN\_XIDAM\_EIDM\_Msk\ \ \ \ \ \ (0x1FFFFFFFUL\ <<\ FDCAN\_XIDAM\_EIDM\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04472\ \textcolor{preprocessor}{\#define\ FDCAN\_XIDAM\_EIDM\ \ \ \ \ \ \ \ \ \ FDCAN\_XIDAM\_EIDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04473\ }
\DoxyCodeLine{04474\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_HPMS\ register\ \ *********************/}}
\DoxyCodeLine{04475\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_BIDX\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04476\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_BIDX\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_HPMS\_BIDX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04477\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_BIDX\ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_BIDX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04478\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_MSI\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04479\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_MSI\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_HPMS\_MSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04480\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_MSI\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_MSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04481\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FIDX\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04482\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FIDX\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ FDCAN\_HPMS\_FIDX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04483\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FIDX\ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_FIDX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04484\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FLST\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04485\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FLST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_HPMS\_FLST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04486\ \textcolor{preprocessor}{\#define\ FDCAN\_HPMS\_FLST\ \ \ \ \ \ \ \ \ \ \ FDCAN\_HPMS\_FLST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04487\ }
\DoxyCodeLine{04488\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF0S\ register\ \ ********************/}}
\DoxyCodeLine{04489\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0FL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04490\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0FL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_RXF0S\_F0FL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04491\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0FL\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0FL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04492\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0GI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04493\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0GI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF0S\_F0GI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04494\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0GI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0GI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04495\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0PI\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04496\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0PI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF0S\_F0PI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04497\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0PI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0PI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04498\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0F\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04499\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0F\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF0S\_F0F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04500\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_F0F\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_F0F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04501\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_RF0L\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04502\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_RF0L\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF0S\_RF0L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04503\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0S\_RF0L\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0S\_RF0L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04504\ }
\DoxyCodeLine{04505\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF0A\ register\ \ ********************/}}
\DoxyCodeLine{04506\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0A\_F0AI\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04507\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0A\_F0AI\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_RXF0A\_F0AI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04508\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF0A\_F0AI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF0A\_F0AI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04509\ }
\DoxyCodeLine{04510\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF1S\ register\ \ ********************/}}
\DoxyCodeLine{04511\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1FL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04512\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1FL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_RXF1S\_F1FL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04513\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1FL\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1FL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04514\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1GI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04515\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1GI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF1S\_F1GI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04516\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1GI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1GI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04517\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1PI\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04518\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1PI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_RXF1S\_F1PI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04519\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1PI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1PI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04520\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1F\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04521\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1F\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF1S\_F1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04522\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_F1F\ \ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_F1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04523\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_RF1L\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04524\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_RF1L\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_RXF1S\_RF1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04525\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1S\_RF1L\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1S\_RF1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04526\ }
\DoxyCodeLine{04527\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_RXF1A\ register\ \ ********************/}}
\DoxyCodeLine{04528\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1A\_F1AI\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04529\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1A\_F1AI\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_RXF1A\_F1AI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04530\ \textcolor{preprocessor}{\#define\ FDCAN\_RXF1A\_F1AI\ \ \ \ \ \ \ \ \ \ FDCAN\_RXF1A\_F1AI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04531\ }
\DoxyCodeLine{04532\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBC\ register\ \ *********************/}}
\DoxyCodeLine{04533\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBC\_TFQM\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04534\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBC\_TFQM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXBC\_TFQM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04535\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBC\_TFQM\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBC\_TFQM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04536\ }
\DoxyCodeLine{04537\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXFQS\ register\ \ *********************/}}
\DoxyCodeLine{04538\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFFL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04539\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFFL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXFQS\_TFFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04540\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFFL\ \ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04541\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFGI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04542\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFGI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXFQS\_TFGI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04543\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFGI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFGI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04544\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQPI\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{04545\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQPI\_Msk\ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXFQS\_TFQPI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04546\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQPI\ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFQPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04547\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQF\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{04548\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQF\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXFQS\_TFQF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04549\ \textcolor{preprocessor}{\#define\ FDCAN\_TXFQS\_TFQF\ \ \ \ \ \ \ \ \ \ FDCAN\_TXFQS\_TFQF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04550\ }
\DoxyCodeLine{04551\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBRP\ register\ \ *********************/}}
\DoxyCodeLine{04552\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBRP\_TRP\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04553\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBRP\_TRP\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBRP\_TRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04554\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBRP\_TRP\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBRP\_TRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04555\ }
\DoxyCodeLine{04556\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBAR\ register\ \ *********************/}}
\DoxyCodeLine{04557\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBAR\_AR\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04558\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBAR\_AR\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBAR\_AR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04559\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBAR\_AR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBAR\_AR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04560\ }
\DoxyCodeLine{04561\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBCR\ register\ \ *********************/}}
\DoxyCodeLine{04562\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCR\_CR\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04563\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCR\_CR\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBCR\_CR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04564\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCR\_CR\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBCR\_CR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04565\ }
\DoxyCodeLine{04566\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBTO\ register\ \ *********************/}}
\DoxyCodeLine{04567\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTO\_TO\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04568\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTO\_TO\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBTO\_TO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04569\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTO\_TO\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBTO\_TO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04570\ }
\DoxyCodeLine{04571\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBCF\ register\ \ *********************/}}
\DoxyCodeLine{04572\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCF\_CF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04573\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCF\_CF\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBCF\_CF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04574\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCF\_CF\ \ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXBCF\_CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04575\ }
\DoxyCodeLine{04576\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXBTIE\ register\ \ ********************/}}
\DoxyCodeLine{04577\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTIE\_TIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04578\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTIE\_TIE\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBTIE\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04579\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBTIE\_TIE\ \ \ \ \ \ \ \ \ \ FDCAN\_TXBTIE\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04580\ }
\DoxyCodeLine{04581\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_\ TXBCIE\ register\ \ *******************/}}
\DoxyCodeLine{04582\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCIE\_CFIE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04583\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCIE\_CFIE\_Msk\ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXBCIE\_CFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04584\ \textcolor{preprocessor}{\#define\ FDCAN\_TXBCIE\_CFIE\ \ \ \ \ \ \ \ \ FDCAN\_TXBCIE\_CFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04585\ }
\DoxyCodeLine{04586\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXEFS\ register\ \ *********************/}}
\DoxyCodeLine{04587\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFFL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04588\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFFL\_Msk\ \ \ \ \ \ (0x7UL\ <<\ FDCAN\_TXEFS\_EFFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04589\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFFL\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04590\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFGI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04591\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFGI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXEFS\_EFGI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04592\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFGI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFGI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04593\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFPI\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04594\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFPI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXEFS\_EFPI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04595\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFPI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFPI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04596\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFF\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04597\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXEFS\_EFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04598\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_EFF\ \ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_EFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04599\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_TEFL\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04600\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_TEFL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FDCAN\_TXEFS\_TEFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04601\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFS\_TEFL\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFS\_TEFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04602\ }
\DoxyCodeLine{04603\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_TXEFA\ register\ \ *********************/}}
\DoxyCodeLine{04604\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFA\_EFAI\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04605\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFA\_EFAI\_Msk\ \ \ \ \ \ (0x3UL\ <<\ FDCAN\_TXEFA\_EFAI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04606\ \textcolor{preprocessor}{\#define\ FDCAN\_TXEFA\_EFAI\ \ \ \ \ \ \ \ \ \ FDCAN\_TXEFA\_EFAI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04607\ }
\DoxyCodeLine{04608\ }
\DoxyCodeLine{04610\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FDCAN\_CKDIV\ register\ \ *********************/}}
\DoxyCodeLine{04611\ \textcolor{preprocessor}{\#define\ FDCAN\_CKDIV\_PDIV\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04612\ \textcolor{preprocessor}{\#define\ FDCAN\_CKDIV\_PDIV\_Msk\ \ \ \ \ \ (0xFUL\ <<\ FDCAN\_CKDIV\_PDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04613\ \textcolor{preprocessor}{\#define\ FDCAN\_CKDIV\_PDIV\ \ \ \ \ \ \ \ \ \ FDCAN\_CKDIV\_PDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04614\ }
\DoxyCodeLine{04615\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04616\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04617\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04618\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04619\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04620\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR\ register\ \ *****************/}}
\DoxyCodeLine{04621\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04622\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04623\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{04624\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_0WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{04625\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_1WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{04626\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_2WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{04627\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_3WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)}}
\DoxyCodeLine{04628\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_4WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{04629\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_5WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)}}
\DoxyCodeLine{04630\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_6WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}}
\DoxyCodeLine{04631\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_7WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000007U)}}
\DoxyCodeLine{04632\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_8WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{04633\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_9WS\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000009U)}}
\DoxyCodeLine{04634\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_10WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000AU)}}
\DoxyCodeLine{04635\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_11WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000BU)}}
\DoxyCodeLine{04636\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_12WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000CU)}}
\DoxyCodeLine{04637\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_13WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000DU)}}
\DoxyCodeLine{04638\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_14WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000EU)}}
\DoxyCodeLine{04639\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_15WS\ \ \ \ \ \ \ \ \ \ \ \ (0x0000000FU)}}
\DoxyCodeLine{04640\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04641\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTEN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04642\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{04643\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04644\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICEN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04645\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{04646\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04647\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCEN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04648\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCEN\_Msk}}
\DoxyCodeLine{04649\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{04650\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICRST\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04651\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{04652\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04653\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCRST\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04654\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCRST\_Msk}}
\DoxyCodeLine{04655\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_RUN\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04656\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_RUN\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_RUN\_PD\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04657\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_RUN\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_RUN\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04658\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_SLEEP\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04659\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_SLEEP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_SLEEP\_PD\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04660\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_SLEEP\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_SLEEP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04661\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DBG\_SWEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04662\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DBG\_SWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DBG\_SWEN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04663\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DBG\_SWEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DBG\_SWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04664\ }
\DoxyCodeLine{04665\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_SR\ register\ \ ******************/}}
\DoxyCodeLine{04666\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04667\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04668\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{04669\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04670\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPERR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04671\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{04672\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04673\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PROGERR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04674\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PROGERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PROGERR\_Msk}}
\DoxyCodeLine{04675\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04676\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPERR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04677\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{04678\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{04679\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGAERR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04680\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{04681\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04682\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_SIZERR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04683\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SIZERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_SIZERR\_Msk}}
\DoxyCodeLine{04684\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{04685\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGSERR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04686\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{04687\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04688\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_MISERR\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04689\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_MISERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_MISERR\_Msk}}
\DoxyCodeLine{04690\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04691\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_FASTERR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04692\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_FASTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_FASTERR\_Msk}}
\DoxyCodeLine{04693\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04694\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_RDERR\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04695\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_RDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_RDERR\_Msk}}
\DoxyCodeLine{04696\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04697\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_OPTVERR\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04698\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_OPTVERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_OPTVERR\_Msk}}
\DoxyCodeLine{04699\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04700\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04701\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{04702\ }
\DoxyCodeLine{04703\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_CR\ register\ \ ******************/}}
\DoxyCodeLine{04704\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04705\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04706\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{04707\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04708\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PER\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04709\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PER\_Msk}}
\DoxyCodeLine{04710\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04711\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04712\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER1\_Msk}}
\DoxyCodeLine{04713\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04714\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ FLASH\_CR\_PNB\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04715\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PNB\_Msk}}
\DoxyCodeLine{04716\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04717\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04718\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{04719\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04720\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTSTRT\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04721\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTSTRT\_Msk}}
\DoxyCodeLine{04722\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04723\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_FSTPG\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04724\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_FSTPG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_FSTPG\_Msk}}
\DoxyCodeLine{04725\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04726\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04727\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{04728\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04729\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04730\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{04731\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{04732\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_RDERRIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04733\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_RDERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_RDERRIE\_Msk}}
\DoxyCodeLine{04734\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04735\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OBL\_LAUNCH\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04736\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OBL\_LAUNCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OBL\_LAUNCH\_Msk}}
\DoxyCodeLine{04737\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04738\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_SEC\_PROT1\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04739\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SEC\_PROT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SEC\_PROT1\_Msk}}
\DoxyCodeLine{04740\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04741\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_OPTLOCK\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04742\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_OPTLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_OPTLOCK\_Msk}}
\DoxyCodeLine{04743\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04744\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04745\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{04746\ }
\DoxyCodeLine{04747\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ECCR\ register\ \ ***************/}}
\DoxyCodeLine{04748\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04749\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FFFFUL\ <<\ FLASH\_ECCR\_ADDR\_ECC\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04750\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ADDR\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ADDR\_ECC\_Msk}}
\DoxyCodeLine{04751\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{04752\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_SYSF\_ECC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04753\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_SYSF\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_SYSF\_ECC\_Msk}}
\DoxyCodeLine{04754\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04755\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04756\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCIE\_Msk}}
\DoxyCodeLine{04757\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04758\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCC\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04759\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCC\_Msk}}
\DoxyCodeLine{04760\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04761\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ECCR\_ECCD\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04762\ \textcolor{preprocessor}{\#define\ FLASH\_ECCR\_ECCD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ECCR\_ECCD\_Msk}}
\DoxyCodeLine{04763\ }
\DoxyCodeLine{04764\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_OPTR\ register\ \ ***************/}}
\DoxyCodeLine{04765\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04766\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OPTR\_RDP\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04767\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_RDP\_Msk}}
\DoxyCodeLine{04768\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04769\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04770\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{04771\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04772\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04773\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04774\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04775\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_BOR\_LEV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FLASH\_OPTR\_BOR\_LEV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04776\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{04777\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STOP\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04778\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{04779\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{04780\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_STDBY\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04781\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{04782\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{04783\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nRST\_SHDW\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04784\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nRST\_SHDW\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nRST\_SHDW\_Msk}}
\DoxyCodeLine{04785\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04786\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_SW\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04787\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_SW\_Msk}}
\DoxyCodeLine{04788\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{04789\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STOP\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04790\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{04791\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{04792\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IWDG\_STDBY\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04793\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IWDG\_STDBY\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IWDG\_STDBY\_Msk}}
\DoxyCodeLine{04794\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{04795\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_WWDG\_SW\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04796\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_WWDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_WWDG\_SW\_Msk}}
\DoxyCodeLine{04797\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{04798\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04799\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT1\_Msk}}
\DoxyCodeLine{04800\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04801\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_SRAM\_PE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04802\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_SRAM\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_SRAM\_PE\_Msk}}
\DoxyCodeLine{04803\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_CCMSRAM\_RST\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{04804\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_CCMSRAM\_RST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_CCMSRAM\_RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04805\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_CCMSRAM\_RST\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_CCMSRAM\_RST\_Msk}}
\DoxyCodeLine{04806\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{04807\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nSWBOOT0\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04808\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nSWBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nSWBOOT0\_Msk}}
\DoxyCodeLine{04809\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{04810\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_nBOOT0\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04811\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_nBOOT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_nBOOT0\_Msk}}
\DoxyCodeLine{04812\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{04813\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_OPTR\_NRST\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04814\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_NRST\_MODE\_Msk}}
\DoxyCodeLine{04815\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_NRST\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04816\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_NRST\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_OPTR\_NRST\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04817\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IRHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{04818\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IRHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTR\_IRHEN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04819\ \textcolor{preprocessor}{\#define\ FLASH\_OPTR\_IRHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTR\_IRHEN\_Msk}}
\DoxyCodeLine{04820\ }
\DoxyCodeLine{04821\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1SR\ register\ \ **********/}}
\DoxyCodeLine{04822\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{04823\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk\ \ \ \ (0x3FFFUL\ <<\ FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04824\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1SR\_PCROP1\_STRT\ \ \ \ \ \ \ \ FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk}}
\DoxyCodeLine{04825\ }
\DoxyCodeLine{04826\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_PCROP1ER\ register\ \ ***********/}}
\DoxyCodeLine{04827\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP1\_END\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04828\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP1\_END\_Msk\ \ \ \ \ (0x3FFFUL\ <<\ FLASH\_PCROP1ER\_PCROP1\_END\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04829\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP1\_END\ \ \ \ \ \ \ \ \ FLASH\_PCROP1ER\_PCROP1\_END\_Msk}}
\DoxyCodeLine{04830\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP\_RDP\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04831\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP\_RDP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FLASH\_PCROP1ER\_PCROP\_RDP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04832\ \textcolor{preprocessor}{\#define\ FLASH\_PCROP1ER\_PCROP\_RDP\ \ \ \ \ \ \ \ \ \ FLASH\_PCROP1ER\_PCROP\_RDP\_Msk}}
\DoxyCodeLine{04833\ }
\DoxyCodeLine{04834\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRP1AR\ register\ \ ***************/}}
\DoxyCodeLine{04835\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04836\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_STRT\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04837\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_STRT\ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_STRT\_Msk}}
\DoxyCodeLine{04838\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04839\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\_Msk\ \ \ \ \ \ \ \ (0x3FUL\ <<\ FLASH\_WRP1AR\_WRP1A\_END\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04840\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1AR\_WRP1A\_END\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1AR\_WRP1A\_END\_Msk}}
\DoxyCodeLine{04841\ }
\DoxyCodeLine{04842\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_WRPB1R\ register\ \ ***************/}}
\DoxyCodeLine{04843\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04844\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_STRT\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04845\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_STRT\ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_STRT\_Msk}}
\DoxyCodeLine{04846\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04847\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\_Msk\ \ \ \ \ \ \ \ (0x3FUL\ <<\ FLASH\_WRP1BR\_WRP1B\_END\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04848\ \textcolor{preprocessor}{\#define\ FLASH\_WRP1BR\_WRP1B\_END\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_WRP1BR\_WRP1B\_END\_Msk}}
\DoxyCodeLine{04849\ }
\DoxyCodeLine{04850\ }
\DoxyCodeLine{04851\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_SEC1R\ register\ \ **************/}}
\DoxyCodeLine{04852\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_SEC\_SIZE1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04853\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_SEC\_SIZE1\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FLASH\_SEC1R\_SEC\_SIZE1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04854\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_SEC\_SIZE1\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SEC1R\_SEC\_SIZE1\_Msk}}
\DoxyCodeLine{04855\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_BOOT\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04856\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_BOOT\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SEC1R\_BOOT\_LOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04857\ \textcolor{preprocessor}{\#define\ FLASH\_SEC1R\_BOOT\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SEC1R\_BOOT\_LOCK\_Msk}}
\DoxyCodeLine{04858\ }
\DoxyCodeLine{04859\ }
\DoxyCodeLine{04860\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04861\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04862\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Filter\ Mathematical\ ACcelerator\ unit\ (FMAC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04863\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04864\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04865\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FMAC\_X1BUFCFG\ register\ \ ****************/}}
\DoxyCodeLine{04866\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BASE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04867\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BASE\_Msk\ \ \ \ \ (0xFFUL\ <<\ FMAC\_X1BUFCFG\_X1\_BASE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04868\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BASE\ \ \ \ \ \ \ \ \ FMAC\_X1BUFCFG\_X1\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04869\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos\ (8U)}}
\DoxyCodeLine{04870\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk\ (0xFFUL\ <<\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04871\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\ \ \ \ \ FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04872\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_FULL\_WM\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{04873\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_FULL\_WM\_Msk\ \ \ \ \ (0x3UL\ \ <<\ FMAC\_X1BUFCFG\_FULL\_WM\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04874\ \textcolor{preprocessor}{\#define\ FMAC\_X1BUFCFG\_FULL\_WM\ \ \ \ \ \ \ \ \ FMAC\_X1BUFCFG\_FULL\_WM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04875\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FMAC\_X2BUFCFG\ register\ \ ****************/}}
\DoxyCodeLine{04876\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BASE\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{04877\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BASE\_Msk\ \ \ \ \ (0xFFUL\ <<\ FMAC\_X2BUFCFG\_X2\_BASE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04878\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BASE\ \ \ \ \ \ \ \ \ FMAC\_X2BUFCFG\_X2\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04879\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos\ (8U)}}
\DoxyCodeLine{04880\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk\ (0xFFUL\ <<\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04881\ \textcolor{preprocessor}{\#define\ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\ \ \ \ \ FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04882\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ FMAC\_YBUFCFG\ register\ \ *****************/}}
\DoxyCodeLine{04883\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BASE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04884\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BASE\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_YBUFCFG\_Y\_BASE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04885\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BASE\ \ \ \ \ \ \ \ \ \ \ FMAC\_YBUFCFG\_Y\_BASE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04886\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos\ \ \ (8U)}}
\DoxyCodeLine{04887\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk\ \ \ (0xFFUL\ <<\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04888\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\ \ \ \ \ \ \ FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04889\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_EMPTY\_WM\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{04890\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_EMPTY\_WM\_Msk\ \ \ \ \ (0x3UL\ \ <<\ FMAC\_YBUFCFG\_EMPTY\_WM\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04891\ \textcolor{preprocessor}{\#define\ FMAC\_YBUFCFG\_EMPTY\_WM\ \ \ \ \ \ \ \ \ FMAC\_YBUFCFG\_EMPTY\_WM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04892\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMAC\_PARAM\ register\ \ ******************/}}
\DoxyCodeLine{04893\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_P\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04894\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_PARAM\_P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04895\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04896\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_Q\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04897\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_Q\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_PARAM\_Q\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04898\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_Q\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_Q\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04899\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04900\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FMAC\_PARAM\_R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04901\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04902\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{04903\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04904\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_FUNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04905\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04906\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04907\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04908\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ \ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04909\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04910\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04911\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_FUNC\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FMAC\_PARAM\_FUNC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04912\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_START\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{04913\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_START\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_PARAM\_START\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04914\ \textcolor{preprocessor}{\#define\ FMAC\_PARAM\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_PARAM\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04915\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ FMAC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{04916\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04917\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_RIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04918\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_RIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04919\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_WIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04920\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_WIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_WIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04921\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_WIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_WIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04922\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_OVFLIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04923\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_OVFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_OVFLIEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04924\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_OVFLIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_OVFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04925\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_UNFLIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{04926\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_UNFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_UNFLIEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04927\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_UNFLIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_UNFLIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04928\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_SATIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04929\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_SATIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_SATIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04930\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_SATIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_SATIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04931\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04932\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_DMAREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04933\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_DMAREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04934\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAWEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04935\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_DMAWEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04936\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_DMAWEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_DMAWEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04937\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_CLIPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{04938\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_CLIPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_CLIPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04939\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_CLIPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_CLIPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04940\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RESET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{04941\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04942\ \textcolor{preprocessor}{\#define\ FMAC\_CR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04943\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FMAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{04944\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_YEMPTY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04945\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_YEMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_YEMPTY\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04946\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_YEMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_YEMPTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04947\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_X1FULL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{04948\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_X1FULL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_X1FULL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04949\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_X1FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_X1FULL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04950\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_OVFL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04951\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_OVFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_OVFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04952\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_OVFL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_OVFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04953\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_UNFL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{04954\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_UNFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_UNFL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04955\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_UNFL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_UNFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04956\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_SAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{04957\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_SAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ \ <<\ FMAC\_SR\_SAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04958\ \textcolor{preprocessor}{\#define\ FMAC\_SR\_SAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_SR\_SAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04959\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMAC\_WDATA\ register\ \ ******************/}}
\DoxyCodeLine{04960\ \textcolor{preprocessor}{\#define\ FMAC\_WDATA\_WDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04961\ \textcolor{preprocessor}{\#define\ FMAC\_WDATA\_WDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FMAC\_WDATA\_WDATA\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04962\ \textcolor{preprocessor}{\#define\ FMAC\_WDATA\_WDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_WDATA\_WDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04963\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FMACX\_RDATA\ register\ \ *****************/}}
\DoxyCodeLine{04964\ \textcolor{preprocessor}{\#define\ FMAC\_RDATA\_RDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04965\ \textcolor{preprocessor}{\#define\ FMAC\_RDATA\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ FMAC\_RDATA\_RDATA\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04966\ \textcolor{preprocessor}{\#define\ FMAC\_RDATA\_RDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMAC\_RDATA\_RDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04967\ }
\DoxyCodeLine{04968\ }
\DoxyCodeLine{04969\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04970\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04971\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ IOs\ (GPIO)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04972\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04973\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{04974\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{04975\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{04976\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04977\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{04978\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04979\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04980\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{04981\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04982\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{04983\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04984\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04985\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{04986\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04987\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{04988\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04989\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04990\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{04991\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04992\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{04993\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04994\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04995\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{04996\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04997\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{04998\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{04999\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05000\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05001\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05002\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{05003\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05004\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05005\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05006\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05007\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{05008\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05009\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05010\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05011\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05012\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{05013\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05014\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05015\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05016\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05017\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{05018\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05019\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05020\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05021\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05022\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{05023\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05024\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05025\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05026\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05027\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{05028\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05029\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05030\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05031\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05032\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{05033\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05034\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05035\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05036\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05037\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{05038\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05039\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05040\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05041\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05042\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{05043\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05044\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05045\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05046\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05047\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{05048\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05049\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05050\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05051\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05052\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{05053\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05054\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODE15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05055\ }
\DoxyCodeLine{05056\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05057\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0}}
\DoxyCodeLine{05058\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_0}}
\DoxyCodeLine{05059\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE0\_1}}
\DoxyCodeLine{05060\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1}}
\DoxyCodeLine{05061\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_0}}
\DoxyCodeLine{05062\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE1\_1}}
\DoxyCodeLine{05063\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2}}
\DoxyCodeLine{05064\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_0}}
\DoxyCodeLine{05065\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE2\_1}}
\DoxyCodeLine{05066\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3}}
\DoxyCodeLine{05067\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_0}}
\DoxyCodeLine{05068\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE3\_1}}
\DoxyCodeLine{05069\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4}}
\DoxyCodeLine{05070\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_0}}
\DoxyCodeLine{05071\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE4\_1}}
\DoxyCodeLine{05072\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5}}
\DoxyCodeLine{05073\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_0}}
\DoxyCodeLine{05074\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE5\_1}}
\DoxyCodeLine{05075\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6}}
\DoxyCodeLine{05076\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_0}}
\DoxyCodeLine{05077\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE6\_1}}
\DoxyCodeLine{05078\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7}}
\DoxyCodeLine{05079\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_0}}
\DoxyCodeLine{05080\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE7\_1}}
\DoxyCodeLine{05081\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8}}
\DoxyCodeLine{05082\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_0}}
\DoxyCodeLine{05083\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE8\_1}}
\DoxyCodeLine{05084\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9}}
\DoxyCodeLine{05085\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_0}}
\DoxyCodeLine{05086\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE9\_1}}
\DoxyCodeLine{05087\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10}}
\DoxyCodeLine{05088\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_0}}
\DoxyCodeLine{05089\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE10\_1}}
\DoxyCodeLine{05090\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11}}
\DoxyCodeLine{05091\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_0}}
\DoxyCodeLine{05092\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE11\_1}}
\DoxyCodeLine{05093\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12}}
\DoxyCodeLine{05094\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_0}}
\DoxyCodeLine{05095\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE12\_1}}
\DoxyCodeLine{05096\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13}}
\DoxyCodeLine{05097\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_0}}
\DoxyCodeLine{05098\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE13\_1}}
\DoxyCodeLine{05099\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14}}
\DoxyCodeLine{05100\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_0}}
\DoxyCodeLine{05101\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE14\_1}}
\DoxyCodeLine{05102\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15}}
\DoxyCodeLine{05103\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_0}}
\DoxyCodeLine{05104\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODE15\_1}}
\DoxyCodeLine{05105\ }
\DoxyCodeLine{05106\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OTYPER\ register\ \ ****************/}}
\DoxyCodeLine{05107\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05108\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT0\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05109\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{05110\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05111\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT1\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05112\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{05113\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05114\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT2\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05115\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{05116\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05117\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT3\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05118\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{05119\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05120\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT4\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05121\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{05122\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05123\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT5\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05124\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{05125\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05126\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT6\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05127\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{05128\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05129\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT7\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05130\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{05131\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05132\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT8\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05133\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{05134\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05135\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT9\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05136\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{05137\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05138\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT10\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05139\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{05140\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05141\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT11\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05142\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{05143\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05144\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT12\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05145\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{05146\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05147\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT13\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05148\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{05149\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05150\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT14\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05151\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{05152\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05153\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT15\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05154\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{05155\ }
\DoxyCodeLine{05156\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05157\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{05158\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{05159\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{05160\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{05161\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{05162\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{05163\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{05164\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{05165\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{05166\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{05167\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{05168\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{05169\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{05170\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{05171\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{05172\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{05173\ }
\DoxyCodeLine{05174\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ***************/}}
\DoxyCodeLine{05175\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05176\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05177\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{05178\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05179\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05180\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05181\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05182\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{05183\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05184\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05185\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05186\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05187\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{05188\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05189\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05190\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05191\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05192\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{05193\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05194\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05195\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05196\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05197\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{05198\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05199\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05200\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05201\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05202\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{05203\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05204\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05205\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05206\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05207\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{05208\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05209\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05210\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05211\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05212\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{05213\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05214\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05215\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05216\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05217\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{05218\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05219\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05220\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05221\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05222\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{05223\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05224\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05225\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05226\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05227\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{05228\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05229\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05230\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05231\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05232\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{05233\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05234\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05235\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05236\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05237\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{05238\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05239\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05240\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05241\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05242\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{05243\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05244\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05245\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05246\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05247\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{05248\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05249\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05250\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05251\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Msk\ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05252\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{05253\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05254\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05255\ }
\DoxyCodeLine{05256\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05257\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{05258\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{05259\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{05260\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{05261\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{05262\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{05263\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{05264\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{05265\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{05266\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{05267\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{05268\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{05269\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{05270\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{05271\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{05272\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{05273\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{05274\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{05275\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{05276\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{05277\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{05278\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{05279\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{05280\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{05281\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{05282\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{05283\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{05284\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{05285\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{05286\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{05287\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{05288\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{05289\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{05290\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{05291\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{05292\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{05293\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{05294\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{05295\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{05296\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{05297\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{05298\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{05299\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{05300\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{05301\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{05302\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{05303\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{05304\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{05305\ }
\DoxyCodeLine{05306\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_PUPDR\ register\ \ *****************/}}
\DoxyCodeLine{05307\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05308\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05309\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{05310\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05311\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05312\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05313\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05314\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{05315\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05316\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05317\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05318\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05319\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{05320\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05321\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05322\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05323\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05324\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{05325\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05326\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05327\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05328\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05329\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{05330\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05331\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05332\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05333\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05334\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{05335\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05336\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05337\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05338\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05339\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{05340\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05341\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05342\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05343\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05344\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{05345\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05346\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05347\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05348\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05349\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{05350\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05351\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05352\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05353\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05354\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{05355\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05356\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05357\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05358\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05359\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{05360\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05361\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05362\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05363\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05364\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{05365\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05366\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05367\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05368\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05369\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{05370\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05371\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05372\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05373\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05374\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{05375\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05376\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05377\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05378\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05379\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{05380\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05381\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05382\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05383\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05384\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{05385\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05386\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05387\ }
\DoxyCodeLine{05388\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05389\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{05390\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{05391\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{05392\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{05393\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{05394\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{05395\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{05396\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{05397\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{05398\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{05399\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{05400\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{05401\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{05402\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{05403\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{05404\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{05405\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{05406\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{05407\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{05408\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{05409\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{05410\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{05411\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{05412\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{05413\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{05414\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{05415\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{05416\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{05417\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{05418\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{05419\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{05420\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{05421\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{05422\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{05423\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{05424\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{05425\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{05426\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{05427\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{05428\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{05429\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{05430\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{05431\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{05432\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{05433\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{05434\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{05435\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{05436\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{05437\ }
\DoxyCodeLine{05438\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{05439\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05440\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05441\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{05442\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05443\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05444\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{05445\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05446\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05447\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{05448\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05449\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05450\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{05451\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05452\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05453\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{05454\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05455\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05456\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{05457\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05458\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05459\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{05460\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05461\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05462\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{05463\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05464\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05465\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{05466\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05467\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05468\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{05469\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05470\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05471\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{05472\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05473\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05474\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{05475\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05476\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05477\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{05478\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05479\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05480\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{05481\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05482\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05483\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{05484\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05485\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05486\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{05487\ }
\DoxyCodeLine{05488\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05489\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0}}
\DoxyCodeLine{05490\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1}}
\DoxyCodeLine{05491\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2}}
\DoxyCodeLine{05492\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3}}
\DoxyCodeLine{05493\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4}}
\DoxyCodeLine{05494\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5}}
\DoxyCodeLine{05495\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6}}
\DoxyCodeLine{05496\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7}}
\DoxyCodeLine{05497\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8}}
\DoxyCodeLine{05498\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9}}
\DoxyCodeLine{05499\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10}}
\DoxyCodeLine{05500\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11}}
\DoxyCodeLine{05501\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12}}
\DoxyCodeLine{05502\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13}}
\DoxyCodeLine{05503\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14}}
\DoxyCodeLine{05504\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15}}
\DoxyCodeLine{05505\ }
\DoxyCodeLine{05506\ \textcolor{comment}{/*\ Old\ GPIO\_IDR\ register\ bits\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{05507\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0}}
\DoxyCodeLine{05508\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1}}
\DoxyCodeLine{05509\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2}}
\DoxyCodeLine{05510\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3}}
\DoxyCodeLine{05511\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4}}
\DoxyCodeLine{05512\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5}}
\DoxyCodeLine{05513\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6}}
\DoxyCodeLine{05514\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7}}
\DoxyCodeLine{05515\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8}}
\DoxyCodeLine{05516\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9}}
\DoxyCodeLine{05517\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10}}
\DoxyCodeLine{05518\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11}}
\DoxyCodeLine{05519\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12}}
\DoxyCodeLine{05520\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13}}
\DoxyCodeLine{05521\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14}}
\DoxyCodeLine{05522\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15}}
\DoxyCodeLine{05523\ }
\DoxyCodeLine{05524\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_ODR\ register\ \ *******************/}}
\DoxyCodeLine{05525\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05526\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05527\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{05528\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05529\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05530\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{05531\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05532\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05533\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{05534\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05535\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05536\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{05537\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05538\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05539\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{05540\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05541\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05542\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{05543\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05544\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05545\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{05546\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05547\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05548\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{05549\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05550\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05551\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{05552\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05553\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05554\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{05555\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05556\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05557\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{05558\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05559\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05560\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{05561\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05562\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05563\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{05564\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05565\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05566\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{05567\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05568\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05569\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{05570\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05571\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05572\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{05573\ }
\DoxyCodeLine{05574\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05575\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0}}
\DoxyCodeLine{05576\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1}}
\DoxyCodeLine{05577\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2}}
\DoxyCodeLine{05578\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3}}
\DoxyCodeLine{05579\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4}}
\DoxyCodeLine{05580\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5}}
\DoxyCodeLine{05581\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6}}
\DoxyCodeLine{05582\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7}}
\DoxyCodeLine{05583\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8}}
\DoxyCodeLine{05584\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9}}
\DoxyCodeLine{05585\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10}}
\DoxyCodeLine{05586\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11}}
\DoxyCodeLine{05587\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12}}
\DoxyCodeLine{05588\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13}}
\DoxyCodeLine{05589\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14}}
\DoxyCodeLine{05590\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15}}
\DoxyCodeLine{05591\ }
\DoxyCodeLine{05592\ \textcolor{comment}{/*\ Old\ GPIO\_ODR\ register\ bits\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{05593\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0}}
\DoxyCodeLine{05594\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1}}
\DoxyCodeLine{05595\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2}}
\DoxyCodeLine{05596\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3}}
\DoxyCodeLine{05597\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4}}
\DoxyCodeLine{05598\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5}}
\DoxyCodeLine{05599\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6}}
\DoxyCodeLine{05600\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7}}
\DoxyCodeLine{05601\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8}}
\DoxyCodeLine{05602\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9}}
\DoxyCodeLine{05603\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10}}
\DoxyCodeLine{05604\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11}}
\DoxyCodeLine{05605\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12}}
\DoxyCodeLine{05606\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13}}
\DoxyCodeLine{05607\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14}}
\DoxyCodeLine{05608\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15}}
\DoxyCodeLine{05609\ }
\DoxyCodeLine{05610\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BSRR\ register\ \ ******************/}}
\DoxyCodeLine{05611\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05612\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05613\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{05614\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05615\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05616\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{05617\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05618\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05619\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{05620\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05621\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05622\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{05623\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05624\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05625\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{05626\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05627\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05628\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{05629\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05630\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05631\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{05632\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05633\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05634\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{05635\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05636\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05637\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{05638\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05639\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05640\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{05641\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05642\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05643\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{05644\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05645\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05646\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{05647\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05648\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05649\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{05650\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05651\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05652\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{05653\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05654\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05655\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{05656\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05657\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05658\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{05659\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05660\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05661\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{05662\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{05663\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05664\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{05665\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{05666\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05667\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{05668\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{05669\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05670\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{05671\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05672\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05673\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{05674\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{05675\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05676\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{05677\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{05678\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05679\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{05680\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{05681\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05682\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{05683\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05684\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05685\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{05686\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{05687\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05688\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{05689\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{05690\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05691\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{05692\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{05693\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05694\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{05695\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05696\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05697\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{05698\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{05699\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05700\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{05701\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{05702\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05703\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{05704\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{05705\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05706\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{05707\ }
\DoxyCodeLine{05708\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05709\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0}}
\DoxyCodeLine{05710\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1}}
\DoxyCodeLine{05711\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2}}
\DoxyCodeLine{05712\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3}}
\DoxyCodeLine{05713\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4}}
\DoxyCodeLine{05714\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5}}
\DoxyCodeLine{05715\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6}}
\DoxyCodeLine{05716\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7}}
\DoxyCodeLine{05717\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8}}
\DoxyCodeLine{05718\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9}}
\DoxyCodeLine{05719\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10}}
\DoxyCodeLine{05720\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11}}
\DoxyCodeLine{05721\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12}}
\DoxyCodeLine{05722\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13}}
\DoxyCodeLine{05723\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14}}
\DoxyCodeLine{05724\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15}}
\DoxyCodeLine{05725\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0}}
\DoxyCodeLine{05726\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1}}
\DoxyCodeLine{05727\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2}}
\DoxyCodeLine{05728\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3}}
\DoxyCodeLine{05729\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4}}
\DoxyCodeLine{05730\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5}}
\DoxyCodeLine{05731\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6}}
\DoxyCodeLine{05732\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7}}
\DoxyCodeLine{05733\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8}}
\DoxyCodeLine{05734\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9}}
\DoxyCodeLine{05735\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10}}
\DoxyCodeLine{05736\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11}}
\DoxyCodeLine{05737\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12}}
\DoxyCodeLine{05738\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13}}
\DoxyCodeLine{05739\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14}}
\DoxyCodeLine{05740\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15}}
\DoxyCodeLine{05741\ }
\DoxyCodeLine{05742\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ *********************/}}
\DoxyCodeLine{05743\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05744\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05745\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{05746\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05747\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05748\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{05749\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05750\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05751\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{05752\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05753\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05754\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{05755\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05756\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05757\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{05758\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05759\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05760\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{05761\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05762\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05763\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{05764\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05765\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05766\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{05767\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05768\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05769\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{05770\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05771\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05772\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{05773\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05774\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05775\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{05776\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05777\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05778\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{05779\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05780\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05781\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{05782\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05783\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05784\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{05785\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05786\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05787\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{05788\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05789\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05790\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{05791\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05792\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05793\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{05794\ }
\DoxyCodeLine{05795\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ *********************/}}
\DoxyCodeLine{05796\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05797\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05798\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{05799\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05800\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05801\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05802\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05803\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05804\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05805\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{05806\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05807\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05808\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05809\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05810\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05811\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05812\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{05813\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05814\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05815\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05816\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05817\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05818\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05819\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{05820\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05821\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05822\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05823\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05824\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05825\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05826\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{05827\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05828\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05829\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05830\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05831\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05832\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05833\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{05834\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05835\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05836\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05837\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05838\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05839\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05840\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{05841\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05842\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05843\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05844\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05845\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05846\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05847\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{05848\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05849\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05850\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05851\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05852\ }
\DoxyCodeLine{05853\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05854\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{05855\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{05856\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{05857\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{05858\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{05859\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{05860\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{05861\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{05862\ }
\DoxyCodeLine{05863\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ *********************/}}
\DoxyCodeLine{05864\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05865\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05866\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{05867\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05868\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05869\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05870\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05871\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05872\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05873\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{05874\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05875\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05876\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05877\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05878\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05879\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05880\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{05881\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05882\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05883\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05884\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05885\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05886\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05887\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{05888\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05889\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05890\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05891\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05892\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{05893\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05894\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{05895\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05896\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05897\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05898\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05899\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{05900\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05901\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{05902\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05903\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05904\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05905\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05906\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{05907\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05908\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{05909\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05910\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05911\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05912\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05913\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{05914\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05915\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{05916\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05917\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05918\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05919\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05920\ }
\DoxyCodeLine{05921\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05922\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{05923\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{05924\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{05925\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{05926\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{05927\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{05928\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{05929\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{05930\ }
\DoxyCodeLine{05931\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BRR\ register\ \ ******************/}}
\DoxyCodeLine{05932\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{05933\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05934\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR0\_Msk}}
\DoxyCodeLine{05935\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{05936\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05937\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR1\_Msk}}
\DoxyCodeLine{05938\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{05939\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05940\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR2\_Msk}}
\DoxyCodeLine{05941\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{05942\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05943\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR3\_Msk}}
\DoxyCodeLine{05944\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{05945\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05946\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR4\_Msk}}
\DoxyCodeLine{05947\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{05948\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05949\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR5\_Msk}}
\DoxyCodeLine{05950\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{05951\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05952\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR6\_Msk}}
\DoxyCodeLine{05953\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{05954\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05955\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR7\_Msk}}
\DoxyCodeLine{05956\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{05957\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05958\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR8\_Msk}}
\DoxyCodeLine{05959\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{05960\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05961\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR9\_Msk}}
\DoxyCodeLine{05962\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{05963\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05964\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR10\_Msk}}
\DoxyCodeLine{05965\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{05966\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05967\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR11\_Msk}}
\DoxyCodeLine{05968\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{05969\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05970\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR12\_Msk}}
\DoxyCodeLine{05971\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{05972\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05973\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR13\_Msk}}
\DoxyCodeLine{05974\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{05975\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05976\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR14\_Msk}}
\DoxyCodeLine{05977\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{05978\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{05979\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR15\_Msk}}
\DoxyCodeLine{05980\ }
\DoxyCodeLine{05981\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{05982\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR0}}
\DoxyCodeLine{05983\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR1}}
\DoxyCodeLine{05984\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR2}}
\DoxyCodeLine{05985\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR3}}
\DoxyCodeLine{05986\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR4}}
\DoxyCodeLine{05987\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR5}}
\DoxyCodeLine{05988\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR6}}
\DoxyCodeLine{05989\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR7}}
\DoxyCodeLine{05990\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR8}}
\DoxyCodeLine{05991\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR9}}
\DoxyCodeLine{05992\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR10}}
\DoxyCodeLine{05993\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR11}}
\DoxyCodeLine{05994\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR12}}
\DoxyCodeLine{05995\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR13}}
\DoxyCodeLine{05996\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR14}}
\DoxyCodeLine{05997\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BRR\_BR15}}
\DoxyCodeLine{05998\ }
\DoxyCodeLine{05999\ }
\DoxyCodeLine{06000\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06001\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06002\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ (I2C)\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06003\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06004\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06005\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{06006\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06007\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06008\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06009\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06010\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06011\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06012\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06013\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06014\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06015\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06016\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ADDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06017\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ADDRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ADDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06018\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06019\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NACKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06020\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NACKIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NACKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06021\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06022\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06023\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06024\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06025\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06026\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06027\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06028\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06029\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06030\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06031\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_CR1\_DNF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06032\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_DNF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_DNF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06033\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06034\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ANFOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06035\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ANFOFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ANFOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06036\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06037\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SWRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06038\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06039\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06040\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06041\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06042\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06043\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06044\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06045\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06046\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SBC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06047\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06048\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06049\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06050\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06051\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{06052\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_WUPEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06053\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06054\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{06055\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_GCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06056\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_GCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_GCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06057\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06058\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06059\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06060\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{06061\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06062\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06063\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{06064\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06065\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06066\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{06067\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PECEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06068\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PECEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PECEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06069\ }
\DoxyCodeLine{06070\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{06071\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06072\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_CR2\_SADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06073\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_SADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_SADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06074\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06075\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RD\_WRN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06076\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RD\_WRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RD\_WRN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06077\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06078\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06079\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06080\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06081\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_HEAD10R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06082\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_HEAD10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_HEAD10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06083\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06084\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06085\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_START\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06086\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06087\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06088\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06089\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06090\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06091\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06092\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06093\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_CR2\_NBYTES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06094\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_NBYTES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_NBYTES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06095\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{06096\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_RELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06097\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_RELOAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_RELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06098\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{06099\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_AUTOEND\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06100\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_AUTOEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_AUTOEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06101\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{06102\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_PECBYTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06103\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_PECBYTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_PECBYTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06104\ }
\DoxyCodeLine{06105\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ ******************/}}
\DoxyCodeLine{06106\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06107\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ I2C\_OAR1\_OA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06108\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06109\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06110\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06111\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06112\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06113\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_OA1EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06114\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_OA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_OA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06115\ }
\DoxyCodeLine{06116\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ ******************/}}
\DoxyCodeLine{06117\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06118\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_OA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06119\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06120\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06121\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06122\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06123\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2NOMASK\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06124\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06125\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK01\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06126\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK01\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK01\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06127\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06128\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK02\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06129\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK02\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK02\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06130\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06131\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK03\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06132\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK03\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK03\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06133\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06134\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2MASK04\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06135\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK04\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK04\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06136\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06137\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ (0x5UL\ <<\ I2C\_OAR2\_OA2MASK05\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06138\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK05\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK05\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06139\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06140\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ I2C\_OAR2\_OA2MASK06\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06141\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK06\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK06\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06142\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06143\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ I2C\_OAR2\_OA2MASK07\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06144\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2MASK07\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2MASK07\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06145\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06146\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_OA2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06147\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_OA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_OA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06148\ }
\DoxyCodeLine{06149\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_TIMINGR\ register\ *******************/}}
\DoxyCodeLine{06150\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06151\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06152\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLL\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06153\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06154\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TIMINGR\_SCLH\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06155\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLH\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06156\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06157\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SDADEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06158\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SDADEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SDADEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06159\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{06160\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_SCLDEL\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06161\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_SCLDEL\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_SCLDEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06162\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{06163\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ I2C\_TIMINGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06164\ \textcolor{preprocessor}{\#define\ I2C\_TIMINGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ I2C\_TIMINGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06165\ }
\DoxyCodeLine{06166\ \textcolor{comment}{/*******************\ Bit\ definition\ for\ I2C\_TIMEOUTR\ register\ *******************/}}
\DoxyCodeLine{06167\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{06168\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTA\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06169\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTA\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06170\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06171\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIDLE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06172\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIDLE\ \ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06173\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{06174\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TIMOUTEN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06175\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMOUTEN\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06176\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{06177\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ (0xFFFUL\ <<\ I2C\_TIMEOUTR\_TIMEOUTB\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06178\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TIMEOUTB\ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TIMEOUTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06179\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06180\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_TIMEOUTR\_TEXTEN\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06181\ \textcolor{preprocessor}{\#define\ I2C\_TIMEOUTR\_TEXTEN\ \ \ \ \ \ \ \ \ \ I2C\_TIMEOUTR\_TEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06182\ }
\DoxyCodeLine{06183\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ISR\ register\ \ *********************/}}
\DoxyCodeLine{06184\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06185\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06186\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06187\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06188\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06189\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06190\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06191\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06192\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06193\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06194\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06195\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06196\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06197\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_NACKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06198\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_NACKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_NACKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06199\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06200\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06201\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06202\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06203\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06204\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06205\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06206\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06207\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06208\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06209\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06210\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06211\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06212\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06213\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06214\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06215\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06216\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06217\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06218\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06219\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06220\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06221\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06222\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06223\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06224\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06225\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06226\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06227\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06228\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06229\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{06230\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ISR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06231\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06232\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{06233\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_ISR\_ADDCODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06234\ \textcolor{preprocessor}{\#define\ I2C\_ISR\_ADDCODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ISR\_ADDCODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06235\ }
\DoxyCodeLine{06236\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_ICR\ register\ \ *********************/}}
\DoxyCodeLine{06237\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06238\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ADDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06239\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ADDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ADDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06240\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06241\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_NACKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06242\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_NACKCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_NACKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06243\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06244\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_STOPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06245\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_STOPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_STOPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06246\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06247\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_BERRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06248\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_BERRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_BERRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06249\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06250\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ARLOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06251\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ARLOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ARLOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06252\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06253\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_OVRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06254\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_OVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_OVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06255\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06256\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_PECCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06257\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_PECCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_PECCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06258\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06259\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_TIMOUTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06260\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_TIMOUTCF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_TIMOUTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06261\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06262\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_ICR\_ALERTCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06263\ \textcolor{preprocessor}{\#define\ I2C\_ICR\_ALERTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_ICR\_ALERTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06264\ }
\DoxyCodeLine{06265\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_PECR\ register\ \ *********************/}}
\DoxyCodeLine{06266\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06267\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_PECR\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06268\ \textcolor{preprocessor}{\#define\ I2C\_PECR\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_PECR\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06269\ }
\DoxyCodeLine{06270\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_RXDR\ register\ \ *********************/}}
\DoxyCodeLine{06271\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06272\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_RXDR\_RXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06273\ \textcolor{preprocessor}{\#define\ I2C\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06274\ }
\DoxyCodeLine{06275\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TXDR\ register\ \ *********************/}}
\DoxyCodeLine{06276\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06277\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_TXDR\_TXDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06278\ \textcolor{preprocessor}{\#define\ I2C\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06279\ }
\DoxyCodeLine{06280\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06281\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06282\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06283\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06284\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06285\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{06286\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06287\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06288\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06289\ }
\DoxyCodeLine{06290\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ ********************/}}
\DoxyCodeLine{06291\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06292\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06293\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06294\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06295\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06296\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06297\ }
\DoxyCodeLine{06298\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ *******************/}}
\DoxyCodeLine{06299\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06300\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06301\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06302\ }
\DoxyCodeLine{06303\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{06304\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06305\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06306\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06307\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06308\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06309\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06310\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06311\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_WVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06312\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_WVU\ \ \ \ \ \ \ \ \ \ IWDG\_SR\_WVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06313\ }
\DoxyCodeLine{06314\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{06315\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{06316\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\_Msk\ \ \ \ (0xFFFUL\ <<\ IWDG\_WINR\_WIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06317\ \textcolor{preprocessor}{\#define\ IWDG\_WINR\_WIN\ \ \ \ \ \ \ \ IWDG\_WINR\_WIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06318\ }
\DoxyCodeLine{06319\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06320\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06321\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Operational\ Amplifier\ (OPAMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06322\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06323\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06324\ \textcolor{comment}{/*********************\ \ Bit\ definition\ for\ OPAMPx\_CSR\ register\ \ ***************/}}
\DoxyCodeLine{06325\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPxEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06326\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPxEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_OPAMPxEN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06327\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPxEN\ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAMPxEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06328\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_FORCEVP\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06329\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_FORCEVP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_FORCEVP\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06330\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_FORCEVP\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_FORCEVP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06331\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06332\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_CSR\_VPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06333\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_VPSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06334\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_VPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06335\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VPSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_VPSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06336\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_USERTRIM\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06337\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_USERTRIM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_USERTRIM\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06338\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_USERTRIM\ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_USERTRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06339\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06340\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_CSR\_VMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06341\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_VMSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06342\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_VMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06343\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_VMSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_VMSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06344\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_HIGHSPEEDEN\_Pos\ \ \ \ (7U)}}
\DoxyCodeLine{06345\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_HIGHSPEEDEN\_Msk\ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_HIGHSPEEDEN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06346\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_HIGHSPEEDEN\ \ \ \ \ \ \ \ OPAMP\_CSR\_HIGHSPEEDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06347\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPINTEN\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{06348\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPINTEN\_Msk\ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_OPAMPINTEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06349\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OPAMPINTEN\ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OPAMPINTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06350\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALON\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06351\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALON\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_CALON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06352\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALON\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_CALON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06353\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06354\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_CSR\_CALSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06355\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_CALSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06356\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_CALSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06357\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_CALSEL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_CALSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06358\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06359\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06360\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_PGGAIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06361\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06362\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06363\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06364\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06365\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_PGGAIN\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ OPAMP\_CSR\_PGGAIN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06366\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETP\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{06367\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETP\_Msk\ \ \ \ (0x1FUL\ <<\ OPAMP\_CSR\_TRIMOFFSETP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06368\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETP\ \ \ \ \ \ \ \ OPAMP\_CSR\_TRIMOFFSETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06369\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETN\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{06370\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETN\_Msk\ \ \ \ (0x1FUL\ <<\ OPAMP\_CSR\_TRIMOFFSETN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06371\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_TRIMOFFSETN\ \ \ \ \ \ \ \ OPAMP\_CSR\_TRIMOFFSETN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06372\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OUTCAL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{06373\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OUTCAL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_OUTCAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06374\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_OUTCAL\ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_OUTCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06375\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06376\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_CSR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06377\ \textcolor{preprocessor}{\#define\ OPAMP\_CSR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_CSR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06378\ }
\DoxyCodeLine{06379\ \textcolor{comment}{/*********************\ \ Bit\ definition\ for\ OPAMPx\_TCMR\ register\ \ ***************/}}
\DoxyCodeLine{06380\ }
\DoxyCodeLine{06381\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VMSSEL\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06382\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VMSSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_VMSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06383\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VMSSEL\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_VMSSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06384\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06385\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ OPAMP\_TCMR\_VPSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06386\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_VPSSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06387\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_VPSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06388\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_VPSSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ OPAMP\_TCMR\_VPSSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06389\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T1CMEN\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06390\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T1CMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_T1CMEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06391\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T1CMEN\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_T1CMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06392\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T8CMEN\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06393\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T8CMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_T8CMEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06394\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T8CMEN\ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_T8CMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06395\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T20CMEN\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06396\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T20CMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_T20CMEN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06397\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_T20CMEN\ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_T20CMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06398\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{06399\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ OPAMP\_TCMR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06400\ \textcolor{preprocessor}{\#define\ OPAMP\_TCMR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ OPAMP\_TCMR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06401\ }
\DoxyCodeLine{06402\ }
\DoxyCodeLine{06403\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06404\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06405\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06406\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06407\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{06408\ }
\DoxyCodeLine{06409\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{06410\ }
\DoxyCodeLine{06411\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06412\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06413\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06414\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06415\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06416\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06417\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06418\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_VOS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR1\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06419\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06420\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06421\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06422\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06423\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR1\_LPMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06424\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06425\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP0\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06426\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP1\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06427\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPMS\_STOP1\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06428\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STOP1\ \ \ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_STOP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06429\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STANDBY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{06430\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STANDBY\_Msk\ \ \ \ \ (0x3UL\ <<\ PWR\_CR1\_LPMS\_STANDBY\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06431\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_STANDBY\ \ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06432\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_SHUTDOWN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{06433\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_SHUTDOWN\_Msk\ \ \ \ (0x1UL\ <<\ PWR\_CR1\_LPMS\_SHUTDOWN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06434\ \textcolor{preprocessor}{\#define\ PWR\_CR1\_LPMS\_SHUTDOWN\ \ \ \ \ \ \ \ PWR\_CR1\_LPMS\_SHUTDOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06435\ }
\DoxyCodeLine{06436\ }
\DoxyCodeLine{06437\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{06438\ }
\DoxyCodeLine{06440\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06441\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ PWR\_CR2\_PVME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06442\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06443\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06444\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06445\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06446\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06447\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06448\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06449\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06450\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06451\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06452\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06453\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVME1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06454\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVME1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVME1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06455\ }
\DoxyCodeLine{06457\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06458\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR2\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06459\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06460\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06461\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06462\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_LEV1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06463\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV1\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06464\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06465\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_LEV2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06466\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV2\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06467\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV3\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06468\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV3\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR2\_PLS\_LEV3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06469\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV3\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06470\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV4\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06471\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PLS\_LEV4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06472\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV4\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06473\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV5\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06474\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV5\_Msk\ \ \ \ \ \ \ \ \ (0x5UL\ <<\ PWR\_CR2\_PLS\_LEV5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06475\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV5\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06476\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV6\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06477\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV6\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ PWR\_CR2\_PLS\_LEV6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06478\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV6\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06479\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV7\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06480\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV7\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR2\_PLS\_LEV7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06481\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PLS\_LEV7\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PLS\_LEV7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06482\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06483\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR2\_PVDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06484\ \textcolor{preprocessor}{\#define\ PWR\_CR2\_PVDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR2\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06485\ }
\DoxyCodeLine{06486\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR3\ register\ \ ********************/}}
\DoxyCodeLine{06487\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06488\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EIWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06489\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EIWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EIWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06490\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_DBDIS\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06491\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_DBDIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_UCPD\_DBDIS\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06492\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_DBDIS\ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_UCPD\_DBDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06493\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_STDBY\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06494\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_STDBY\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_UCPD\_STDBY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06495\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_UCPD\_STDBY\ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_UCPD\_STDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06496\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06497\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_APC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06498\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_APC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_APC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06499\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06500\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_RRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06501\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_RRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_RRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06502\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06503\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06504\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06505\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06506\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06507\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06508\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06509\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06510\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06511\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06512\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06513\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06514\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06515\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR3\_EWUP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06516\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06517\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06518\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_CR3\_EWUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06519\ \textcolor{preprocessor}{\#define\ PWR\_CR3\_EWUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR3\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06520\ }
\DoxyCodeLine{06521\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR4\ register\ \ ********************/}}
\DoxyCodeLine{06522\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06523\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06524\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06525\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06526\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_VBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06527\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_VBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_VBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06528\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06529\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06530\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06531\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06532\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06533\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06534\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06535\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06536\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06537\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06538\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06539\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06540\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06541\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR4\_WP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06542\ \textcolor{preprocessor}{\#define\ PWR\_CR4\_WP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR4\_WP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06543\ }
\DoxyCodeLine{06544\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR1\ register\ \ ********************/}}
\DoxyCodeLine{06545\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06546\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUFI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06547\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUFI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06548\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06549\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_SBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06550\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_SBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06551\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06552\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_SR1\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06553\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06554\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06555\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06556\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06557\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06558\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06559\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06560\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06561\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06562\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06563\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06564\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06565\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06566\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06567\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR1\_WUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06568\ \textcolor{preprocessor}{\#define\ PWR\_SR1\_WUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR1\_WUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06569\ }
\DoxyCodeLine{06570\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SR2\ register\ \ ********************/}}
\DoxyCodeLine{06571\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06572\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06573\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06574\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06575\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06576\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06577\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06578\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06579\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06580\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06581\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVMO1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06582\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVMO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVMO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06583\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06584\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_PVDO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06585\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06586\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06587\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_VOSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06588\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_VOSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_VOSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06589\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06590\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06591\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06592\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06593\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SR2\_REGLPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06594\ \textcolor{preprocessor}{\#define\ PWR\_SR2\_REGLPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SR2\_REGLPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06595\ }
\DoxyCodeLine{06596\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_SCR\ register\ \ ********************/}}
\DoxyCodeLine{06597\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06598\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CSBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06599\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06600\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06601\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ PWR\_SCR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06602\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06603\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06604\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06605\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06606\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06607\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06608\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06609\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06610\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06611\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06612\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06613\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06614\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06615\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06616\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_SCR\_CWUF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06617\ \textcolor{preprocessor}{\#define\ PWR\_SCR\_CWUF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_SCR\_CWUF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06618\ }
\DoxyCodeLine{06619\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRA\ register\ \ ********************/}}
\DoxyCodeLine{06620\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06621\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06622\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06623\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06624\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06625\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06626\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06627\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06628\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06629\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06630\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06631\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06632\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06633\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06634\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06635\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06636\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06637\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06638\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06639\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06640\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06641\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06642\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06643\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06644\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06645\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06646\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06647\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06648\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06649\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06650\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06651\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06652\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06653\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06654\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06655\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06656\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06657\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06658\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06659\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06660\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06661\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06662\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06663\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRA\_PA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06664\ \textcolor{preprocessor}{\#define\ PWR\_PUCRA\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06665\ }
\DoxyCodeLine{06666\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRA\ register\ \ ********************/}}
\DoxyCodeLine{06667\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06668\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06669\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06670\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06671\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06672\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06673\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06674\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06675\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06676\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06677\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06678\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06679\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06680\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06681\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06682\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06683\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06684\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06685\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06686\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06687\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06688\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06689\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06690\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06691\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06692\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06693\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06694\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06695\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06696\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06697\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06698\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06699\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06700\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06701\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06702\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06703\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06704\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06705\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06706\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06707\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRA\_PA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06708\ \textcolor{preprocessor}{\#define\ PWR\_PDCRA\_PA0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRA\_PA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06709\ }
\DoxyCodeLine{06710\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRB\ register\ \ ********************/}}
\DoxyCodeLine{06711\ }
\DoxyCodeLine{06712\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06713\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06714\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06715\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06716\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06717\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06718\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06719\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06720\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06721\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06722\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06723\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06724\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06725\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06726\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06727\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06728\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06729\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06730\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06731\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06732\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06733\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06734\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06735\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06736\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06737\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06738\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06739\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06740\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06741\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06742\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06743\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06744\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06745\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06746\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06747\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06748\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06749\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06750\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06751\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06752\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06753\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06754\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06755\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06756\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06757\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06758\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRB\_PB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06759\ \textcolor{preprocessor}{\#define\ PWR\_PUCRB\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06760\ }
\DoxyCodeLine{06761\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRB\ register\ \ ********************/}}
\DoxyCodeLine{06762\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06763\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06764\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06765\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06766\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06767\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06768\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06769\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06770\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06771\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06772\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06773\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06774\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06775\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06776\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06777\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06778\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06779\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06780\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06781\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06782\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06783\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06784\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06785\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06786\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06787\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06788\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06789\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06790\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06791\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06792\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06793\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06794\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06795\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06796\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06797\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06798\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06799\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06800\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06801\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06802\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06803\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06804\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06805\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRB\_PB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06806\ \textcolor{preprocessor}{\#define\ PWR\_PDCRB\_PB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRB\_PB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06807\ }
\DoxyCodeLine{06808\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRC\ register\ \ ********************/}}
\DoxyCodeLine{06809\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06810\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06811\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06812\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06813\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06814\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06815\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06816\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06817\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06818\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06819\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06820\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06821\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06822\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06823\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06824\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06825\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06826\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06827\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06828\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06829\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06830\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06831\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06832\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06833\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06834\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06835\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06836\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06837\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06838\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06839\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06840\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06841\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06842\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06843\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06844\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06845\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06846\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06847\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06848\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06849\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06850\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06851\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06852\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06853\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06854\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06855\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRC\_PC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06856\ \textcolor{preprocessor}{\#define\ PWR\_PUCRC\_PC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06857\ }
\DoxyCodeLine{06858\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRC\ register\ \ ********************/}}
\DoxyCodeLine{06859\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06860\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06861\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06862\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06863\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06864\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06865\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06866\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06867\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06868\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06869\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06870\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06871\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06872\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06873\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06874\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06875\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06876\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06877\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06878\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06879\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06880\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06881\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06882\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06883\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06884\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06885\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06886\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06887\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06888\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06889\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06890\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06891\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06892\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06893\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06894\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06895\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06896\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06897\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06898\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06899\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06900\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06901\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06902\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06903\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06904\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06905\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRC\_PC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06906\ \textcolor{preprocessor}{\#define\ PWR\_PDCRC\_PC0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRC\_PC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06907\ }
\DoxyCodeLine{06908\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRD\ register\ \ ********************/}}
\DoxyCodeLine{06909\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06910\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06911\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06912\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06913\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06914\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06915\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06916\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06917\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06918\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06919\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06920\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06921\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06922\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06923\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06924\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06925\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06926\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06927\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06928\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06929\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06930\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06931\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06932\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06933\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06934\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06935\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06936\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06937\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06938\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06939\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06940\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06941\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06942\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06943\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06944\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06945\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06946\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06947\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06948\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06949\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06950\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06951\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{06952\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06953\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06954\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{06955\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRD\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06956\ \textcolor{preprocessor}{\#define\ PWR\_PUCRD\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06957\ }
\DoxyCodeLine{06958\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRD\ register\ \ ********************/}}
\DoxyCodeLine{06959\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{06960\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06961\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06962\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{06963\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06964\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06965\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{06966\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06967\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06968\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{06969\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06970\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06971\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{06972\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06973\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06974\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{06975\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06976\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06977\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{06978\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06979\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06980\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{06981\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06982\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06983\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{06984\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06985\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06986\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{06987\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06988\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06989\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{06990\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06991\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06992\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{06993\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06994\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06995\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{06996\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06997\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{06998\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{06999\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07000\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07001\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07002\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07003\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07004\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07005\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRD\_PD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07006\ \textcolor{preprocessor}{\#define\ PWR\_PDCRD\_PD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRD\_PD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07007\ }
\DoxyCodeLine{07008\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRE\ register\ \ ********************/}}
\DoxyCodeLine{07009\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07010\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07011\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07012\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07013\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07014\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07015\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07016\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07017\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07018\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07019\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07020\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07021\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07022\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07023\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07024\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07025\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07026\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07027\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07028\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07029\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07030\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07031\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07032\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07033\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07034\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07035\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07036\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07037\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07038\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07039\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07040\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07041\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07042\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07043\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07044\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07045\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07046\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07047\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07048\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07049\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07050\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07051\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07052\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07053\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07054\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07055\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRE\_PE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07056\ \textcolor{preprocessor}{\#define\ PWR\_PUCRE\_PE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07057\ }
\DoxyCodeLine{07058\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRE\ register\ \ ********************/}}
\DoxyCodeLine{07059\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07060\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07061\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07062\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07063\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07064\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07065\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07066\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07067\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07068\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07069\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07070\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07071\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07072\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07073\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07074\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07075\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07076\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07077\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07078\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07079\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07080\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07081\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07082\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07083\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07084\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07085\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07086\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07087\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07088\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07089\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07090\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07091\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07092\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07093\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07094\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07095\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07096\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07097\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07098\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07099\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07100\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07101\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07102\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07103\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07104\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07105\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRE\_PE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07106\ \textcolor{preprocessor}{\#define\ PWR\_PDCRE\_PE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRE\_PE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07107\ }
\DoxyCodeLine{07108\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRF\ register\ \ ********************/}}
\DoxyCodeLine{07109\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF15\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07110\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07111\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07112\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF14\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07113\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07114\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07115\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF13\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07116\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07117\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07118\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF12\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07119\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07120\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07121\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF11\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07122\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07123\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07124\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07125\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07126\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07127\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07128\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07129\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07130\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07131\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07132\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07133\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07134\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07135\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07136\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07137\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07138\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07139\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07140\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07141\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07142\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07143\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07144\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07145\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07146\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07147\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07148\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07149\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07150\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07151\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07152\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07153\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07154\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07155\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRF\_PF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07156\ \textcolor{preprocessor}{\#define\ PWR\_PUCRF\_PF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07157\ }
\DoxyCodeLine{07158\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRF\ register\ \ ********************/}}
\DoxyCodeLine{07159\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07160\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07161\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07162\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07163\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07164\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07165\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07166\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07167\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07168\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07169\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07170\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07171\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07172\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRF\_PF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07173\ \textcolor{preprocessor}{\#define\ PWR\_PDCRF\_PF0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRF\_PF0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07174\ }
\DoxyCodeLine{07175\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PUCRG\ register\ \ ********************/}}
\DoxyCodeLine{07176\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07177\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PUCRG\_PG10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07178\ \textcolor{preprocessor}{\#define\ PWR\_PUCRG\_PG10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PUCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07179\ }
\DoxyCodeLine{07180\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_PDCRG\ register\ \ ********************/}}
\DoxyCodeLine{07181\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG10\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07182\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07183\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07184\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07185\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07186\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07187\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07188\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07189\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07190\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{07191\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07192\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07193\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07194\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07195\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07196\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07197\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07198\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07199\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07200\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07201\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07202\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07203\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07204\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07205\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07206\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07207\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07208\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07209\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07210\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07211\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07212\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_PDCRG\_PG0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07213\ \textcolor{preprocessor}{\#define\ PWR\_PDCRG\_PG0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_PDCRG\_PG0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07214\ }
\DoxyCodeLine{07215\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR5\ register\ \ ********************/}}
\DoxyCodeLine{07216\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_R1MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07217\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_R1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1U\ <<\ PWR\_CR5\_R1MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07218\ \textcolor{preprocessor}{\#define\ PWR\_CR5\_R1MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR5\_R1MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07219\ }
\DoxyCodeLine{07220\ }
\DoxyCodeLine{07221\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{07222\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07223\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07224\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07225\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{07226\ \textcolor{comment}{/*}}
\DoxyCodeLine{07227\ \textcolor{comment}{*\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{07228\ \textcolor{comment}{*/}}
\DoxyCodeLine{07229\ }
\DoxyCodeLine{07230\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_SUPPORT}}
\DoxyCodeLine{07231\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV\_2\_31\_SUPPORT}}
\DoxyCodeLine{07232\ }
\DoxyCodeLine{07233\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{07234\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07235\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07236\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07237\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07238\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIKERON\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07239\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIKERON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIKERON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07240\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07241\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07242\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07243\ }
\DoxyCodeLine{07244\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07245\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07246\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07247\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07248\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07249\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07250\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07251\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYP\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07252\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07253\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07254\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07255\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07256\ }
\DoxyCodeLine{07257\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07258\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07259\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07260\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07261\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07262\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07263\ }
\DoxyCodeLine{07264\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_ICSCR\ register\ \ ***************/}}
\DoxyCodeLine{07266\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07267\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07268\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07269\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07270\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07271\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07272\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07273\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07274\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07275\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07276\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSICAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ RCC\_ICSCR\_HSICAL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07277\ }
\DoxyCodeLine{07279\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07280\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07281\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_ICSCR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07282\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07283\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07284\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07285\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07286\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07287\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07288\ \textcolor{preprocessor}{\#define\ RCC\_ICSCR\_HSITRIM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07289\ }
\DoxyCodeLine{07290\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{07292\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07293\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07294\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07295\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07296\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07297\ }
\DoxyCodeLine{07298\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07299\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07300\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07301\ }
\DoxyCodeLine{07303\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07304\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07305\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07306\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07307\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07308\ }
\DoxyCodeLine{07309\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07310\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07311\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0000000CU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07312\ }
\DoxyCodeLine{07314\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07315\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07316\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07317\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07318\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07319\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07320\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07321\ }
\DoxyCodeLine{07322\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07323\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07324\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000090U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07325\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000A0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07326\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000B0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07327\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000C0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07328\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000D0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07329\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000E0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07330\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000000F0U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07331\ }
\DoxyCodeLine{07333\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07334\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07335\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07336\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07337\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07338\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07339\ }
\DoxyCodeLine{07340\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07341\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07342\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07343\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07344\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000700U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07345\ }
\DoxyCodeLine{07347\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07348\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07349\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07350\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07351\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07352\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07353\ }
\DoxyCodeLine{07354\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07355\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07356\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07357\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07358\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003800U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07359\ }
\DoxyCodeLine{07361\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07362\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07363\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07364\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07365\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07366\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07367\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_MCOSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07368\ }
\DoxyCodeLine{07369\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07370\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07371\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07372\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07373\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07374\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCOPRE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07375\ }
\DoxyCodeLine{07376\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07377\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07378\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07379\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07380\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCOPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07381\ }
\DoxyCodeLine{07382\ \textcolor{comment}{/*\ Legacy\ aliases\ */}}
\DoxyCodeLine{07383\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE}}
\DoxyCodeLine{07384\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV1}}
\DoxyCodeLine{07385\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV2}}
\DoxyCodeLine{07386\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV4}}
\DoxyCodeLine{07387\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV8}}
\DoxyCodeLine{07388\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO\_PRE\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_DIV16}}
\DoxyCodeLine{07389\ }
\DoxyCodeLine{07390\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLCFGR\ register\ \ ***************/}}
\DoxyCodeLine{07391\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07392\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07393\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{07394\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07395\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07396\ }
\DoxyCodeLine{07397\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07398\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07399\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07400\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07401\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07402\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07403\ }
\DoxyCodeLine{07404\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07405\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07406\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{07407\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07408\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07409\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07410\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07411\ }
\DoxyCodeLine{07412\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07413\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07414\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{07415\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07416\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07417\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07418\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07419\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07420\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07421\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07422\ }
\DoxyCodeLine{07423\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07424\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLPEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07425\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\_Msk}}
\DoxyCodeLine{07426\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07427\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07428\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{07429\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{07430\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07431\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\_Msk}}
\DoxyCodeLine{07432\ }
\DoxyCodeLine{07433\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07434\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07435\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{07436\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07437\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07438\ }
\DoxyCodeLine{07439\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{07440\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLREN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07441\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\_Msk}}
\DoxyCodeLine{07442\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07443\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07444\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{07445\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07446\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLR\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07447\ }
\DoxyCodeLine{07448\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{07449\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07450\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPDIV\_Msk}}
\DoxyCodeLine{07451\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07452\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07453\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07454\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07455\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLPDIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLPDIV\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07456\ }
\DoxyCodeLine{07457\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIER\ register\ \ ******************/}}
\DoxyCodeLine{07458\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07459\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSIRDYIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07460\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{07461\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07462\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSERDYIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07463\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{07464\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07465\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSIRDYIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07466\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{07467\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07468\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSERDYIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07469\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{07470\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07471\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_PLLRDYIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07472\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_PLLRDYIE\_Msk}}
\DoxyCodeLine{07473\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07474\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_LSECSSIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07475\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_LSECSSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_LSECSSIE\_Msk}}
\DoxyCodeLine{07476\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSI48RDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07477\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSI48RDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIER\_HSI48RDYIE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07478\ \textcolor{preprocessor}{\#define\ RCC\_CIER\_HSI48RDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIER\_HSI48RDYIE\_Msk}}
\DoxyCodeLine{07479\ }
\DoxyCodeLine{07480\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIFR\ register\ \ ******************/}}
\DoxyCodeLine{07481\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07482\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSIRDYF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07483\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{07484\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07485\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSERDYF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07486\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{07487\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07488\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSIRDYF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07489\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{07490\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07491\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSERDYF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07492\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{07493\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07494\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_PLLRDYF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07495\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{07496\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07497\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_CSSF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07498\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\_Msk}}
\DoxyCodeLine{07499\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07500\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_LSECSSF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07501\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{07502\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSI48RDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07503\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSI48RDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIFR\_HSI48RDYF\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07504\ \textcolor{preprocessor}{\#define\ RCC\_CIFR\_HSI48RDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSI48RDYF\_Msk}}
\DoxyCodeLine{07505\ }
\DoxyCodeLine{07506\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CICR\ register\ \ ******************/}}
\DoxyCodeLine{07507\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07508\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSIRDYC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07509\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{07510\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07511\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSERDYC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07512\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{07513\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07514\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSIRDYC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07515\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{07516\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07517\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSERDYC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07518\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{07519\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07520\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_PLLRDYC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07521\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{07522\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07523\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_CSSC\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07524\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_CSSC\_Msk}}
\DoxyCodeLine{07525\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07526\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_LSECSSC\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07527\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_LSECSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{07528\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSI48RDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07529\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSI48RDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CICR\_HSI48RDYC\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07530\ \textcolor{preprocessor}{\#define\ RCC\_CICR\_HSI48RDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CICR\_HSI48RDYC\_Msk}}
\DoxyCodeLine{07531\ }
\DoxyCodeLine{07532\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{07533\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07534\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07535\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{07536\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07537\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA2RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07538\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{07539\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07540\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMAMUX1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07541\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMAMUX1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMAMUX1RST\_Msk}}
\DoxyCodeLine{07542\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CORDICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07543\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CORDICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CORDICRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07544\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CORDICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CORDICRST\_Msk}}
\DoxyCodeLine{07545\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FMACRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07546\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FMACRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_FMACRST\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07547\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FMACRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_FMACRST\_Msk}}
\DoxyCodeLine{07548\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FLASHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07549\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FLASHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_FLASHRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07550\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_FLASHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_FLASHRST\_Msk}}
\DoxyCodeLine{07551\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07552\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CRCRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07553\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{07554\ }
\DoxyCodeLine{07555\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{07556\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07557\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOARST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07558\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{07559\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07560\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOBRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07561\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{07562\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07563\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOCRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07564\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{07565\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIODRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07566\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIODRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIODRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07567\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIODRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{07568\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOERST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07569\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOERST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOERST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07570\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOERST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{07571\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOFRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07572\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOFRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOFRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07573\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{07574\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07575\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_GPIOGRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07576\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_GPIOGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{07577\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC12RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07578\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC12RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_ADC12RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07579\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_ADC12RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_ADC12RST\_Msk}}
\DoxyCodeLine{07580\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07581\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DAC1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07582\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DAC1RST\_Msk}}
\DoxyCodeLine{07583\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07584\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DAC3RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07585\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DAC3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DAC3RST\_Msk}}
\DoxyCodeLine{07586\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07587\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_RNGRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07588\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{07589\ }
\DoxyCodeLine{07590\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3RSTR\ register\ \ **************/}}
\DoxyCodeLine{07591\ }
\DoxyCodeLine{07592\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR1\ register\ \ **************/}}
\DoxyCodeLine{07593\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07594\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM2RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07595\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM2RST\_Msk}}
\DoxyCodeLine{07596\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07597\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM3RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07598\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM3RST\_Msk}}
\DoxyCodeLine{07599\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07600\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM4RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07601\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM4RST\_Msk}}
\DoxyCodeLine{07602\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM6RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07603\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM6RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM6RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07604\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM6RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM6RST\_Msk}}
\DoxyCodeLine{07605\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM7RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07606\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM7RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_TIM7RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07607\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_TIM7RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_TIM7RST\_Msk}}
\DoxyCodeLine{07608\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_CRSRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07609\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_CRSRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_CRSRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07610\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_CRSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_CRSRST\_Msk}}
\DoxyCodeLine{07611\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07612\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_SPI2RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07613\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_SPI2RST\_Msk}}
\DoxyCodeLine{07614\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07615\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_SPI3RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07616\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_SPI3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_SPI3RST\_Msk}}
\DoxyCodeLine{07617\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07618\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USART2RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07619\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USART2RST\_Msk}}
\DoxyCodeLine{07620\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART3RST\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07621\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART3RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USART3RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07622\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USART3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USART3RST\_Msk}}
\DoxyCodeLine{07623\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07624\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_UART4RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07625\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_UART4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_UART4RST\_Msk}}
\DoxyCodeLine{07626\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07627\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07628\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C1RST\_Msk}}
\DoxyCodeLine{07629\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07630\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C2RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07631\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C2RST\_Msk}}
\DoxyCodeLine{07632\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07633\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_USBRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07634\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_USBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_USBRST\_Msk}}
\DoxyCodeLine{07635\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_FDCANRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07636\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_FDCANRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_FDCANRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07637\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_FDCANRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_FDCANRST\_Msk}}
\DoxyCodeLine{07638\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_PWRRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07639\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_PWRRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_PWRRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07640\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_PWRRST\_Msk}}
\DoxyCodeLine{07641\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07642\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_I2C3RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07643\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_I2C3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_I2C3RST\_Msk}}
\DoxyCodeLine{07644\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07645\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR1\_LPTIM1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07646\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR1\_LPTIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR1\_LPTIM1RST\_Msk}}
\DoxyCodeLine{07647\ }
\DoxyCodeLine{07648\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR2\ register\ \ **************/}}
\DoxyCodeLine{07649\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07650\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_LPUART1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07651\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_LPUART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_LPUART1RST\_Msk}}
\DoxyCodeLine{07652\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_UCPD1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07653\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_UCPD1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR2\_UCPD1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07654\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR2\_UCPD1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR2\_UCPD1RST\_Msk}}
\DoxyCodeLine{07655\ }
\DoxyCodeLine{07656\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{07657\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07658\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SYSCFGRST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07659\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{07660\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07661\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07662\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{07663\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07664\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07665\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{07666\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07667\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM8RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07668\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{07669\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07670\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07671\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{07672\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07673\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM15RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07674\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM15RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM15RST\_Msk}}
\DoxyCodeLine{07675\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07676\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM16RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07677\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM16RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM16RST\_Msk}}
\DoxyCodeLine{07678\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07679\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM17RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07680\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM17RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM17RST\_Msk}}
\DoxyCodeLine{07681\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SAI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07682\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SAI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SAI1RST\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07683\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SAI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SAI1RST\_Msk}}
\DoxyCodeLine{07684\ }
\DoxyCodeLine{07685\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1ENR\ register\ \ ***************/}}
\DoxyCodeLine{07686\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07687\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA1EN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07688\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{07689\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07690\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA2EN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07691\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{07692\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07693\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMAMUX1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07694\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMAMUX1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMAMUX1EN\_Msk}}
\DoxyCodeLine{07695\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CORDICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07696\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CORDICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CORDICEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07697\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CORDICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CORDICEN\_Msk}}
\DoxyCodeLine{07698\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FMACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07699\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FMACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_FMACEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07700\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FMACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_FMACEN\_Msk}}
\DoxyCodeLine{07701\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FLASHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07702\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FLASHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_FLASHEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07703\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_FLASHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_FLASHEN\_Msk}}
\DoxyCodeLine{07704\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07705\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CRCEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07706\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{07707\ }
\DoxyCodeLine{07708\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{07709\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07710\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOAEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07711\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{07712\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07713\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOBEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07714\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{07715\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07716\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOCEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07717\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{07718\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIODEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07719\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIODEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIODEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07720\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIODEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{07721\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOEEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07722\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOEEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOEEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07723\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOEEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{07724\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07725\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOFEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07726\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{07727\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07728\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_GPIOGEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07729\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_GPIOGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{07730\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC12EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07731\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC12EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_ADC12EN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07732\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_ADC12EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_ADC12EN\_Msk}}
\DoxyCodeLine{07733\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07734\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DAC1EN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07735\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DAC1EN\_Msk}}
\DoxyCodeLine{07736\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07737\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DAC3EN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07738\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DAC3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DAC3EN\_Msk}}
\DoxyCodeLine{07739\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07740\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_RNGEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07741\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{07742\ }
\DoxyCodeLine{07743\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3ENR\ register\ \ ***************/}}
\DoxyCodeLine{07744\ }
\DoxyCodeLine{07745\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1ENR1\ register\ \ ***************/}}
\DoxyCodeLine{07746\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07747\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM2EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07748\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM2EN\_Msk}}
\DoxyCodeLine{07749\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07750\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM3EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07751\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM3EN\_Msk}}
\DoxyCodeLine{07752\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07753\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM4EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07754\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM4EN\_Msk}}
\DoxyCodeLine{07755\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM6EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07756\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM6EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07757\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM6EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM6EN\_Msk}}
\DoxyCodeLine{07758\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM7EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07759\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM7EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_TIM7EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07760\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_TIM7EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_TIM7EN\_Msk}}
\DoxyCodeLine{07761\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_CRSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07762\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_CRSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_CRSEN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07763\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_CRSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_CRSEN\_Msk}}
\DoxyCodeLine{07764\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07765\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_RTCAPBEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07766\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_RTCAPBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{07767\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07768\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_WWDGEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07769\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_WWDGEN\_Msk}}
\DoxyCodeLine{07770\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07771\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_SPI2EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07772\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{07773\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07774\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_SPI3EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07775\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_SPI3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_SPI3EN\_Msk}}
\DoxyCodeLine{07776\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07777\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USART2EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07778\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART2EN\_Msk}}
\DoxyCodeLine{07779\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07780\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USART3EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07781\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USART3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USART3EN\_Msk}}
\DoxyCodeLine{07782\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07783\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_UART4EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07784\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_UART4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_UART4EN\_Msk}}
\DoxyCodeLine{07785\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07786\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07787\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{07788\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07789\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C2EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07790\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{07791\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07792\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_USBEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07793\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_USBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_USBEN\_Msk}}
\DoxyCodeLine{07794\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_FDCANEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07795\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_FDCANEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_FDCANEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07796\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_FDCANEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_FDCANEN\_Msk}}
\DoxyCodeLine{07797\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_PWREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07798\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_PWREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_PWREN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07799\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_PWREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_PWREN\_Msk}}
\DoxyCodeLine{07800\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07801\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_I2C3EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07802\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_I2C3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_I2C3EN\_Msk}}
\DoxyCodeLine{07803\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07804\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR1\_LPTIM1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07805\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR1\_LPTIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR1\_LPTIM1EN\_Msk}}
\DoxyCodeLine{07806\ }
\DoxyCodeLine{07807\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR2\ register\ \ **************/}}
\DoxyCodeLine{07808\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07809\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_LPUART1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07810\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_LPUART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_LPUART1EN\_Msk}}
\DoxyCodeLine{07811\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_UCPD1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07812\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_UCPD1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR2\_UCPD1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07813\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR2\_UCPD1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR2\_UCPD1EN\_Msk}}
\DoxyCodeLine{07814\ }
\DoxyCodeLine{07815\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{07816\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07817\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SYSCFGEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07818\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{07819\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07820\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM1EN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07821\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{07822\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07823\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI1EN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07824\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{07825\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07826\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM8EN\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07827\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{07828\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07829\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07830\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{07831\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07832\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM15EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07833\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM15EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM15EN\_Msk}}
\DoxyCodeLine{07834\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07835\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM16EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07836\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM16EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{07837\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07838\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM17EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07839\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM17EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{07840\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SAI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07841\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SAI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SAI1EN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07842\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SAI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{07843\ }
\DoxyCodeLine{07844\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1SMENR\ register\ \ ***************/}}
\DoxyCodeLine{07845\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07846\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMA1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07847\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{07848\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07849\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMA2SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07850\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMA2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMA2SMEN\_Msk}}
\DoxyCodeLine{07851\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07852\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07853\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_DMAMUX1SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk}}
\DoxyCodeLine{07854\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CORDICSMEN\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07855\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CORDICSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_CORDICSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07856\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CORDICSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_CORDICSMEN\_Msk}}
\DoxyCodeLine{07857\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FMACSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07858\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FMACSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_FMACSMEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07859\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FMACSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_FMACSMEN\_Msk}}
\DoxyCodeLine{07860\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FLASHSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07861\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FLASHSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_FLASHSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07862\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_FLASHSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{07863\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_SRAM1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07864\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_SRAM1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_SRAM1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07865\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_SRAM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_SRAM1SMEN\_Msk}}
\DoxyCodeLine{07866\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07867\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1SMENR\_CRCSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07868\ \textcolor{preprocessor}{\#define\ RCC\_AHB1SMENR\_CRCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1SMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{07869\ }
\DoxyCodeLine{07870\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2SMENR\ register\ \ *************/}}
\DoxyCodeLine{07871\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07872\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOASMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07873\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOASMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{07874\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07875\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOBSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07876\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOBSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{07877\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07878\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOCSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07879\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOCSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{07880\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIODSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{07881\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIODSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIODSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07882\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIODSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIODSMEN\_Msk}}
\DoxyCodeLine{07883\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOESMEN\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07884\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOESMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOESMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07885\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOESMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOESMEN\_Msk}}
\DoxyCodeLine{07886\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOFSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07887\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOFSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOFSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07888\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOFSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOFSMEN\_Msk}}
\DoxyCodeLine{07889\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{07890\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_GPIOGSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07891\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_GPIOGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_GPIOGSMEN\_Msk}}
\DoxyCodeLine{07892\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{07893\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{07894\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_CCMSRAMSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk}}
\DoxyCodeLine{07895\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_SRAM2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07896\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_SRAM2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_SRAM2SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07897\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_SRAM2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_SRAM2SMEN\_Msk}}
\DoxyCodeLine{07898\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC12SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07899\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC12SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_ADC12SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07900\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_ADC12SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_ADC12SMEN\_Msk}}
\DoxyCodeLine{07901\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{07902\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_DAC1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07903\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_DAC1SMEN\_Msk}}
\DoxyCodeLine{07904\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07905\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_DAC3SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07906\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_DAC3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_DAC3SMEN\_Msk}}
\DoxyCodeLine{07907\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_RNGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{07908\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_RNGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2SMENR\_RNGSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07909\ \textcolor{preprocessor}{\#define\ RCC\_AHB2SMENR\_RNGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2SMENR\_RNGSMEN\_Msk}}
\DoxyCodeLine{07910\ }
\DoxyCodeLine{07911\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3SMENR\ register\ \ *************/}}
\DoxyCodeLine{07912\ }
\DoxyCodeLine{07913\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1SMENR1\ register\ \ *************/}}
\DoxyCodeLine{07914\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07915\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM2SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07916\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM2SMEN\_Msk}}
\DoxyCodeLine{07917\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{07918\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM3SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07919\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM3SMEN\_Msk}}
\DoxyCodeLine{07920\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM4SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{07921\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM4SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM4SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07922\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM4SMEN\_Msk}}
\DoxyCodeLine{07923\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM6SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{07924\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM6SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM6SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07925\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM6SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM6SMEN\_Msk}}
\DoxyCodeLine{07926\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM7SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{07927\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM7SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_TIM7SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07928\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_TIM7SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_TIM7SMEN\_Msk}}
\DoxyCodeLine{07929\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_CRSSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07930\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_CRSSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_CRSSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07931\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_CRSSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_CRSSMEN\_Msk}}
\DoxyCodeLine{07932\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{07933\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07934\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_RTCAPBSMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{07935\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07936\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_WWDGSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07937\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_WWDGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_WWDGSMEN\_Msk}}
\DoxyCodeLine{07938\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07939\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_SPI2SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07940\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{07941\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{07942\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_SPI3SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07943\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_SPI3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_SPI3SMEN\_Msk}}
\DoxyCodeLine{07944\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{07945\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USART2SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07946\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART2SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{07947\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART3SMEN\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{07948\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART3SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USART3SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07949\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USART3SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USART3SMEN\_Msk}}
\DoxyCodeLine{07950\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART4SMEN\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{07951\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART4SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_UART4SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07952\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_UART4SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_UART4SMEN\_Msk}}
\DoxyCodeLine{07953\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{07954\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07955\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{07956\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{07957\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C2SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07958\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C2SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{07959\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USBSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{07960\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USBSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_USBSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07961\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_USBSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_USBSMEN\_Msk}}
\DoxyCodeLine{07962\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_FDCANSMEN\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{07963\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_FDCANSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_FDCANSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07964\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_FDCANSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_FDCANSMEN\_Msk}}
\DoxyCodeLine{07965\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_PWRSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{07966\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_PWRSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_PWRSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07967\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_PWRSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_PWRSMEN\_Msk}}
\DoxyCodeLine{07968\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{07969\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_I2C3SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07970\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_I2C3SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_I2C3SMEN\_Msk}}
\DoxyCodeLine{07971\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{07972\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07973\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR1\_LPTIM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk}}
\DoxyCodeLine{07974\ }
\DoxyCodeLine{07975\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1SMENR2\ register\ \ *************/}}
\DoxyCodeLine{07976\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07977\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_LPUART1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07978\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_LPUART1SMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_LPUART1SMEN\_Msk}}
\DoxyCodeLine{07979\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_UCPD1SMEN\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{07980\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_UCPD1SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1SMENR2\_UCPD1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07981\ \textcolor{preprocessor}{\#define\ RCC\_APB1SMENR2\_UCPD1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1SMENR2\_UCPD1SMEN\_Msk}}
\DoxyCodeLine{07982\ }
\DoxyCodeLine{07983\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2SMENR\ register\ \ *************/}}
\DoxyCodeLine{07984\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SYSCFGSMEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{07985\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SYSCFGSMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SYSCFGSMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07986\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SYSCFGSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SYSCFGSMEN\_Msk}}
\DoxyCodeLine{07987\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{07988\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07989\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM1SMEN\_Msk}}
\DoxyCodeLine{07990\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{07991\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SPI1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07992\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SPI1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SPI1SMEN\_Msk}}
\DoxyCodeLine{07993\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM8SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{07994\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM8SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM8SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07995\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM8SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM8SMEN\_Msk}}
\DoxyCodeLine{07996\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{07997\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_USART1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07998\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_USART1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_USART1SMEN\_Msk}}
\DoxyCodeLine{07999\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM15SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08000\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM15SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM15SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08001\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM15SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM15SMEN\_Msk}}
\DoxyCodeLine{08002\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08003\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM16SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08004\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM16SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM16SMEN\_Msk}}
\DoxyCodeLine{08005\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08006\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_TIM17SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08007\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_TIM17SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_TIM17SMEN\_Msk}}
\DoxyCodeLine{08008\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SAI1SMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08009\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SAI1SMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2SMENR\_SAI1SMEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08010\ \textcolor{preprocessor}{\#define\ RCC\_APB2SMENR\_SAI1SMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2SMENR\_SAI1SMEN\_Msk}}
\DoxyCodeLine{08011\ }
\DoxyCodeLine{08012\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CCIPR\ register\ \ ******************/}}
\DoxyCodeLine{08013\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08014\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08015\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART1SEL\_Msk}}
\DoxyCodeLine{08016\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08017\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08018\ }
\DoxyCodeLine{08019\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08020\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08021\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART2SEL\_Msk}}
\DoxyCodeLine{08022\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08023\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART2SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08024\ }
\DoxyCodeLine{08025\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08026\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_USART3SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08027\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_USART3SEL\_Msk}}
\DoxyCodeLine{08028\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_USART3SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08029\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_USART3SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_USART3SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08030\ }
\DoxyCodeLine{08031\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08032\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_UART4SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08033\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_UART4SEL\_Msk}}
\DoxyCodeLine{08034\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_UART4SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08035\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_UART4SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_UART4SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08036\ }
\DoxyCodeLine{08037\ }
\DoxyCodeLine{08038\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08039\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08040\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPUART1SEL\_Msk}}
\DoxyCodeLine{08041\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08042\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPUART1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPUART1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08043\ }
\DoxyCodeLine{08044\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08045\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08046\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C1SEL\_Msk}}
\DoxyCodeLine{08047\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08048\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C1SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08049\ }
\DoxyCodeLine{08050\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08051\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08052\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C2SEL\_Msk}}
\DoxyCodeLine{08053\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08054\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C2SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08055\ }
\DoxyCodeLine{08056\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08057\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08058\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2C3SEL\_Msk}}
\DoxyCodeLine{08059\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08060\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2C3SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2C3SEL\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08061\ }
\DoxyCodeLine{08062\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08063\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08064\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{08065\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08066\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_LPTIM1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_LPTIM1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08067\ }
\DoxyCodeLine{08068\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08069\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_SAI1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08070\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_SAI1SEL\_Msk}}
\DoxyCodeLine{08071\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_SAI1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08072\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_SAI1SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_SAI1SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08073\ }
\DoxyCodeLine{08074\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08075\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_I2S23SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08076\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_I2S23SEL\_Msk}}
\DoxyCodeLine{08077\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_I2S23SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08078\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_I2S23SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_I2S23SEL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08079\ }
\DoxyCodeLine{08080\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08081\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_FDCANSEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08082\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_FDCANSEL\_Msk}}
\DoxyCodeLine{08083\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_FDCANSEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08084\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_FDCANSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_FDCANSEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08085\ }
\DoxyCodeLine{08086\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{08087\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_CLK48SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08088\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_CLK48SEL\_Msk}}
\DoxyCodeLine{08089\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_CLK48SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08090\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_CLK48SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_CLK48SEL\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08091\ }
\DoxyCodeLine{08092\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08093\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CCIPR\_ADC12SEL\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08094\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CCIPR\_ADC12SEL\_Msk}}
\DoxyCodeLine{08095\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CCIPR\_ADC12SEL\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08096\ \textcolor{preprocessor}{\#define\ RCC\_CCIPR\_ADC12SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CCIPR\_ADC12SEL\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08097\ }
\DoxyCodeLine{08098\ }
\DoxyCodeLine{08099\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{08100\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08101\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08102\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{08103\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08104\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08105\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{08106\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08107\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08108\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{08109\ }
\DoxyCodeLine{08110\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08111\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08112\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{08113\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08114\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_LSEDRV\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08115\ }
\DoxyCodeLine{08116\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08117\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSON\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08118\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{08119\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08120\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSECSSD\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08121\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{08122\ }
\DoxyCodeLine{08123\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08124\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08125\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{08126\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08127\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08128\ }
\DoxyCodeLine{08129\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{08130\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08131\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{08132\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08133\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08134\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{08135\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08136\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOEN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08137\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOEN\_Msk}}
\DoxyCodeLine{08138\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08139\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSCOSEL\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08140\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSCOSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSCOSEL\_Msk}}
\DoxyCodeLine{08141\ }
\DoxyCodeLine{08142\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{08143\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08144\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08145\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{08146\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08147\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08148\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{08149\ }
\DoxyCodeLine{08150\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{08151\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08152\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{08153\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08154\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08155\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_OBLRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\_Msk}}
\DoxyCodeLine{08156\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{08157\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08158\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{08159\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{08160\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08161\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{08162\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08163\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08164\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{08165\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{08166\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08167\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{08168\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{08169\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08170\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{08171\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08172\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08173\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{08174\ }
\DoxyCodeLine{08175\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CRRCR\ register\ \ *****************/}}
\DoxyCodeLine{08176\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48ON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08177\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48ON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CRRCR\_HSI48ON\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08178\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48ON\_Msk}}
\DoxyCodeLine{08179\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48RDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08180\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48RDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CRRCR\_HSI48RDY\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08181\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48RDY\_Msk}}
\DoxyCodeLine{08182\ }
\DoxyCodeLine{08184\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08185\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08186\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CRRCR\_HSI48CAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08187\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08188\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08189\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08190\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08191\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08192\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08193\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08194\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08195\ \textcolor{preprocessor}{\#define\ RCC\_CRRCR\_HSI48CAL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RCC\_CRRCR\_HSI48CAL\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{08196\ }
\DoxyCodeLine{08197\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CCIPR2\ register\ \ ******************/}}
\DoxyCodeLine{08198\ }
\DoxyCodeLine{08199\ }
\DoxyCodeLine{08200\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{08201\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08202\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08203\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08204\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{08205\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_CR\ register\ \ *******************/}}
\DoxyCodeLine{08206\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{08207\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Msk\ \ \ \ (0x1UL\ <<\ RNG\_CR\_RNGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08208\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\ \ \ \ \ \ \ \ RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{08209\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08210\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08211\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{08212\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08213\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08214\ \textcolor{preprocessor}{\#define\ RNG\_CR\_CED\ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{08215\ }
\DoxyCodeLine{08216\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_SR\ register\ \ *******************/}}
\DoxyCodeLine{08217\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{08218\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_DRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08219\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\ \ \ \ \ \ \ \ \ RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{08220\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{08221\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08222\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\ \ \ \ \ \ \ \ \ RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{08223\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{08224\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08225\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\ \ \ \ \ \ \ \ \ RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{08226\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{08227\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08228\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{08229\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{08230\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08231\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{08232\ }
\DoxyCodeLine{08233\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{08234\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08235\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08236\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08237\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{08238\ }
\DoxyCodeLine{08239\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ *******************/}}
\DoxyCodeLine{08240\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08241\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08242\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{08243\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08244\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08245\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{08246\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08247\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08248\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08249\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08250\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{08251\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08252\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08253\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08254\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08255\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08256\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08257\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{08258\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08259\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08260\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08261\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08262\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08263\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{08264\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08265\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08266\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08267\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08268\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08269\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08270\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{08271\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08272\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08273\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08274\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08275\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08276\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{08277\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08278\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08279\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08280\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08281\ }
\DoxyCodeLine{08282\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ *******************/}}
\DoxyCodeLine{08283\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08284\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08285\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{08286\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08287\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08288\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08289\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08290\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08291\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08292\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{08293\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08294\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08295\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08296\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08297\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08298\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08299\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{08300\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08301\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08302\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08303\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08304\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08305\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{08306\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08307\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08308\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{08309\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08310\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08311\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08312\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08313\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08314\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08315\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{08316\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08317\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08318\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08319\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08320\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{08321\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08322\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08323\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08324\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08325\ }
\DoxyCodeLine{08326\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ ******************/}}
\DoxyCodeLine{08327\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08328\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08329\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{08330\ }
\DoxyCodeLine{08331\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ICSR\ register\ \ ******************/}}
\DoxyCodeLine{08332\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08333\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08334\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RECALPF\_Msk}}
\DoxyCodeLine{08335\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08336\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08337\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INIT\_Msk}}
\DoxyCodeLine{08338\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08339\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08340\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITF\_Msk}}
\DoxyCodeLine{08341\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08342\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08343\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_RSF\_Msk}}
\DoxyCodeLine{08344\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08345\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08346\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_INITS\_Msk}}
\DoxyCodeLine{08347\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08348\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08349\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_SHPF\_Msk}}
\DoxyCodeLine{08350\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08351\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08352\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_WUTWF\_Msk}}
\DoxyCodeLine{08353\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08354\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_ALRBWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08355\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRBWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_ALRBWF\_Msk}}
\DoxyCodeLine{08356\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08357\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ICSR\_ALRAWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08358\ \textcolor{preprocessor}{\#define\ RTC\_ICSR\_ALRAWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ICSR\_ALRAWF\_Msk}}
\DoxyCodeLine{08359\ }
\DoxyCodeLine{08360\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ *****************/}}
\DoxyCodeLine{08361\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08362\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08363\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{08364\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08365\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08366\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{08367\ }
\DoxyCodeLine{08368\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ *****************/}}
\DoxyCodeLine{08369\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08370\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08371\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{08372\ }
\DoxyCodeLine{08373\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{08374\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08375\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OUT2EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08376\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OUT2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OUT2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08377\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{08378\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_TYPE\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08379\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_TYPE\ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_TYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08380\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{08381\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPALRM\_PU\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08382\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPALRM\_PU\ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPALRM\_PU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08383\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{08384\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08385\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08386\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08387\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08388\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08389\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08390\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ITSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08391\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ITSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ITSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08392\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{08393\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08394\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{08395\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08396\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08397\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{08398\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08399\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08400\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08401\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08402\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{08403\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08404\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08405\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{08406\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08407\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08408\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{08409\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08410\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08411\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{08412\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08413\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08414\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{08415\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{08416\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08417\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{08418\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08419\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08420\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{08421\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08422\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08423\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{08424\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08425\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08426\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{08427\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{08428\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08429\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{08430\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{08431\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08432\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{08433\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{08434\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08435\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{08436\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08437\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08438\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{08439\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{08440\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08441\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{08442\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08443\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08444\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{08445\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08446\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08447\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{08448\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08449\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08450\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{08451\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08452\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08453\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{08454\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08455\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08456\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08457\ }
\DoxyCodeLine{08458\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ ******************/}}
\DoxyCodeLine{08459\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08460\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08461\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{08462\ }
\DoxyCodeLine{08463\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALR\ register\ \ *****************/}}
\DoxyCodeLine{08464\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{08465\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08466\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{08467\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{08468\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08469\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{08470\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08471\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08472\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{08473\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08474\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08475\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{08476\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08477\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08478\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08479\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08480\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08481\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08482\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08483\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08484\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08485\ }
\DoxyCodeLine{08486\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ ***************/}}
\DoxyCodeLine{08487\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08488\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08489\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{08490\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08491\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08492\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{08493\ }
\DoxyCodeLine{08494\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ *****************/}}
\DoxyCodeLine{08495\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08496\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08497\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{08498\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08499\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08500\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{08501\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08502\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08503\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08504\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08505\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{08506\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08507\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08508\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08509\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08510\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08511\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08512\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{08513\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08514\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08515\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08516\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08517\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08518\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{08519\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08520\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08521\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08522\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08523\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08524\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08525\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{08526\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08527\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08528\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08529\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08530\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08531\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{08532\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08533\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08534\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08535\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08536\ }
\DoxyCodeLine{08537\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ *****************/}}
\DoxyCodeLine{08538\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{08539\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08540\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{08541\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08542\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08543\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08544\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08545\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08546\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{08547\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08548\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08549\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{08550\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08551\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08552\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08553\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08554\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08555\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08556\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{08557\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08558\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08559\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08560\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08561\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{08562\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08563\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08564\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08565\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08566\ }
\DoxyCodeLine{08567\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ****************/}}
\DoxyCodeLine{08568\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08569\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08570\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{08571\ }
\DoxyCodeLine{08572\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ ***************/}}
\DoxyCodeLine{08573\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08574\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08575\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{08576\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{08577\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08578\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{08579\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08580\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08581\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{08582\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08583\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08584\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08585\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08586\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{08587\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08588\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08589\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08590\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08591\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{08592\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08593\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{08594\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08595\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08596\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{08597\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08598\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08599\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{08600\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08601\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08602\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08603\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08604\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{08605\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08606\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08607\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08608\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08609\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{08610\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08611\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{08612\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08613\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08614\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{08615\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08616\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08617\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08618\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08619\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08620\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{08621\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08622\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08623\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08624\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08625\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08626\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08627\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{08628\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08629\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08630\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{08631\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08632\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08633\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08634\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08635\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08636\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{08637\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08638\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08639\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08640\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08641\ }
\DoxyCodeLine{08642\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{08643\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08644\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08645\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{08646\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08647\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08648\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08649\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08650\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08651\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08652\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{08653\ }
\DoxyCodeLine{08654\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBR\ register\ \ ***************/}}
\DoxyCodeLine{08655\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{08656\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08657\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{08658\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{08659\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08660\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{08661\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{08662\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08663\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{08664\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08665\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08666\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08667\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08668\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{08669\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08670\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08671\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08672\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08673\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{08674\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08675\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{08676\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{08677\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08678\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{08679\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08680\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08681\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{08682\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08683\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08684\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08685\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08686\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{08687\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08688\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08689\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08690\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08691\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{08692\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08693\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{08694\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{08695\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08696\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{08697\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08698\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08699\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08700\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{08701\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08702\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{08703\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08704\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08705\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08706\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08707\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{08708\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08709\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{08710\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08711\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08712\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{08713\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08714\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08715\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08716\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08717\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08718\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{08719\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08720\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08721\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08722\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08723\ }
\DoxyCodeLine{08724\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{08725\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08726\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Msk\ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08727\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{08728\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08729\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08730\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08731\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08732\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08733\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMBSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08734\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{08735\ }
\DoxyCodeLine{08736\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SR\ register\ \ *******************/}}
\DoxyCodeLine{08737\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08738\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08739\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ITSF\_Msk}}
\DoxyCodeLine{08740\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08741\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08742\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSOVF\_Msk}}
\DoxyCodeLine{08743\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08744\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08745\ \textcolor{preprocessor}{\#define\ RTC\_SR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_TSF\_Msk}}
\DoxyCodeLine{08746\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08747\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08748\ \textcolor{preprocessor}{\#define\ RTC\_SR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_WUTF\_Msk}}
\DoxyCodeLine{08749\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08750\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08751\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRBF\_Msk}}
\DoxyCodeLine{08752\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08753\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08754\ \textcolor{preprocessor}{\#define\ RTC\_SR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SR\_ALRAF\_Msk}}
\DoxyCodeLine{08755\ }
\DoxyCodeLine{08756\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_MISR\ register\ \ *****************/}}
\DoxyCodeLine{08757\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08758\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ITSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08759\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ITSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ITSMF\_Msk}}
\DoxyCodeLine{08760\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08761\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSOVMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08762\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSOVMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSOVMF\_Msk}}
\DoxyCodeLine{08763\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08764\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_TSMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08765\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_TSMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_TSMF\_Msk}}
\DoxyCodeLine{08766\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08767\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_WUTMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08768\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_WUTMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_WUTMF\_Msk}}
\DoxyCodeLine{08769\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08770\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRBMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08771\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRBMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRBMF\_Msk}}
\DoxyCodeLine{08772\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08773\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_MISR\_ALRAMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08774\ \textcolor{preprocessor}{\#define\ RTC\_MISR\_ALRAMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_MISR\_ALRAMF\_Msk}}
\DoxyCodeLine{08775\ }
\DoxyCodeLine{08776\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SCR\ register\ \ ******************/}}
\DoxyCodeLine{08777\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08778\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CITSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08779\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CITSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CITSF\_Msk}}
\DoxyCodeLine{08780\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{08781\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08782\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSOVF\_Msk}}
\DoxyCodeLine{08783\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08784\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CTSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08785\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CTSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CTSF\_Msk}}
\DoxyCodeLine{08786\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08787\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CWUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08788\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CWUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CWUTF\_Msk}}
\DoxyCodeLine{08789\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08790\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08791\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRBF\_Msk}}
\DoxyCodeLine{08792\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08793\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SCR\_CALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08794\ \textcolor{preprocessor}{\#define\ RTC\_SCR\_CALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SCR\_CALRAF\_Msk}}
\DoxyCodeLine{08795\ }
\DoxyCodeLine{08796\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{08797\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08798\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Tamper\ and\ backup\ register\ (TAMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08799\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{08800\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{08801\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR1\ register\ \ *****************/}}
\DoxyCodeLine{08802\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08803\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08804\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP1E\_Msk}}
\DoxyCodeLine{08805\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08806\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08807\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP2E\_Msk}}
\DoxyCodeLine{08808\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08809\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_TAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08810\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_TAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_TAMP3E\_Msk}}
\DoxyCodeLine{08811\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08812\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08813\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP3E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP3E\_Msk}}
\DoxyCodeLine{08814\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08815\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08816\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP4E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP4E\_Msk}}
\DoxyCodeLine{08817\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08818\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08819\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP5E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP5E\_Msk}}
\DoxyCodeLine{08820\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08821\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR1\_ITAMP6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08822\ \textcolor{preprocessor}{\#define\ TAMP\_CR1\_ITAMP6E\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR1\_ITAMP6E\_Msk}}
\DoxyCodeLine{08823\ }
\DoxyCodeLine{08824\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_CR2\ register\ \ *****************/}}
\DoxyCodeLine{08825\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{08826\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1NOERASE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08827\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{08828\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{08829\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2NOERASE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08830\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{08831\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{08832\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\_Msk\ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3NOERASE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08833\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3NOERASE\ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{08834\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{08835\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08836\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MSK\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MSK\_Msk}}
\DoxyCodeLine{08837\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{08838\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08839\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MSK\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MSK\_Msk}}
\DoxyCodeLine{08840\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MSK\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08841\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MSK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3MSK\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08842\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MSK\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3MSK\_Msk}}
\DoxyCodeLine{08843\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{08844\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08845\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1TRG\_Msk}}
\DoxyCodeLine{08846\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{08847\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08848\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2TRG\_Msk}}
\DoxyCodeLine{08849\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{08850\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_CR2\_TAMP3TRG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08851\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3TRG\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3TRG\_Msk}}
\DoxyCodeLine{08852\ }
\DoxyCodeLine{08853\ \textcolor{comment}{/*\ Legacy\ aliases\ */}}
\DoxyCodeLine{08854\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MSK\_Pos}}
\DoxyCodeLine{08855\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MSK\_Msk}}
\DoxyCodeLine{08856\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP1MSK}}
\DoxyCodeLine{08857\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MSK\_Pos}}
\DoxyCodeLine{08858\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MSK\_Msk}}
\DoxyCodeLine{08859\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP2MSK}}
\DoxyCodeLine{08860\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3MSK\_Pos}}
\DoxyCodeLine{08861\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3MSK\_Msk}}
\DoxyCodeLine{08862\ \textcolor{preprocessor}{\#define\ TAMP\_CR2\_TAMP3MF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_CR2\_TAMP3MSK}}
\DoxyCodeLine{08863\ }
\DoxyCodeLine{08864\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_FLTCR\ register\ \ ***************/}}
\DoxyCodeLine{08865\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ (0x00000001UL)}}
\DoxyCodeLine{08866\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ (0x00000002UL)}}
\DoxyCodeLine{08867\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ (0x00000004UL)}}
\DoxyCodeLine{08868\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08869\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\_Msk\ \ \ \ \ \ (0x7UL\ <<\ TAMP\_FLTCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08870\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{08871\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ (0x00000008UL)}}
\DoxyCodeLine{08872\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ (0x00000010UL)}}
\DoxyCodeLine{08873\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{08874\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08875\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{08876\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ (0x00000020UL)}}
\DoxyCodeLine{08877\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ (0x00000040UL)}}
\DoxyCodeLine{08878\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{08879\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TAMP\_FLTCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08880\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{08881\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{08882\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\_Msk\ \ \ \ \ (0x1UL\ <<\ TAMP\_FLTCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08883\ \textcolor{preprocessor}{\#define\ TAMP\_FLTCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ TAMP\_FLTCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{08884\ }
\DoxyCodeLine{08885\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_IER\ register\ \ *****************/}}
\DoxyCodeLine{08886\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08887\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08888\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP1IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP1IE\_Msk}}
\DoxyCodeLine{08889\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08890\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08891\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP2IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP2IE\_Msk}}
\DoxyCodeLine{08892\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08893\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_TAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08894\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_TAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_TAMP3IE\_Msk}}
\DoxyCodeLine{08895\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08896\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP3IE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08897\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP3IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP3IE\_Msk}}
\DoxyCodeLine{08898\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08899\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP4IE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08900\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP4IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP4IE\_Msk}}
\DoxyCodeLine{08901\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08902\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP5IE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08903\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP5IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP5IE\_Msk}}
\DoxyCodeLine{08904\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08905\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_IER\_ITAMP6IE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08906\ \textcolor{preprocessor}{\#define\ TAMP\_IER\_ITAMP6IE\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_IER\_ITAMP6IE\_Msk}}
\DoxyCodeLine{08907\ }
\DoxyCodeLine{08908\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SR\ register\ \ ******************/}}
\DoxyCodeLine{08909\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08910\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP1F\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08911\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP1F\_Msk}}
\DoxyCodeLine{08912\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08913\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP2F\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08914\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP2F\_Msk}}
\DoxyCodeLine{08915\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08916\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_TAMP3F\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08917\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_TAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_TAMP3F\_Msk}}
\DoxyCodeLine{08918\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08919\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP3F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08920\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP3F\_Msk}}
\DoxyCodeLine{08921\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08922\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP4F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08923\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP4F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP4F\_Msk}}
\DoxyCodeLine{08924\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08925\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP5F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08926\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP5F\_Msk}}
\DoxyCodeLine{08927\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08928\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SR\_ITAMP6F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08929\ \textcolor{preprocessor}{\#define\ TAMP\_SR\_ITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SR\_ITAMP6F\_Msk}}
\DoxyCodeLine{08930\ }
\DoxyCodeLine{08931\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_MISR\ register\ \ ****************/}}
\DoxyCodeLine{08932\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08933\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP1MF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08934\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP1MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{08935\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08936\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP2MF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08937\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP2MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{08938\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08939\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_TAMP3MF\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08940\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_TAMP3MF\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_TAMP3MF\_Msk}}
\DoxyCodeLine{08941\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08942\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP3MF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08943\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP3MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{08944\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08945\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP4MF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08946\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP4MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP4MF\_Msk}}
\DoxyCodeLine{08947\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08948\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP5MF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08949\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP5MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{08950\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08951\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_MISR\_ITAMP6MF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08952\ \textcolor{preprocessor}{\#define\ TAMP\_MISR\_ITAMP6MF\ \ \ \ \ \ \ \ \ \ \ TAMP\_MISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{08953\ }
\DoxyCodeLine{08954\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_SCR\ register\ \ *****************/}}
\DoxyCodeLine{08955\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08956\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP1F\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08957\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP1F\_Msk}}
\DoxyCodeLine{08958\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{08959\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP2F\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08960\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP2F\_Msk}}
\DoxyCodeLine{08961\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{08962\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CTAMP3F\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08963\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CTAMP3F\ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CTAMP3F\_Msk}}
\DoxyCodeLine{08964\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{08965\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP3F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08966\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP3F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP3F\_Msk}}
\DoxyCodeLine{08967\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{08968\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP4F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08969\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP4F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP4F\_Msk}}
\DoxyCodeLine{08970\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{08971\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP5F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08972\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP5F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP5F\_Msk}}
\DoxyCodeLine{08973\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{08974\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TAMP\_SCR\_CITAMP6F\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08975\ \textcolor{preprocessor}{\#define\ TAMP\_SCR\_CITAMP6F\ \ \ \ \ \ \ \ \ \ \ \ TAMP\_SCR\_CITAMP6F\_Msk}}
\DoxyCodeLine{08976\ }
\DoxyCodeLine{08977\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP0R\ register\ \ ***************/}}
\DoxyCodeLine{08978\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08979\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08980\ \textcolor{preprocessor}{\#define\ TAMP\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP0R\_Msk}}
\DoxyCodeLine{08981\ }
\DoxyCodeLine{08982\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP1R\ register\ \ ***************/}}
\DoxyCodeLine{08983\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08984\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08985\ \textcolor{preprocessor}{\#define\ TAMP\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP1R\_Msk}}
\DoxyCodeLine{08986\ }
\DoxyCodeLine{08987\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP2R\ register\ \ ***************/}}
\DoxyCodeLine{08988\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08989\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08990\ \textcolor{preprocessor}{\#define\ TAMP\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP2R\_Msk}}
\DoxyCodeLine{08991\ }
\DoxyCodeLine{08992\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP3R\ register\ \ ***************/}}
\DoxyCodeLine{08993\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08994\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{08995\ \textcolor{preprocessor}{\#define\ TAMP\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP3R\_Msk}}
\DoxyCodeLine{08996\ }
\DoxyCodeLine{08997\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP4R\ register\ \ ***************/}}
\DoxyCodeLine{08998\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{08999\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09000\ \textcolor{preprocessor}{\#define\ TAMP\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP4R\_Msk}}
\DoxyCodeLine{09001\ }
\DoxyCodeLine{09002\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP5R\ register\ \ ***************/}}
\DoxyCodeLine{09003\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09004\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP5R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09005\ \textcolor{preprocessor}{\#define\ TAMP\_BKP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP5R\_Msk}}
\DoxyCodeLine{09006\ }
\DoxyCodeLine{09007\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP6R\ register\ \ ***************/}}
\DoxyCodeLine{09008\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09009\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP6R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09010\ \textcolor{preprocessor}{\#define\ TAMP\_BKP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP6R\_Msk}}
\DoxyCodeLine{09011\ }
\DoxyCodeLine{09012\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP7R\ register\ \ ***************/}}
\DoxyCodeLine{09013\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09014\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP7R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09015\ \textcolor{preprocessor}{\#define\ TAMP\_BKP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP7R\_Msk}}
\DoxyCodeLine{09016\ }
\DoxyCodeLine{09017\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP8R\ register\ \ ***************/}}
\DoxyCodeLine{09018\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09019\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP8R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09020\ \textcolor{preprocessor}{\#define\ TAMP\_BKP8R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP8R\_Msk}}
\DoxyCodeLine{09021\ }
\DoxyCodeLine{09022\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP9R\ register\ \ ***************/}}
\DoxyCodeLine{09023\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09024\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP9R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09025\ \textcolor{preprocessor}{\#define\ TAMP\_BKP9R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP9R\_Msk}}
\DoxyCodeLine{09026\ }
\DoxyCodeLine{09027\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP10R\ register\ \ ***************/}}
\DoxyCodeLine{09028\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09029\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP10R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09030\ \textcolor{preprocessor}{\#define\ TAMP\_BKP10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP10R\_Msk}}
\DoxyCodeLine{09031\ }
\DoxyCodeLine{09032\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP11R\ register\ \ ***************/}}
\DoxyCodeLine{09033\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09034\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP11R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09035\ \textcolor{preprocessor}{\#define\ TAMP\_BKP11R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP11R\_Msk}}
\DoxyCodeLine{09036\ }
\DoxyCodeLine{09037\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP12R\ register\ \ ***************/}}
\DoxyCodeLine{09038\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09039\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP12R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09040\ \textcolor{preprocessor}{\#define\ TAMP\_BKP12R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP12R\_Msk}}
\DoxyCodeLine{09041\ }
\DoxyCodeLine{09042\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP13R\ register\ \ ***************/}}
\DoxyCodeLine{09043\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09044\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP13R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09045\ \textcolor{preprocessor}{\#define\ TAMP\_BKP13R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP13R\_Msk}}
\DoxyCodeLine{09046\ }
\DoxyCodeLine{09047\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP14R\ register\ \ ***************/}}
\DoxyCodeLine{09048\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09049\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP14R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09050\ \textcolor{preprocessor}{\#define\ TAMP\_BKP14R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP14R\_Msk}}
\DoxyCodeLine{09051\ }
\DoxyCodeLine{09052\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ TAMP\_BKP15R\ register\ \ ***************/}}
\DoxyCodeLine{09053\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09054\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TAMP\_BKP15R\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09055\ \textcolor{preprocessor}{\#define\ TAMP\_BKP15R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TAMP\_BKP15R\_Msk}}
\DoxyCodeLine{09056\ }
\DoxyCodeLine{09057\ }
\DoxyCodeLine{09058\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09059\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09060\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Audio\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09061\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09062\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09063\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SAI\_xCR1\ register\ \ *******************/}}
\DoxyCodeLine{09064\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09065\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR1\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09066\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09067\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09068\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_MODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09069\ }
\DoxyCodeLine{09070\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09071\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR1\_PRTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09072\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_PRTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09073\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_PRTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09074\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_PRTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_PRTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09075\ }
\DoxyCodeLine{09076\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09077\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09078\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09079\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09080\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09081\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xCR1\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09082\ }
\DoxyCodeLine{09083\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_LSBFIRST\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09084\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_LSBFIRST\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09085\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09086\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_CKSTR\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09087\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_CKSTR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_CKSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09088\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_CKSTR\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_CKSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09089\ }
\DoxyCodeLine{09090\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09091\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR1\_SYNCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09092\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_SYNCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09093\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_SYNCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09094\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SYNCEN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR1\_SYNCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09095\ }
\DoxyCodeLine{09096\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MONO\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09097\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MONO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_MONO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09098\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MONO\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MONO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09099\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OUTDRIV\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09100\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OUTDRIV\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_OUTDRIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09101\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OUTDRIV\ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_OUTDRIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09102\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SAIEN\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09103\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SAIEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_SAIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09104\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_SAIEN\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_SAIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09105\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09106\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09107\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09108\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_NODIV\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{09109\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_NODIV\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_NODIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09110\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_NODIV\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_NODIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09111\ }
\DoxyCodeLine{09112\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09113\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_Msk\ \ \ \ \ \ \ \ (0x3FUL\ <<\ SAI\_xCR1\_MCKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09114\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MCKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09115\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_0\ \ \ \ \ \ \ \ \ \ (0x00100000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09116\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_1\ \ \ \ \ \ \ \ \ \ (0x00200000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09117\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_2\ \ \ \ \ \ \ \ \ \ (0x00400000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09118\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_3\ \ \ \ \ \ \ \ \ \ (0x00800000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09119\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_4\ \ \ \ \ \ \ \ \ \ (0x01000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09120\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKDIV\_5\ \ \ \ \ \ \ \ \ \ (0x02000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09121\ }
\DoxyCodeLine{09122\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OSR\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{09123\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OSR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_OSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09124\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_OSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_OSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09125\ }
\DoxyCodeLine{09126\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKEN\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{09127\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR1\_MCKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09128\ \textcolor{preprocessor}{\#define\ SAI\_xCR1\_MCKEN\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR1\_MCKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09129\ }
\DoxyCodeLine{09130\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SAI\_xCR2\ register\ \ *******************/}}
\DoxyCodeLine{09131\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09132\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09133\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_FTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09134\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09135\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09136\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FTH\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xCR2\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09137\ }
\DoxyCodeLine{09138\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FFLUSH\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09139\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FFLUSH\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_FFLUSH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09140\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_FFLUSH\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_FFLUSH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09141\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_TRIS\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09142\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_TRIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_TRIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09143\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_TRIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_TRIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09144\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09145\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_MUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09146\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_MUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09147\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTEVAL\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09148\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTEVAL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_MUTEVAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09149\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTEVAL\ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_MUTEVAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09150\ }
\DoxyCodeLine{09151\ }
\DoxyCodeLine{09152\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09153\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09154\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_MUTECNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09155\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09156\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09157\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09158\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09159\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09160\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_MUTECNT\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ SAI\_xCR2\_MUTECNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09161\ }
\DoxyCodeLine{09162\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_CPL\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09163\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_CPL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_CPL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09164\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_CPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_CPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09165\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09166\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_xCR2\_COMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09167\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xCR2\_COMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09168\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCR2\_COMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09169\ \textcolor{preprocessor}{\#define\ SAI\_xCR2\_COMP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xCR2\_COMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09170\ }
\DoxyCodeLine{09171\ }
\DoxyCodeLine{09172\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xFRCR\ register\ \ *******************/}}
\DoxyCodeLine{09173\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09174\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09175\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FRL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09176\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09177\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09178\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09179\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09180\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09181\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09182\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09183\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FRL\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ SAI\_xFRCR\_FRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09184\ }
\DoxyCodeLine{09185\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09186\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_Msk\ \ \ \ \ \ \ \ (0x7FUL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09187\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09188\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09189\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09190\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09191\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09192\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09193\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09194\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSALL\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ SAI\_xFRCR\_FSALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09195\ }
\DoxyCodeLine{09196\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSDEF\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09197\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSDEF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xFRCR\_FSDEF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09198\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSDEF\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSDEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09199\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSPOL\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{09200\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSPOL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xFRCR\_FSPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09201\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSPOL\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09202\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSOFF\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{09203\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSOFF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xFRCR\_FSOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09204\ \textcolor{preprocessor}{\#define\ SAI\_xFRCR\_FSOFF\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xFRCR\_FSOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09205\ }
\DoxyCodeLine{09206\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xSLOTR\ register\ \ *******************/}}
\DoxyCodeLine{09207\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09208\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_Msk\ \ \ \ \ \ \ (0x1FUL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09209\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\ \ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_FBOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09210\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09211\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09212\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09213\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09214\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_FBOFF\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ SAI\_xSLOTR\_FBOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09215\ }
\DoxyCodeLine{09216\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09217\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SAI\_xSLOTR\_SLOTSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09218\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_SLOTSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09219\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSLOTR\_SLOTSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09220\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTSZ\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xSLOTR\_SLOTSZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09221\ }
\DoxyCodeLine{09222\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09223\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_Msk\ \ \ \ \ \ (0xFUL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09224\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_NBSLOT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09225\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09226\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09227\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09228\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_NBSLOT\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ SAI\_xSLOTR\_NBSLOT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09229\ }
\DoxyCodeLine{09230\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTEN\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09231\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTEN\_Msk\ \ \ \ \ \ (0xFFFFUL\ <<\ SAI\_xSLOTR\_SLOTEN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09232\ \textcolor{preprocessor}{\#define\ SAI\_xSLOTR\_SLOTEN\ \ \ \ \ \ \ \ \ \ SAI\_xSLOTR\_SLOTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09233\ }
\DoxyCodeLine{09234\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SAI\_xIMR\ register\ \ *******************/}}
\DoxyCodeLine{09235\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_OVRUDRIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09236\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_OVRUDRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_OVRUDRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09237\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_OVRUDRIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_OVRUDRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09238\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_MUTEDETIE\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{09239\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_MUTEDETIE\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_MUTEDETIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09240\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_MUTEDETIE\ \ \ \ \ \ \ \ \ SAI\_xIMR\_MUTEDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09241\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_WCKCFGIE\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09242\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_WCKCFGIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_WCKCFGIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09243\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_WCKCFGIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_WCKCFGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09244\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_FREQIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09245\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_FREQIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_FREQIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09246\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_FREQIE\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_FREQIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09247\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_CNRDYIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09248\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_CNRDYIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_CNRDYIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09249\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_CNRDYIE\ \ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_CNRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09250\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_AFSDETIE\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09251\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_AFSDETIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_AFSDETIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09252\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_AFSDETIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_AFSDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09253\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_LFSDETIE\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09254\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_LFSDETIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xIMR\_LFSDETIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09255\ \textcolor{preprocessor}{\#define\ SAI\_xIMR\_LFSDETIE\ \ \ \ \ \ \ \ \ \ SAI\_xIMR\_LFSDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09256\ }
\DoxyCodeLine{09257\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SAI\_xSR\ register\ \ *******************/}}
\DoxyCodeLine{09258\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_OVRUDR\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09259\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_OVRUDR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_OVRUDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09260\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_OVRUDR\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_OVRUDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09261\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_MUTEDET\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09262\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_MUTEDET\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_MUTEDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09263\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_MUTEDET\ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_MUTEDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09264\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_WCKCFG\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09265\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_WCKCFG\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_WCKCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09266\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_WCKCFG\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_WCKCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09267\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09268\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09269\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09270\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_CNRDY\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09271\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_CNRDY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_CNRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09272\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_CNRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_CNRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09273\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_AFSDET\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09274\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_AFSDET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_AFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09275\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_AFSDET\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_AFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09276\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_LFSDET\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09277\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_LFSDET\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_LFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09278\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_LFSDET\ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_LFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09279\ }
\DoxyCodeLine{09280\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09281\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09282\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xSR\_FLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09283\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09284\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09285\ \textcolor{preprocessor}{\#define\ SAI\_xSR\_FLVL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_xSR\_FLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09286\ }
\DoxyCodeLine{09287\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xCLRFR\ register\ \ ******************/}}
\DoxyCodeLine{09288\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_COVRUDR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{09289\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_COVRUDR\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_COVRUDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09290\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_COVRUDR\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_COVRUDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09291\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CMUTEDET\_Pos\ \ \ \ (1U)}}
\DoxyCodeLine{09292\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CMUTEDET\_Msk\ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CMUTEDET\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09293\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CMUTEDET\ \ \ \ \ \ \ \ SAI\_xCLRFR\_CMUTEDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09294\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CWCKCFG\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{09295\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CWCKCFG\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CWCKCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09296\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CWCKCFG\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CWCKCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09297\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CFREQ\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09298\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CFREQ\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CFREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09299\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CFREQ\ \ \ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CFREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09300\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CCNRDY\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09301\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CCNRDY\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CCNRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09302\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CCNRDY\ \ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CCNRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09303\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CAFSDET\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{09304\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CAFSDET\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CAFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09305\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CAFSDET\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CAFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09306\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CLFSDET\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{09307\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CLFSDET\_Msk\ \ \ \ \ (0x1UL\ <<\ SAI\_xCLRFR\_CLFSDET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09308\ \textcolor{preprocessor}{\#define\ SAI\_xCLRFR\_CLFSDET\ \ \ \ \ \ \ \ \ SAI\_xCLRFR\_CLFSDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09309\ }
\DoxyCodeLine{09310\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_xDR\ register\ \ ******************/}}
\DoxyCodeLine{09311\ \textcolor{preprocessor}{\#define\ SAI\_xDR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09312\ \textcolor{preprocessor}{\#define\ SAI\_xDR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SAI\_xDR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09313\ \textcolor{preprocessor}{\#define\ SAI\_xDR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SAI\_xDR\_DATA\_Msk}}
\DoxyCodeLine{09314\ }
\DoxyCodeLine{09315\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_PDMCR\ register\ \ *******************/}}
\DoxyCodeLine{09316\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_PDMEN\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09317\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_PDMEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_PDMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09318\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_PDMEN\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_PDMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09319\ }
\DoxyCodeLine{09320\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09321\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ SAI\_PDMCR\_MICNBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09322\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_MICNBR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09323\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_MICNBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09324\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_MICNBR\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMCR\_MICNBR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09325\ }
\DoxyCodeLine{09326\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN1\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09327\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09328\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN1\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09329\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN2\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09330\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09331\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN2\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09332\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN3\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09333\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09334\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN3\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09335\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN4\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09336\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMCR\_CKEN4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09337\ \textcolor{preprocessor}{\#define\ SAI\_PDMCR\_CKEN4\ \ \ \ \ \ \ \ \ \ \ \ SAI\_PDMCR\_CKEN4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09338\ }
\DoxyCodeLine{09339\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SAI\_PDMDLY\ register\ \ ******************/}}
\DoxyCodeLine{09340\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09341\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09342\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09343\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09344\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09345\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM1L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09346\ }
\DoxyCodeLine{09347\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09348\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09349\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09350\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09351\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09352\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM1R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09353\ }
\DoxyCodeLine{09354\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09355\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09356\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM2L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09357\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09358\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09359\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM2L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09360\ }
\DoxyCodeLine{09361\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09362\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09363\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09364\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09365\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09366\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM2R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09367\ }
\DoxyCodeLine{09368\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{09369\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09370\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM3L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09371\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09372\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09373\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM3L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09374\ }
\DoxyCodeLine{09375\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09376\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09377\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09378\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09379\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09380\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM3R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09381\ }
\DoxyCodeLine{09382\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{09383\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09384\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM4L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09385\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09386\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09387\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4L\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM4L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09388\ }
\DoxyCodeLine{09389\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{09390\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09391\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\ \ \ \ \ \ \ \ \ \ SAI\_PDMDLY\_DLYM4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09392\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09393\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09394\ \textcolor{preprocessor}{\#define\ SAI\_PDMDLY\_DLYM4R\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SAI\_PDMDLY\_DLYM4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09395\ }
\DoxyCodeLine{09396\ }
\DoxyCodeLine{09397\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09398\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09399\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ (SPI)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09400\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09401\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09402\ \textcolor{comment}{/*}}
\DoxyCodeLine{09403\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32G4\ series)}}
\DoxyCodeLine{09404\ \textcolor{comment}{\ */}}
\DoxyCodeLine{09405\ \textcolor{preprocessor}{\#define\ SPI\_I2S\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09406\ }
\DoxyCodeLine{09407\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{09408\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09409\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09410\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09411\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09412\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09413\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09414\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09415\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09416\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09417\ }
\DoxyCodeLine{09418\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09419\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09420\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09421\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09422\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09423\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09424\ }
\DoxyCodeLine{09425\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09426\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09427\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09428\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09429\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09430\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09431\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09432\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09433\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09434\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09435\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09436\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09437\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09438\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09439\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09440\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09441\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09442\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09443\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09444\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09445\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09446\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09447\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09448\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09449\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09450\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09451\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09452\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{09453\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09454\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09455\ }
\DoxyCodeLine{09456\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{09457\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09458\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09459\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09460\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09461\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09462\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09463\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09464\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09465\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09466\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09467\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_NSSP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09468\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_NSSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09469\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09470\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09471\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09472\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09473\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09474\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09475\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09476\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09477\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09478\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09479\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09480\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09481\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09482\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09483\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_DS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09484\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09485\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09486\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09487\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_DS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ SPI\_CR2\_DS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09488\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09489\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRXTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09490\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRXTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09491\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{09492\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMARX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09493\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMARX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMARX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09494\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{09495\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_LDMATX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09496\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_LDMATX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_LDMATX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09497\ }
\DoxyCodeLine{09498\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ ********************/}}
\DoxyCodeLine{09499\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09500\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09501\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09502\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09503\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09504\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09505\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09506\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09507\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09508\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09509\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09510\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09511\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09512\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09513\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09514\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09515\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09516\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09517\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09518\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09519\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09520\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09521\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09522\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09523\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09524\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09525\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09526\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09527\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09528\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09529\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09530\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FRLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09531\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09532\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09533\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09534\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09535\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FTLVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_SR\_FTLVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09536\ }
\DoxyCodeLine{09537\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ ********************/}}
\DoxyCodeLine{09538\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09539\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09540\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09541\ }
\DoxyCodeLine{09542\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ ******************/}}
\DoxyCodeLine{09543\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09544\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09545\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09546\ }
\DoxyCodeLine{09547\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{09548\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09549\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09550\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09551\ }
\DoxyCodeLine{09552\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{09553\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09554\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09555\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09556\ }
\DoxyCodeLine{09557\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ *****************/}}
\DoxyCodeLine{09558\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09559\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09560\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09561\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09562\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09563\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09564\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09565\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09566\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09567\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09568\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09569\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09570\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09571\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09572\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09573\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09574\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{09575\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09576\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09577\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09578\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09579\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09580\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09581\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09582\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{09583\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09584\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09585\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09586\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09587\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09588\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{09589\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_ASTRTEN\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09590\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_ASTRTEN\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_ASTRTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09591\ }
\DoxyCodeLine{09592\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ *******************/}}
\DoxyCodeLine{09593\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09594\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09595\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09596\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09597\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09598\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09599\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09600\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09601\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09602\ }
\DoxyCodeLine{09603\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09604\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09605\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09606\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09607\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09608\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_MEMRMP\ register\ ***************/}}
\DoxyCodeLine{09609\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09610\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09611\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09612\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09613\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09614\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09615\ }
\DoxyCodeLine{09616\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_FB\_MODE\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09617\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_FB\_MODE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_FB\_MODE\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09618\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_FB\_MODE\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_FB\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09619\ }
\DoxyCodeLine{09620\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR1\ register\ ******************/}}
\DoxyCodeLine{09621\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09622\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_BOOSTEN\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09623\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_BOOSTEN\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_BOOSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09624\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ANASWVDD\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09625\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ANASWVDD\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_ANASWVDD\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09626\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_ANASWVDD\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_ANASWVDD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09627\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{09628\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{09629\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09630\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{09631\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{09632\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09633\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{09634\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{09635\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09636\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{09637\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{09638\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09639\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{09640\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C1\_FMP\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09641\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C1\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C1\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09642\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{09643\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C2\_FMP\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09644\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C2\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C2\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09645\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{09646\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR1\_I2C3\_FMP\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09647\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_I2C3\_FMP\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR1\_I2C3\_FMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09648\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_0\ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09649\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_1\ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09650\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_2\ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09651\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_3\ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09652\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_4\ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09653\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR1\_FPU\_IE\_5\ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09654\ }
\DoxyCodeLine{09655\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR1\ register\ \ ***************/}}
\DoxyCodeLine{09656\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09657\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI0\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09658\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09659\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09660\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI1\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09661\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09662\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09663\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI2\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09664\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09665\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09666\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR1\_EXTI3\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09667\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09668\ }
\DoxyCodeLine{09672\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09673\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09674\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09675\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09676\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09677\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09678\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09679\ }
\DoxyCodeLine{09683\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09684\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09685\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09686\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09687\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09688\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09689\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09690\ }
\DoxyCodeLine{09694\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09695\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09696\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09697\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09698\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09699\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09700\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09701\ }
\DoxyCodeLine{09705\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09706\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09707\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09708\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09709\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09710\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09711\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00006000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09712\ }
\DoxyCodeLine{09713\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR2\ register\ \ ***************/}}
\DoxyCodeLine{09714\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09715\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI4\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09716\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09717\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09718\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI5\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09719\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09720\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09721\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI6\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09722\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09723\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09724\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR2\_EXTI7\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09725\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09726\ }
\DoxyCodeLine{09730\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09731\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09732\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09733\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09734\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09735\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09736\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09737\ }
\DoxyCodeLine{09741\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09742\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09743\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09744\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09745\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09746\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09747\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09748\ }
\DoxyCodeLine{09752\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09753\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09754\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09755\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09756\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09757\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09758\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09759\ }
\DoxyCodeLine{09763\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09764\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09765\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09766\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09767\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09768\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09769\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00006000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09770\ }
\DoxyCodeLine{09771\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR3\ register\ \ ***************/}}
\DoxyCodeLine{09772\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09773\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI8\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09774\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09775\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09776\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI9\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09777\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09778\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09779\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI10\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09780\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09781\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09782\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR3\_EXTI11\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09783\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09784\ }
\DoxyCodeLine{09788\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09789\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09790\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09791\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09792\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09793\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09794\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09795\ }
\DoxyCodeLine{09799\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09800\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09801\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09802\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09803\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09804\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09805\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000060U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09806\ }
\DoxyCodeLine{09810\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09811\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09812\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09813\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09814\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09815\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09816\ }
\DoxyCodeLine{09820\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09821\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09822\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09823\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09824\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09825\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09826\ }
\DoxyCodeLine{09827\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR4\ register\ \ ***************/}}
\DoxyCodeLine{09828\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09829\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI12\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09830\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09831\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09832\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI13\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09833\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09834\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09835\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI14\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09836\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09837\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09838\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ SYSCFG\_EXTICR4\_EXTI15\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09839\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09840\ }
\DoxyCodeLine{09844\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09845\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09846\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09847\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09848\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09849\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000005U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09850\ }
\DoxyCodeLine{09854\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09855\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09856\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09857\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000030U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09858\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09859\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000050U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09860\ }
\DoxyCodeLine{09864\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09865\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09866\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00000200U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09867\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09868\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09869\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09870\ }
\DoxyCodeLine{09874\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PA\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09875\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PB\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09876\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PC\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09877\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PD\ \ \ \ \ \ \ \ \ \ \ \ (0x00003000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09878\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PE\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09879\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PF\ \ \ \ \ \ \ \ \ \ \ \ (0x00005000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09880\ }
\DoxyCodeLine{09881\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_SCSR\ register\ \ ****************/}}
\DoxyCodeLine{09882\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMER\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09883\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMER\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_CCMER\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09884\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMER\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_CCMER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09885\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMBSY\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09886\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMBSY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SCSR\_CCMBSY\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09887\ \textcolor{preprocessor}{\#define\ SYSCFG\_SCSR\_CCMBSY\ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SCSR\_CCMBSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09888\ }
\DoxyCodeLine{09889\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CFGR2\ register\ \ ****************/}}
\DoxyCodeLine{09890\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09891\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_CLL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09892\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_CLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09893\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09894\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPL\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09895\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09896\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09897\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_PVDL\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09898\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_PVDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09899\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09900\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_ECCL\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09901\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_ECCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09902\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09903\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CFGR2\_SPF\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09904\ \textcolor{preprocessor}{\#define\ SYSCFG\_CFGR2\_SPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_SPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09905\ }
\DoxyCodeLine{09906\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_SWPR\ register\ \ ****************/}}
\DoxyCodeLine{09907\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09908\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE0\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09909\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE0\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09910\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09911\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE1\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09912\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE1\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09913\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09914\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE2\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09915\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE2\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09916\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09917\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE3\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09918\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE3\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09919\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09920\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE4\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09921\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE4\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09922\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09923\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE5\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09924\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE5\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09925\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{09926\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE6\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09927\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE6\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09928\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09929\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE7\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09930\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE7\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09931\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09932\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE8\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09933\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE8\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09934\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{09935\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_SWPR\_PAGE9\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09936\ \textcolor{preprocessor}{\#define\ SYSCFG\_SWPR\_PAGE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (SYSCFG\_SWPR\_PAGE9\_Msk)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09937\ }
\DoxyCodeLine{09938\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_SKR\ register\ \ ****************/}}
\DoxyCodeLine{09939\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09940\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SYSCFG\_SKR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09941\ \textcolor{preprocessor}{\#define\ SYSCFG\_SKR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_SKR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09942\ }
\DoxyCodeLine{09943\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09944\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09945\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09946\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{09947\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{09948\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{09949\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09950\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09951\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09952\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{09953\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09954\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09955\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09956\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09957\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09958\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09959\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09960\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09961\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{09962\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09963\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09964\ }
\DoxyCodeLine{09965\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{09966\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09967\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09968\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09969\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09970\ }
\DoxyCodeLine{09971\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{09972\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09973\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09974\ }
\DoxyCodeLine{09975\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{09976\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09977\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09978\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09979\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09980\ }
\DoxyCodeLine{09981\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{09982\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UIFREMAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09983\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UIFREMAP\ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UIFREMAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09984\ }
\DoxyCodeLine{09985\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DITHEN\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{09986\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DITHEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DITHEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09987\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DITHEN\ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DITHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09988\ }
\DoxyCodeLine{09989\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{09990\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{09991\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09992\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09993\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{09994\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09995\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09996\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{09997\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09998\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{09999\ }
\DoxyCodeLine{10000\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10001\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x200007UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10002\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10003\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000001UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10004\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000002UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10005\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x000004UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10006\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x200000UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10007\ }
\DoxyCodeLine{10008\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10009\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10010\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10011\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10012\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10013\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10014\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10015\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10016\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10017\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10018\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10019\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10020\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10021\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10022\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10023\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10024\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10025\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10026\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10027\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10028\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10029\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10030\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10031\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10032\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4N\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10033\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10034\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10035\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10036\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10037\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10038\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{10039\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10040\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10041\ }
\DoxyCodeLine{10042\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10043\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10044\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10045\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10046\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10047\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10048\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CR2\_MMS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10049\ }
\DoxyCodeLine{10050\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ *******************/}}
\DoxyCodeLine{10051\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10052\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x10007UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10053\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10054\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10055\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10056\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10057\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10058\ }
\DoxyCodeLine{10059\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10060\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_OCCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10061\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_OCCS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_OCCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10062\ }
\DoxyCodeLine{10063\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10064\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x30007UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10065\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10066\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10067\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10068\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10069\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10070\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10071\ }
\DoxyCodeLine{10072\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10073\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10074\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10075\ }
\DoxyCodeLine{10076\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10077\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10078\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10079\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10080\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10081\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10082\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10083\ }
\DoxyCodeLine{10084\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10085\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10086\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10087\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10088\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10089\ }
\DoxyCodeLine{10090\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10091\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10092\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10093\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10094\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10095\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10096\ }
\DoxyCodeLine{10097\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPE\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10098\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMSPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10099\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMSPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10100\ }
\DoxyCodeLine{10101\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPS\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{10102\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMSPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10103\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMSPS\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMSPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10104\ }
\DoxyCodeLine{10105\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ *******************/}}
\DoxyCodeLine{10106\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10107\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10108\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10109\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10110\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10111\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10112\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10113\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10114\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10115\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10116\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10117\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10118\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10119\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10120\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10121\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10122\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10123\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10124\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10125\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10126\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10127\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10128\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10129\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10130\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10131\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10132\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10133\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10134\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10135\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10136\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10137\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10138\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10139\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10140\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10141\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10142\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10143\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10144\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10145\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10146\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10147\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10148\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10149\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10150\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10151\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IDXIE\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10152\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IDXIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_IDXIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10153\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IDXIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IDXIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10154\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_DIRIE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10155\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_DIRIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_DIRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10156\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_DIRIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_DIRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10157\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IERRIE\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{10158\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_IERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10159\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_IERRIE\ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_IERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10160\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TERRIE\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{10161\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10162\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TERRIE\ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10163\ }
\DoxyCodeLine{10164\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ ********************/}}
\DoxyCodeLine{10165\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10166\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10167\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10168\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10169\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10170\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10171\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10172\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10173\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10174\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10175\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10176\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10177\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10178\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10179\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10180\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10181\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10182\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10183\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10184\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10185\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10186\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10187\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10188\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10189\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10190\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_B2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10191\ \textcolor{preprocessor}{\#define\ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10192\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10193\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10194\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10195\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10196\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10197\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10198\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10199\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10200\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10201\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10202\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10203\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10204\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10205\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_SBIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10206\ \textcolor{preprocessor}{\#define\ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10207\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10208\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC5IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10209\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10210\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10211\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC6IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10212\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10213\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IDXF\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10214\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IDXF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_IDXF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10215\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IDXF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IDXF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10216\ \textcolor{preprocessor}{\#define\ TIM\_SR\_DIRF\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10217\ \textcolor{preprocessor}{\#define\ TIM\_SR\_DIRF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_DIRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10218\ \textcolor{preprocessor}{\#define\ TIM\_SR\_DIRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_DIRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10219\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IERRF\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{10220\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_IERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10221\ \textcolor{preprocessor}{\#define\ TIM\_SR\_IERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_IERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10222\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TERRF\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{10223\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TERRF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TERRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10224\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TERRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TERRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10225\ }
\DoxyCodeLine{10226\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ ********************/}}
\DoxyCodeLine{10227\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10228\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10229\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10230\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10231\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10232\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10233\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10234\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10235\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10236\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10237\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10238\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10239\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10240\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10241\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10242\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10243\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10244\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10245\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10246\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10247\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10248\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10249\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10250\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10251\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10252\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_B2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10253\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_B2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_B2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10254\ }
\DoxyCodeLine{10255\ }
\DoxyCodeLine{10256\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ *******************/}}
\DoxyCodeLine{10257\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10258\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10259\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10260\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10261\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10262\ }
\DoxyCodeLine{10263\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10264\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10265\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10266\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10267\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10268\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10269\ }
\DoxyCodeLine{10270\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10271\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10272\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10273\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10274\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10275\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10276\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10277\ }
\DoxyCodeLine{10278\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10279\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10280\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10281\ }
\DoxyCodeLine{10282\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10283\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10284\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10285\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10286\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10287\ }
\DoxyCodeLine{10288\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10289\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10290\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10291\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10292\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10293\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10294\ }
\DoxyCodeLine{10295\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10296\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10297\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10298\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10299\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10300\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10301\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10302\ }
\DoxyCodeLine{10303\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10304\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10305\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10306\ }
\DoxyCodeLine{10307\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{10308\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10309\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10310\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10311\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10312\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10313\ }
\DoxyCodeLine{10314\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10315\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10316\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10317\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10318\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10319\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10320\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10321\ }
\DoxyCodeLine{10322\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10323\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10324\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10325\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10326\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10327\ }
\DoxyCodeLine{10328\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10329\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10330\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10331\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10332\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10333\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10334\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10335\ }
\DoxyCodeLine{10336\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ *******************/}}
\DoxyCodeLine{10337\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10338\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10339\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10340\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10341\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10342\ }
\DoxyCodeLine{10343\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10344\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10345\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10346\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10347\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10348\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10349\ }
\DoxyCodeLine{10350\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10351\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10352\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10353\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10354\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10355\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10356\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10357\ }
\DoxyCodeLine{10358\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10359\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10360\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10361\ }
\DoxyCodeLine{10362\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10363\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10364\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10365\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10366\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10367\ }
\DoxyCodeLine{10368\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10369\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10370\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10371\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10372\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10373\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10374\ }
\DoxyCodeLine{10375\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10376\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10377\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10378\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10379\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10380\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10381\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10382\ }
\DoxyCodeLine{10383\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10384\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10385\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10386\ }
\DoxyCodeLine{10387\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{10388\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10389\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10390\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10391\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10392\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10393\ }
\DoxyCodeLine{10394\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10395\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10396\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10397\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10398\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10399\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10400\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10401\ }
\DoxyCodeLine{10402\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10403\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10404\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10405\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10406\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10407\ }
\DoxyCodeLine{10408\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10409\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10410\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10411\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10412\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10413\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10414\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10415\ }
\DoxyCodeLine{10416\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR3\ register\ \ *******************/}}
\DoxyCodeLine{10417\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10418\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10419\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10420\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10421\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10422\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10423\ }
\DoxyCodeLine{10424\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10425\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10426\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10427\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10428\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10429\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10430\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC5M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10431\ }
\DoxyCodeLine{10432\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10433\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC5CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10434\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC5CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC5CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10435\ }
\DoxyCodeLine{10436\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10437\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10438\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10439\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10440\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10441\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10442\ }
\DoxyCodeLine{10443\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10444\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ (0x1007UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10445\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10446\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_0\ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10447\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_1\ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10448\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_2\ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10449\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6M\_3\ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ TIM\_CCMR3\_OC6M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10450\ }
\DoxyCodeLine{10451\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10452\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR3\_OC6CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10453\ \textcolor{preprocessor}{\#define\ TIM\_CCMR3\_OC6CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR3\_OC6CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10454\ }
\DoxyCodeLine{10455\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ *******************/}}
\DoxyCodeLine{10456\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10457\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10458\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10459\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10460\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10461\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10462\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10463\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10464\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10465\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10466\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10467\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10468\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10469\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10470\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10471\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10472\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10473\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10474\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10475\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10476\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10477\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{10478\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10479\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10480\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10481\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10482\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10483\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10484\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10485\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10486\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10487\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10488\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10489\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10490\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10491\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10492\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10493\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10494\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10495\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10496\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10497\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10498\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NE\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10499\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10500\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10501\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10502\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10503\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10504\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10505\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10506\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10507\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10508\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC5P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10509\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC5P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC5P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10510\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10511\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10512\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10513\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10514\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC6P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10515\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC6P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC6P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10516\ }
\DoxyCodeLine{10517\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ ********************/}}
\DoxyCodeLine{10518\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10519\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10520\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10521\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{10522\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CNT\_UIFCPY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10523\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_UIFCPY\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_UIFCPY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10524\ }
\DoxyCodeLine{10525\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ ********************/}}
\DoxyCodeLine{10526\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10527\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10528\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10529\ }
\DoxyCodeLine{10530\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ ********************/}}
\DoxyCodeLine{10531\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10532\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10533\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10534\ }
\DoxyCodeLine{10535\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ ********************/}}
\DoxyCodeLine{10536\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10537\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10538\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10539\ }
\DoxyCodeLine{10540\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ *******************/}}
\DoxyCodeLine{10541\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10542\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10543\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10544\ }
\DoxyCodeLine{10545\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ *******************/}}
\DoxyCodeLine{10546\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10547\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10548\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10549\ }
\DoxyCodeLine{10550\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ *******************/}}
\DoxyCodeLine{10551\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10552\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10553\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10554\ }
\DoxyCodeLine{10555\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ *******************/}}
\DoxyCodeLine{10556\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10557\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10558\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10559\ }
\DoxyCodeLine{10560\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR5\ register\ \ *******************/}}
\DoxyCodeLine{10561\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10562\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CCR5\_CCR5\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10563\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_CCR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10564\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{10565\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10566\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10567\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{10568\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10569\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10570\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Pos\ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{10571\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCR5\_GC5C3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10572\ \textcolor{preprocessor}{\#define\ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10573\ }
\DoxyCodeLine{10574\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR6\ register\ \ *******************/}}
\DoxyCodeLine{10575\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10576\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR6\_CCR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10577\ \textcolor{preprocessor}{\#define\ TIM\_CCR6\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR6\_CCR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10578\ }
\DoxyCodeLine{10579\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ *******************/}}
\DoxyCodeLine{10580\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10581\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10582\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10583\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10584\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10585\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10586\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10587\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10588\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10589\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10590\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10591\ }
\DoxyCodeLine{10592\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10593\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10594\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10595\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10596\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10597\ }
\DoxyCodeLine{10598\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10599\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10600\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10601\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10602\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10603\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10604\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10605\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10606\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10607\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10608\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10609\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10610\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10611\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10612\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10613\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{10614\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10615\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10616\ }
\DoxyCodeLine{10617\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10618\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10619\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10620\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10621\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_BDTR\_BK2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10622\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2F\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10623\ }
\DoxyCodeLine{10624\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10625\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10626\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10627\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{10628\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10629\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10630\ }
\DoxyCodeLine{10631\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{10632\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKDSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10633\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKDSRM\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKDSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10634\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{10635\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2DSRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10636\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2DSRM\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2DSRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10637\ }
\DoxyCodeLine{10638\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{10639\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKBID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10640\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKBID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10641\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{10642\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BK2BID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10643\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2BID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10644\ }
\DoxyCodeLine{10645\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ ********************/}}
\DoxyCodeLine{10646\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10647\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10648\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10649\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10650\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10651\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10652\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10653\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10654\ }
\DoxyCodeLine{10655\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10656\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10657\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10658\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10659\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10660\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10661\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10662\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10663\ }
\DoxyCodeLine{10664\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF1\ register\ \ *******************/}}
\DoxyCodeLine{10665\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10666\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10667\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINE\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10668\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10669\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10670\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10671\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10672\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10673\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10674\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3E\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10675\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10676\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10677\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4E\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10678\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10679\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4E\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10680\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10681\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKINP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10682\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKINP\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKINP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10683\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10684\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10685\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP1P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10686\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10687\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10688\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP2P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10689\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3P\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10690\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10691\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP3P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10692\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4P\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10693\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_BKCMP4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10694\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_BKCMP4P\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_BKCMP4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10695\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{10696\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10697\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\ \ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10698\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10699\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10700\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10701\ \textcolor{preprocessor}{\#define\ TIM1\_AF1\_ETRSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM1\_AF1\_ETRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10702\ }
\DoxyCodeLine{10703\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM1\_AF2\ register\ \ *********************/}}
\DoxyCodeLine{10704\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10705\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10706\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INE\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10707\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10708\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10709\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10710\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10711\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10712\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10713\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3E\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10714\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10715\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10716\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4E\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10717\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4E\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10718\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4E\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10719\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10720\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2INP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10721\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2INP\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2INP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10722\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{10723\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10724\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP1P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10725\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{10726\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10727\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP2P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10728\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3P\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{10729\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10730\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP3P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10731\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4P\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10732\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4P\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_BK2CMP4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10733\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_BK2CMP4P\ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_BK2CMP4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10734\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10735\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10736\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\ \ \ \ \ \ \ \ \ \ \ \ TIM1\_AF2\_OCRSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10737\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10738\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10739\ \textcolor{preprocessor}{\#define\ TIM1\_AF2\_OCRSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM1\_AF2\_OCRSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10740\ }
\DoxyCodeLine{10741\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_OR\ register\ \ *********************/}}
\DoxyCodeLine{10742\ \textcolor{preprocessor}{\#define\ TIM\_OR\_HSE32EN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10743\ \textcolor{preprocessor}{\#define\ TIM\_OR\_HSE32EN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_HSE32EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10744\ \textcolor{preprocessor}{\#define\ TIM\_OR\_HSE32EN\ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_HSE32EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10745\ }
\DoxyCodeLine{10746\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_TISEL\ register\ \ *********************/}}
\DoxyCodeLine{10747\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10748\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10749\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI1SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10750\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10751\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10752\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10753\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI1SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI1SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10754\ }
\DoxyCodeLine{10755\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{10756\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10757\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI2SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10758\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10759\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10760\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10761\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI2SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI2SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10762\ }
\DoxyCodeLine{10763\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10764\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10765\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI3SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10766\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10767\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10768\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10769\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI3SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI3SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10770\ }
\DoxyCodeLine{10771\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10772\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_Msk\ \ \ \ \ \ (0xFUL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10773\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\ \ \ \ \ \ \ \ \ \ TIM\_TISEL\_TI4SEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10774\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10775\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10776\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10777\ \textcolor{preprocessor}{\#define\ TIM\_TISEL\_TI4SEL\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_TISEL\_TI4SEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10778\ }
\DoxyCodeLine{10779\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DTR2\ register\ \ *********************/}}
\DoxyCodeLine{10780\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10781\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10782\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\ \ \ \ \ \ \ \ \ \ TIM\_DTR2\_DTGF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10783\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10784\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10785\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10786\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10787\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10788\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10789\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10790\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTGF\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_DTR2\_DTGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10791\ }
\DoxyCodeLine{10792\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTAE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10793\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTAE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_DTR2\_DTAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10794\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTAE\ \ \ \ \ \ \ \ \ \ TIM\_DTR2\_DTAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10795\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTPE\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10796\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTPE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_DTR2\_DTPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10797\ \textcolor{preprocessor}{\#define\ TIM\_DTR2\_DTPE\ \ \ \ \ \ \ \ \ \ TIM\_DTR2\_DTPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10798\ }
\DoxyCodeLine{10799\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ECR\ register\ \ *********************/}}
\DoxyCodeLine{10800\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10801\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_ECR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10802\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IE\ \ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10803\ }
\DoxyCodeLine{10804\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10805\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_ECR\_IDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10806\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10807\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_IDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10808\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IDIR\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_IDIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10809\ }
\DoxyCodeLine{10810\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_FIDX\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10811\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_FIDX\_Msk\ \ \ \ \ \ (0x1UL\ <<\ TIM\_ECR\_FIDX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10812\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_FIDX\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_FIDX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10813\ }
\DoxyCodeLine{10814\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10815\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_ECR\_IPOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10816\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\ \ \ \ \ \ \ \ \ \ TIM\_ECR\_IPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10817\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_IPOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10818\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_IPOS\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_IPOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10819\ }
\DoxyCodeLine{10820\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{10821\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10822\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\ \ \ \ \ \ \ \ \ \ \ \ TIM\_ECR\_PW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10823\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10824\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10825\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10826\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10827\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10828\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10829\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10830\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PW\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_ECR\_PW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10831\ }
\DoxyCodeLine{10832\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{10833\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_Msk\ \ \ \ (0x7UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10834\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\ \ \ \ \ \ \ \ TIM\_ECR\_PWPRSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10835\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_0\ \ \ \ \ \ (0x01UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10836\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_1\ \ \ \ \ \ (0x02UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10837\ \textcolor{preprocessor}{\#define\ TIM\_ECR\_PWPRSC\_2\ \ \ \ \ \ (0x04UL\ <<\ TIM\_ECR\_PWPRSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10838\ }
\DoxyCodeLine{10839\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ *******************/}}
\DoxyCodeLine{10840\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10841\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10842\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10843\ }
\DoxyCodeLine{10844\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10845\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10846\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Low\ Power\ Timer\ (LPTIM)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10847\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{10848\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10849\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ISR\ register\ \ *******************/}}
\DoxyCodeLine{10850\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10851\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10852\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10853\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10854\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARRM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10855\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10856\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10857\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_EXTTRIG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10858\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_EXTTRIG\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_EXTTRIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10859\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10860\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_CMPOK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10861\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_CMPOK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPOK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10862\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10863\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_ARROK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10864\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_ARROK\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARROK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10865\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10866\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_UP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10867\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_UP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10868\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10869\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ISR\_DOWN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10870\ \textcolor{preprocessor}{\#define\ LPTIM\_ISR\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_DOWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10871\ }
\DoxyCodeLine{10872\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{10873\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10874\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10875\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPMCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10876\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10877\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARRMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10878\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARRMCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARRMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10879\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{10880\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_EXTTRIGCF\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10881\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_EXTTRIGCF\ \ \ \ \ \ \ \ \ LPTIM\_ICR\_EXTTRIGCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10882\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10883\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_CMPOKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10884\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_CMPOKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_CMPOKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10885\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10886\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_ARROKCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10887\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_ARROKCF\ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_ARROKCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10888\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10889\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_UPCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10890\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_UPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_UPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10891\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10892\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_ICR\_DOWNCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10893\ \textcolor{preprocessor}{\#define\ LPTIM\_ICR\_DOWNCF\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ICR\_DOWNCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10894\ }
\DoxyCodeLine{10895\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_IER\ register\ ********************/}}
\DoxyCodeLine{10896\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10897\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10898\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPMIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10899\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10900\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARRMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10901\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARRMIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARRMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10902\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{10903\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_EXTTRIGIE\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10904\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_EXTTRIGIE\ \ \ \ \ \ \ \ \ LPTIM\_IER\_EXTTRIGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10905\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10906\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_CMPOKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10907\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_CMPOKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPOKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10908\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10909\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_ARROKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10910\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_ARROKIE\ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARROKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10911\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{10912\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_UPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10913\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_UPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_UPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10914\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10915\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_IER\_DOWNIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10916\ \textcolor{preprocessor}{\#define\ LPTIM\_IER\_DOWNIE\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_DOWNIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10917\ }
\DoxyCodeLine{10918\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CFGR\ register\ *******************/}}
\DoxyCodeLine{10919\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10920\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10921\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKSEL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10922\ }
\DoxyCodeLine{10923\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10924\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10925\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10926\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10927\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKPOL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10928\ }
\DoxyCodeLine{10929\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10930\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10931\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10932\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10933\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_CKFLT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_CKFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10934\ }
\DoxyCodeLine{10935\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{10936\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10937\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10938\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10939\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRGFLT\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRGFLT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10940\ }
\DoxyCodeLine{10941\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{10942\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10943\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10944\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10945\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10946\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRESC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_CFGR\_PRESC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10947\ }
\DoxyCodeLine{10948\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{10949\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ (0x10007UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10950\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10951\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_0\ \ \ \ \ \ \ \ (0x00001UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10952\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_1\ \ \ \ \ \ \ \ (0x00002UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10953\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_2\ \ \ \ \ \ \ \ (0x00004UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10954\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGSEL\_3\ \ \ \ \ \ \ \ (0x10000UL\ <<\ LPTIM\_CFGR\_TRIGSEL\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10955\ }
\DoxyCodeLine{10956\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{10957\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10958\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10959\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10960\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TRIGEN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ LPTIM\_CFGR\_TRIGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10961\ }
\DoxyCodeLine{10962\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{10963\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_TIMOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10964\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_TIMOUT\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TIMOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10965\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{10966\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10967\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10968\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{10969\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_WAVPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10970\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_WAVPOL\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10971\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{10972\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_PRELOAD\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10973\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_PRELOAD\ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRELOAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10974\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{10975\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_COUNTMODE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10976\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_COUNTMODE\ \ \ \ \ \ \ \ LPTIM\_CFGR\_COUNTMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10977\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{10978\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CFGR\_ENC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10979\ \textcolor{preprocessor}{\#define\ LPTIM\_CFGR\_ENC\ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_ENC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10980\ }
\DoxyCodeLine{10981\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CR\ register\ \ ********************/}}
\DoxyCodeLine{10982\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{10983\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10984\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10985\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{10986\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_SNGSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10987\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_SNGSTRT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_SNGSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10988\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{10989\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_CNTSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10990\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_CNTSTRT\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_CNTSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10991\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{10992\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_COUNTRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10993\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_COUNTRST\ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_COUNTRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10994\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{10995\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_CR\_RSTARE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10996\ \textcolor{preprocessor}{\#define\ LPTIM\_CR\_RSTARE\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CR\_RSTARE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{10997\ }
\DoxyCodeLine{10998\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CMP\ register\ \ *******************/}}
\DoxyCodeLine{10999\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11000\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CMP\_CMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11001\ \textcolor{preprocessor}{\#define\ LPTIM\_CMP\_CMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CMP\_CMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11002\ }
\DoxyCodeLine{11003\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_ARR\ register\ \ *******************/}}
\DoxyCodeLine{11004\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11005\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11006\ \textcolor{preprocessor}{\#define\ LPTIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11007\ }
\DoxyCodeLine{11008\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_CNT\ register\ \ *******************/}}
\DoxyCodeLine{11009\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11010\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ LPTIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11011\ \textcolor{preprocessor}{\#define\ LPTIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11012\ }
\DoxyCodeLine{11013\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ LPTIM\_OR\ register\ \ *******************/}}
\DoxyCodeLine{11014\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11015\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xDUL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11016\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_IN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11017\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11018\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11019\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ LPTIM\_OR\_IN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11020\ }
\DoxyCodeLine{11021\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11022\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x19UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11023\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_IN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11024\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11025\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11026\ \textcolor{preprocessor}{\#define\ LPTIM\_OR\_IN2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ LPTIM\_OR\_IN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11027\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11028\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11029\ \textcolor{comment}{/*\ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ (USART)\ \ \ \ \ \ \ */}}
\DoxyCodeLine{11030\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11031\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11032\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{11033\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11034\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11035\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11036\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11037\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UESM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11038\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UESM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UESM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11039\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11040\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11041\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11042\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11043\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11044\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11045\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11046\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11047\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11048\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11049\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11050\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11051\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Pos\ USART\_CR1\_RXNEIE\_Pos}}
\DoxyCodeLine{11052\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\_Msk\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11053\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_RXFNEIE\ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11054\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11055\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11056\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11057\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11058\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11059\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11060\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Pos\ \ USART\_CR1\_TXEIE\_Pos}}
\DoxyCodeLine{11061\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\_Msk\ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11062\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_TXFNFIE\ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11063\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11064\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11065\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11066\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11067\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11068\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11069\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11070\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11071\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11072\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11073\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11074\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11075\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11076\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10001UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11077\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11078\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11079\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11080\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11081\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11082\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_MME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11083\ \textcolor{preprocessor}{\#define\ USART\_CR1\_MME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_MME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11084\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11085\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_CMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11086\ \textcolor{preprocessor}{\#define\ USART\_CR1\_CMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_CMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11087\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11088\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11089\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11090\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11091\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11092\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11093\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11094\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11095\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11096\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11097\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11098\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{11099\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11100\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_DEAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11101\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11102\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11103\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11104\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11105\ \textcolor{preprocessor}{\#define\ USART\_CR1\_DEAT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_CR1\_DEAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11106\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Pos\ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{11107\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RTOIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11108\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RTOIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RTOIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11109\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Pos\ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{11110\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_EOBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11111\ \textcolor{preprocessor}{\#define\ USART\_CR1\_EOBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_EOBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11112\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{11113\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11114\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11115\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Pos\ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{11116\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_FIFOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11117\ \textcolor{preprocessor}{\#define\ USART\_CR1\_FIFOEN\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_FIFOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11118\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Pos\ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{11119\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXFEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11120\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXFEIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXFEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11121\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Pos\ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{11122\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXFFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11123\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXFFIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXFFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11124\ }
\DoxyCodeLine{11125\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{11126\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11127\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SLVEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11128\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SLVEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SLVEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11129\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11130\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DIS\_NSS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11131\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DIS\_NSS\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DIS\_NSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11132\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11133\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ADDM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11134\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADDM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADDM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11135\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11136\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11137\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11138\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11139\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11140\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11141\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11142\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11143\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11144\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11145\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11146\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11147\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11148\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11149\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11150\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11151\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11152\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11153\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11154\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11155\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11156\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11157\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11158\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11159\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11160\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11161\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11162\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_SWAP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11163\ \textcolor{preprocessor}{\#define\ USART\_CR2\_SWAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_SWAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11164\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11165\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11166\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11167\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{11168\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_TXINV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11169\ \textcolor{preprocessor}{\#define\ USART\_CR2\_TXINV\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_TXINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11170\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{11171\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_DATAINV\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11172\ \textcolor{preprocessor}{\#define\ USART\_CR2\_DATAINV\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_DATAINV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11173\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{11174\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_MSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11175\ \textcolor{preprocessor}{\#define\ USART\_CR2\_MSBFIRST\ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_MSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11176\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{11177\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11178\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11179\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{11180\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11181\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ABRMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11182\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11183\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ABRMODE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_ABRMODE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11184\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{11185\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_RTOEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11186\ \textcolor{preprocessor}{\#define\ USART\_CR2\_RTOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_RTOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11187\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11188\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11189\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11190\ }
\DoxyCodeLine{11191\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{11192\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11193\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11194\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11195\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11196\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11197\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11198\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11199\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11200\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11201\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11202\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11203\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11204\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11205\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11206\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11207\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11208\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11209\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11210\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11211\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11212\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11213\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11214\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11215\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11216\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11217\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11218\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11219\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11220\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11221\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11222\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11223\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11224\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11225\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11226\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11227\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11228\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11229\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_OVRDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11230\ \textcolor{preprocessor}{\#define\ USART\_CR3\_OVRDIS\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_OVRDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11231\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11232\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DDRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11233\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DDRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DDRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11234\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11235\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11236\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11237\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11238\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11239\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11240\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{11241\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11242\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCARCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11243\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11244\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11245\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCARCNT\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_SCARCNT\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11246\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{11247\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11248\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11249\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11250\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_WUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11251\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{11252\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_WUFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11253\ \textcolor{preprocessor}{\#define\ USART\_CR3\_WUFIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_WUFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11254\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{11255\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11256\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11257\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11258\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TCBGTIE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11259\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TCBGTIE\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TCBGTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11260\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Pos\ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{11261\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11262\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11263\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11264\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11265\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_RXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11266\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{11267\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RXFTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11268\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RXFTIE\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RXFTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11269\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{11270\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11271\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_TXFTCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11272\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11273\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11274\ \textcolor{preprocessor}{\#define\ USART\_CR3\_TXFTCFG\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USART\_CR3\_TXFTCFG\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11275\ }
\DoxyCodeLine{11276\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{11277\ \textcolor{preprocessor}{\#define\ USART\_BRR\_LPUART\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11278\ \textcolor{preprocessor}{\#define\ USART\_BRR\_LPUART\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ USART\_BRR\_LPUART\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11279\ \textcolor{preprocessor}{\#define\ USART\_BRR\_LPUART\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_BRR\_LPUART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11280\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11281\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USART\_BRR\_BRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11282\ \textcolor{preprocessor}{\#define\ USART\_BRR\_BRR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_BRR\_BRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11283\ }
\DoxyCodeLine{11284\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{11285\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11286\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11287\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11288\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11289\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11290\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11291\ }
\DoxyCodeLine{11292\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RTOR\ register\ \ *****************/}}
\DoxyCodeLine{11293\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11294\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFUL\ <<\ USART\_RTOR\_RTO\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11295\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_RTO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_RTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11296\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11297\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_RTOR\_BLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11298\ \textcolor{preprocessor}{\#define\ USART\_RTOR\_BLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RTOR\_BLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11299\ }
\DoxyCodeLine{11300\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RQR\ register\ \ ******************/}}
\DoxyCodeLine{11301\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11302\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_ABRRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11303\ \textcolor{preprocessor}{\#define\ USART\_RQR\_ABRRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_ABRRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11304\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11305\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_SBKRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11306\ \textcolor{preprocessor}{\#define\ USART\_RQR\_SBKRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_SBKRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11307\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11308\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_MMRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11309\ \textcolor{preprocessor}{\#define\ USART\_RQR\_MMRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_MMRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11310\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11311\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_RXFRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11312\ \textcolor{preprocessor}{\#define\ USART\_RQR\_RXFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_RXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11313\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11314\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_RQR\_TXFRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11315\ \textcolor{preprocessor}{\#define\ USART\_RQR\_TXFRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RQR\_TXFRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11316\ }
\DoxyCodeLine{11317\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{11318\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11319\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11320\ \textcolor{preprocessor}{\#define\ USART\_ISR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11321\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11322\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11323\ \textcolor{preprocessor}{\#define\ USART\_ISR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11324\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11325\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11326\ \textcolor{preprocessor}{\#define\ USART\_ISR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11327\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11328\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11329\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11330\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11331\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11332\ \textcolor{preprocessor}{\#define\ USART\_ISR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11333\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11334\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11335\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11336\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Pos\ \ \ \ \ USART\_ISR\_RXNE\_Pos}}
\DoxyCodeLine{11337\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\_Msk\ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11338\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXNE\_RXFNE\ \ \ \ \ \ \ \ \ USART\_ISR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11339\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11340\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11341\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11342\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11343\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11344\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11345\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Pos\ \ \ \ \ \ USART\_ISR\_TXE\_Pos}}
\DoxyCodeLine{11346\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\_Msk\ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11347\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXE\_TXFNF\ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11348\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11349\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_LBDF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11350\ \textcolor{preprocessor}{\#define\ USART\_ISR\_LBDF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_LBDF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11351\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11352\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTSIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11353\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTSIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTSIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11354\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11355\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11356\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11357\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11358\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RTOF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11359\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RTOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RTOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11360\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11361\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_EOBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11362\ \textcolor{preprocessor}{\#define\ USART\_ISR\_EOBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_EOBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11363\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11364\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11365\ \textcolor{preprocessor}{\#define\ USART\_ISR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11366\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{11367\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11368\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11369\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11370\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_ABRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11371\ \textcolor{preprocessor}{\#define\ USART\_ISR\_ABRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_ABRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11372\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{11373\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11374\ \textcolor{preprocessor}{\#define\ USART\_ISR\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11375\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{11376\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_CMF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11377\ \textcolor{preprocessor}{\#define\ USART\_ISR\_CMF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_CMF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11378\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{11379\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_SBKF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11380\ \textcolor{preprocessor}{\#define\ USART\_ISR\_SBKF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_SBKF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11381\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{11382\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11383\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11384\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{11385\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11386\ \textcolor{preprocessor}{\#define\ USART\_ISR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11387\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{11388\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TEACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11389\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TEACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TEACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11390\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{11391\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_REACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11392\ \textcolor{preprocessor}{\#define\ USART\_ISR\_REACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_REACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11393\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{11394\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11395\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11396\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{11397\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11398\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11399\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{11400\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TCBGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11401\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TCBGT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TCBGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11402\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{11403\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_RXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11404\ \textcolor{preprocessor}{\#define\ USART\_ISR\_RXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_RXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11405\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Pos\ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{11406\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ISR\_TXFT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11407\ \textcolor{preprocessor}{\#define\ USART\_ISR\_TXFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ISR\_TXFT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11408\ }
\DoxyCodeLine{11409\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_ICR\ register\ \ ******************/}}
\DoxyCodeLine{11410\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11411\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_PECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11412\ \textcolor{preprocessor}{\#define\ USART\_ICR\_PECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_PECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11413\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11414\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_FECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11415\ \textcolor{preprocessor}{\#define\ USART\_ICR\_FECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_FECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11416\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{11417\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_NECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11418\ \textcolor{preprocessor}{\#define\ USART\_ICR\_NECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_NECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11419\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{11420\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_ORECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11421\ \textcolor{preprocessor}{\#define\ USART\_ICR\_ORECF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_ORECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11422\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{11423\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_IDLECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11424\ \textcolor{preprocessor}{\#define\ USART\_ICR\_IDLECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_IDLECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11425\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{11426\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TXFECF\_Pos)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11427\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TXFECF\ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TXFECF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11428\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{11429\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11430\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11431\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{11432\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_TCBGTCF\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11433\ \textcolor{preprocessor}{\#define\ USART\_ICR\_TCBGTCF\ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_TCBGTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11434\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{11435\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_LBDCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11436\ \textcolor{preprocessor}{\#define\ USART\_ICR\_LBDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_LBDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11437\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{11438\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CTSCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11439\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CTSCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CTSCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11440\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{11441\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_RTOCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11442\ \textcolor{preprocessor}{\#define\ USART\_ICR\_RTOCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_RTOCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11443\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{11444\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_EOBCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11445\ \textcolor{preprocessor}{\#define\ USART\_ICR\_EOBCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_EOBCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11446\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{11447\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_UDRCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11448\ \textcolor{preprocessor}{\#define\ USART\_ICR\_UDRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_UDRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11449\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{11450\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_CMCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11451\ \textcolor{preprocessor}{\#define\ USART\_ICR\_CMCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_CMCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11452\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{11453\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_ICR\_WUCF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11454\ \textcolor{preprocessor}{\#define\ USART\_ICR\_WUCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_ICR\_WUCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11455\ }
\DoxyCodeLine{11456\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_RDR\ register\ \ ******************/}}
\DoxyCodeLine{11457\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11458\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_RDR\_RDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11459\ \textcolor{preprocessor}{\#define\ USART\_RDR\_RDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_RDR\_RDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11460\ }
\DoxyCodeLine{11461\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_TDR\ register\ \ ******************/}}
\DoxyCodeLine{11462\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11463\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_TDR\_TDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11464\ \textcolor{preprocessor}{\#define\ USART\_TDR\_TDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_TDR\_TDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11465\ }
\DoxyCodeLine{11466\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_PRESC\ register\ \ ****************/}}
\DoxyCodeLine{11467\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{11468\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ (0xFUL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11469\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\ \ \ \ \ \ \ \ USART\_PRESC\_PRESCALER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11470\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_0\ \ \ \ \ \ (0x1UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11471\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_1\ \ \ \ \ \ (0x2UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11472\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_2\ \ \ \ \ \ (0x4UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11473\ \textcolor{preprocessor}{\#define\ USART\_PRESC\_PRESCALER\_3\ \ \ \ \ \ (0x8UL\ <<\ USART\_PRESC\_PRESCALER\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11474\ }
\DoxyCodeLine{11475\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11476\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11477\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ VREFBUF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11478\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11479\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11480\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ VREFBUF\_CSR\ register\ \ ****************/}}
\DoxyCodeLine{11481\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{11482\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\_Msk\ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_ENVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11483\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_ENVR\ \ \ \ \ \ \ \ VREFBUF\_CSR\_ENVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11484\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{11485\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_HIZ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11486\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_HIZ\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_HIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11487\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{11488\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\_Msk\ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_VRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11489\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRR\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11490\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{11491\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_Msk\ \ \ \ \ (0x3UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11492\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\ \ \ \ \ \ \ \ \ VREFBUF\_CSR\_VRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11493\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_0\ \ \ \ \ \ \ (0x1UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11494\ \textcolor{preprocessor}{\#define\ VREFBUF\_CSR\_VRS\_1\ \ \ \ \ \ \ (0x2UL\ <<\ VREFBUF\_CSR\_VRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11495\ }
\DoxyCodeLine{11496\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ VREFBUF\_CCR\ register\ \ ******************/}}
\DoxyCodeLine{11497\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{11498\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\_Msk\ \ \ \ (0x3FUL\ <<\ VREFBUF\_CCR\_TRIM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11499\ \textcolor{preprocessor}{\#define\ VREFBUF\_CCR\_TRIM\ \ \ \ \ \ \ \ VREFBUF\_CCR\_TRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11500\ }
\DoxyCodeLine{11501\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11502\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11503\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\ Device\ FS\ Endpoint\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11504\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11505\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11506\ \textcolor{preprocessor}{\#define\ USB\_EP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11507\ \textcolor{preprocessor}{\#define\ USB\_EP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000004)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11508\ \textcolor{preprocessor}{\#define\ USB\_EP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000008)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11509\ \textcolor{preprocessor}{\#define\ USB\_EP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x0000000C)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11510\ \textcolor{preprocessor}{\#define\ USB\_EP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000010)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11511\ \textcolor{preprocessor}{\#define\ USB\_EP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000014)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11512\ \textcolor{preprocessor}{\#define\ USB\_EP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x00000018)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11513\ \textcolor{preprocessor}{\#define\ USB\_EP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0x0000001C)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11514\ }
\DoxyCodeLine{11515\ \textcolor{comment}{/*\ bit\ positions\ */}}
\DoxyCodeLine{11516\ \textcolor{preprocessor}{\#define\ USB\_EP\_CTR\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11517\ \textcolor{preprocessor}{\#define\ USB\_EP\_DTOG\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11518\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_STAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11519\ \textcolor{preprocessor}{\#define\ USB\_EP\_SETUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11520\ \textcolor{preprocessor}{\#define\ USB\_EP\_T\_FIELD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11521\ \textcolor{preprocessor}{\#define\ USB\_EP\_KIND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11522\ \textcolor{preprocessor}{\#define\ USB\_EP\_CTR\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11523\ \textcolor{preprocessor}{\#define\ USB\_EP\_DTOG\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11524\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_STAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11525\ \textcolor{preprocessor}{\#define\ USB\_EPADDR\_FIELD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000FU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11526\ }
\DoxyCodeLine{11527\ \textcolor{comment}{/*\ EndPoint\ REGister\ MASK\ (no\ toggle\ fields)\ */}}
\DoxyCodeLine{11528\ \textcolor{preprocessor}{\#define\ USB\_EPREG\_MASK\ \ \ \ \ (USB\_EP\_CTR\_RX|USB\_EP\_SETUP|USB\_EP\_T\_FIELD|USB\_EP\_KIND|USB\_EP\_CTR\_TX|USB\_EPADDR\_FIELD)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11530\ \textcolor{preprocessor}{\#define\ USB\_EP\_TYPE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11531\ \textcolor{preprocessor}{\#define\ USB\_EP\_BULK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11532\ \textcolor{preprocessor}{\#define\ USB\_EP\_CONTROL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11533\ \textcolor{preprocessor}{\#define\ USB\_EP\_ISOCHRONOUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11534\ \textcolor{preprocessor}{\#define\ USB\_EP\_INTERRUPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0600U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11535\ \textcolor{preprocessor}{\#define\ USB\_EP\_T\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ \string~USB\_EP\_T\_FIELD\ \&\ USB\_EPREG\_MASK)}}
\DoxyCodeLine{11536\ }
\DoxyCodeLine{11537\ \textcolor{preprocessor}{\#define\ USB\_EPKIND\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\string~USB\_EP\_KIND\ \&\ USB\_EPREG\_MASK)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{11539\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11540\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11541\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11542\ \textcolor{preprocessor}{\#define\ USB\_EP\_TX\_VALID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0030U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11543\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11544\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11545\ \textcolor{preprocessor}{\#define\ USB\_EPTX\_DTOGMASK\ \ (USB\_EPTX\_STAT|USB\_EPREG\_MASK)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11547\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_DIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11548\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11549\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11550\ \textcolor{preprocessor}{\#define\ USB\_EP\_RX\_VALID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x3000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11551\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOG1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11552\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOG2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11553\ \textcolor{preprocessor}{\#define\ USB\_EPRX\_DTOGMASK\ \ (USB\_EPRX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{11554\ }
\DoxyCodeLine{11555\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11556\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11557\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\ Device\ FS\ General\ registers\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11558\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{11559\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11560\ \textcolor{preprocessor}{\#define\ USB\_CNTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000040U)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11561\ \textcolor{preprocessor}{\#define\ USB\_ISTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000044U)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11562\ \textcolor{preprocessor}{\#define\ USB\_FNR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000048U)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11563\ \textcolor{preprocessor}{\#define\ USB\_DADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x0000004CU)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11564\ \textcolor{preprocessor}{\#define\ USB\_BTABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000050U)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11565\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000054U)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11566\ \textcolor{preprocessor}{\#define\ USB\_BCDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (USB\_BASE\ +\ 0x00000058U)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11567\ }
\DoxyCodeLine{11568\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_CNTR\ register\ \ *******************/}}
\DoxyCodeLine{11569\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_CTRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11570\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_PMAOVRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11571\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_ERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11572\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_WKUPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11573\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_SUSPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11574\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_RESETM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11575\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_SOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11576\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_ESOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11577\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_L1REQM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11578\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_L1RESUME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11579\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_RESUME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11580\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_FSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11581\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_LPMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11582\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_PDWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11583\ \textcolor{preprocessor}{\#define\ USB\_CNTR\_FRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11584\ }
\DoxyCodeLine{11585\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_ISTR\ register\ \ *******************/}}
\DoxyCodeLine{11586\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_EP\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x000FU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11587\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11588\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_L1REQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11589\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_ESOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0100U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11590\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0200U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11591\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11592\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_SUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11593\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_WKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11594\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11595\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_PMAOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11596\ \textcolor{preprocessor}{\#define\ USB\_ISTR\_CTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11597\ }
\DoxyCodeLine{11598\ \textcolor{preprocessor}{\#define\ USB\_CLR\_L1REQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_L1REQ)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11599\ \textcolor{preprocessor}{\#define\ USB\_CLR\_ESOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_ESOF)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11600\ \textcolor{preprocessor}{\#define\ USB\_CLR\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_SOF)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11601\ \textcolor{preprocessor}{\#define\ USB\_CLR\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_RESET)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11602\ \textcolor{preprocessor}{\#define\ USB\_CLR\_SUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_SUSP)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11603\ \textcolor{preprocessor}{\#define\ USB\_CLR\_WKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_WKUP)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11604\ \textcolor{preprocessor}{\#define\ USB\_CLR\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_ERR)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11605\ \textcolor{preprocessor}{\#define\ USB\_CLR\_PMAOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_PMAOVR)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11606\ \textcolor{preprocessor}{\#define\ USB\_CLR\_CTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\string~USB\_ISTR\_CTR)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11607\ }
\DoxyCodeLine{11608\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_FNR\ register\ \ ********************/}}
\DoxyCodeLine{11609\ \textcolor{preprocessor}{\#define\ USB\_FNR\_FN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x07FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11610\ \textcolor{preprocessor}{\#define\ USB\_FNR\_LSOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x1800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11611\ \textcolor{preprocessor}{\#define\ USB\_FNR\_LCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x2000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11612\ \textcolor{preprocessor}{\#define\ USB\_FNR\_RXDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x4000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11613\ \textcolor{preprocessor}{\#define\ USB\_FNR\_RXDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11614\ }
\DoxyCodeLine{11615\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_DADDR\ register\ \ \ \ ****************/}}
\DoxyCodeLine{11616\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7FU)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11617\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11618\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11619\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11620\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x08U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11621\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x10U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11622\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x20U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11623\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_ADD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x40U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11624\ }
\DoxyCodeLine{11625\ \textcolor{preprocessor}{\#define\ USB\_DADDR\_EF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x80U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11626\ }
\DoxyCodeLine{11627\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USB\_BTABLE\ register\ \ ******************/}}
\DoxyCodeLine{11628\ \textcolor{preprocessor}{\#define\ USB\_BTABLE\_BTABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0xFFF8U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11629\ }
\DoxyCodeLine{11630\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ USB\_BCDR\ register\ \ *******************/}}
\DoxyCodeLine{11631\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_BCDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11632\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DCDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11633\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0004U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11634\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_SDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11635\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DCDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0010U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11636\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0020U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11637\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_SDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0040U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11638\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_PS2DET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0080U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11639\ \textcolor{preprocessor}{\#define\ USB\_BCDR\_DPPU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x8000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11640\ }
\DoxyCodeLine{11641\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ LPMCSR\ register\ \ *********************/}}
\DoxyCodeLine{11642\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_LMPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0001U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11643\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_LPMACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0002U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11644\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_REMWAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x0008U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11645\ \textcolor{preprocessor}{\#define\ USB\_LPMCSR\_BESL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)0x00F0U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11646\ }
\DoxyCodeLine{11648\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR0\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11649\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_TX\_ADDR0\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11650\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_TX\_ADDR0\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR0\_TX\_ADDR0\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11651\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_TX\_ADDR0\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR0\_TX\_ADDR0\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11652\ }
\DoxyCodeLine{11653\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR1\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11654\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_TX\_ADDR1\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11655\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_TX\_ADDR1\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR1\_TX\_ADDR1\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11656\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_TX\_ADDR1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR1\_TX\_ADDR1\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11657\ }
\DoxyCodeLine{11658\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR2\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11659\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_TX\_ADDR2\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11660\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_TX\_ADDR2\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR2\_TX\_ADDR2\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11661\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_TX\_ADDR2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR2\_TX\_ADDR2\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11662\ }
\DoxyCodeLine{11663\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR3\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11664\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_TX\_ADDR3\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11665\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_TX\_ADDR3\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR3\_TX\_ADDR3\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11666\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_TX\_ADDR3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR3\_TX\_ADDR3\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11667\ }
\DoxyCodeLine{11668\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR4\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11669\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_TX\_ADDR4\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11670\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_TX\_ADDR4\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR4\_TX\_ADDR4\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11671\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_TX\_ADDR4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR4\_TX\_ADDR4\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11672\ }
\DoxyCodeLine{11673\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR5\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11674\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_TX\_ADDR5\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11675\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_TX\_ADDR5\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR5\_TX\_ADDR5\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11676\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_TX\_ADDR5\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR5\_TX\_ADDR5\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11677\ }
\DoxyCodeLine{11678\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR6\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11679\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_TX\_ADDR6\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11680\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_TX\_ADDR6\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR6\_TX\_ADDR6\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11681\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_TX\_ADDR6\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR6\_TX\_ADDR6\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11682\ }
\DoxyCodeLine{11683\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR7\_TX\ register\ \ *****************/}}
\DoxyCodeLine{11684\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_TX\_ADDR7\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11685\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_TX\_ADDR7\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR7\_TX\_ADDR7\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11686\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_TX\_ADDR7\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR7\_TX\_ADDR7\_TX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11687\ }
\DoxyCodeLine{11688\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11689\ }
\DoxyCodeLine{11690\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT0\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11691\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_COUNT0\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11692\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_COUNT0\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT0\_TX\_COUNT0\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11693\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_COUNT0\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_TX\_COUNT0\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11694\ }
\DoxyCodeLine{11695\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT1\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11696\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_COUNT1\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11697\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_COUNT1\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT1\_TX\_COUNT1\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11698\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_COUNT1\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_TX\_COUNT1\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11699\ }
\DoxyCodeLine{11700\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT2\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11701\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_COUNT2\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11702\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_COUNT2\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT2\_TX\_COUNT2\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11703\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_COUNT2\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_TX\_COUNT2\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11704\ }
\DoxyCodeLine{11705\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT3\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11706\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_COUNT3\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11707\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_COUNT3\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT3\_TX\_COUNT3\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11708\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_COUNT3\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_TX\_COUNT3\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11709\ }
\DoxyCodeLine{11710\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT4\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11711\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_COUNT4\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11712\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_COUNT4\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT4\_TX\_COUNT4\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11713\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_COUNT4\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_TX\_COUNT4\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11714\ }
\DoxyCodeLine{11715\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT5\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11716\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_COUNT5\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11717\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_COUNT5\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT5\_TX\_COUNT5\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11718\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_COUNT5\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_TX\_COUNT5\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11719\ }
\DoxyCodeLine{11720\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT6\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11721\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_COUNT6\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11722\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_COUNT6\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT6\_TX\_COUNT6\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11723\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_COUNT6\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_TX\_COUNT6\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11724\ }
\DoxyCodeLine{11725\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT7\_TX\ register\ \ ****************/}}
\DoxyCodeLine{11726\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_COUNT7\_TX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11727\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_COUNT7\_TX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT7\_TX\_COUNT7\_TX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11728\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_COUNT7\_TX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_TX\_COUNT7\_TX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11729\ }
\DoxyCodeLine{11730\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11731\ }
\DoxyCodeLine{11732\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11733\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11734\ }
\DoxyCodeLine{11735\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11736\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11737\ }
\DoxyCodeLine{11738\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11739\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11740\ }
\DoxyCodeLine{11741\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11742\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11743\ }
\DoxyCodeLine{11744\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11745\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11746\ }
\DoxyCodeLine{11747\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11748\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11749\ }
\DoxyCodeLine{11750\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11751\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11752\ }
\DoxyCodeLine{11753\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11754\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11755\ }
\DoxyCodeLine{11756\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11757\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11758\ }
\DoxyCodeLine{11759\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11760\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11761\ }
\DoxyCodeLine{11762\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11763\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11764\ }
\DoxyCodeLine{11765\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11766\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11767\ }
\DoxyCodeLine{11768\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT6\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11769\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11770\ }
\DoxyCodeLine{11771\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT6\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11772\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11773\ }
\DoxyCodeLine{11774\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT7\_TX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11775\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0\ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11776\ }
\DoxyCodeLine{11777\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT7\_TX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11778\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1\ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11779\ }
\DoxyCodeLine{11780\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11781\ }
\DoxyCodeLine{11782\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR0\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11783\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_RX\_ADDR0\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11784\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_RX\_ADDR0\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR0\_RX\_ADDR0\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11785\ \textcolor{preprocessor}{\#define\ USB\_ADDR0\_RX\_ADDR0\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR0\_RX\_ADDR0\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11786\ }
\DoxyCodeLine{11787\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR1\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11788\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_RX\_ADDR1\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11789\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_RX\_ADDR1\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR1\_RX\_ADDR1\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11790\ \textcolor{preprocessor}{\#define\ USB\_ADDR1\_RX\_ADDR1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR1\_RX\_ADDR1\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11791\ }
\DoxyCodeLine{11792\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR2\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11793\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_RX\_ADDR2\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11794\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_RX\_ADDR2\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR2\_RX\_ADDR2\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11795\ \textcolor{preprocessor}{\#define\ USB\_ADDR2\_RX\_ADDR2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR2\_RX\_ADDR2\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11796\ }
\DoxyCodeLine{11797\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR3\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11798\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_RX\_ADDR3\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11799\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_RX\_ADDR3\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR3\_RX\_ADDR3\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11800\ \textcolor{preprocessor}{\#define\ USB\_ADDR3\_RX\_ADDR3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR3\_RX\_ADDR3\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11801\ }
\DoxyCodeLine{11802\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR4\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11803\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_RX\_ADDR4\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11804\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_RX\_ADDR4\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR4\_RX\_ADDR4\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11805\ \textcolor{preprocessor}{\#define\ USB\_ADDR4\_RX\_ADDR4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR4\_RX\_ADDR4\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11806\ }
\DoxyCodeLine{11807\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR5\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11808\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_RX\_ADDR5\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11809\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_RX\_ADDR5\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR5\_RX\_ADDR5\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11810\ \textcolor{preprocessor}{\#define\ USB\_ADDR5\_RX\_ADDR5\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR5\_RX\_ADDR5\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11811\ }
\DoxyCodeLine{11812\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR6\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11813\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_RX\_ADDR6\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11814\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_RX\_ADDR6\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR6\_RX\_ADDR6\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11815\ \textcolor{preprocessor}{\#define\ USB\_ADDR6\_RX\_ADDR6\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR6\_RX\_ADDR6\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11816\ }
\DoxyCodeLine{11817\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_ADDR7\_RX\ register\ \ *****************/}}
\DoxyCodeLine{11818\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_RX\_ADDR7\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{11819\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_RX\_ADDR7\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ USB\_ADDR7\_RX\_ADDR7\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11820\ \textcolor{preprocessor}{\#define\ USB\_ADDR7\_RX\_ADDR7\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_ADDR7\_RX\_ADDR7\_RX\_Msk\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11821\ }
\DoxyCodeLine{11822\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11823\ }
\DoxyCodeLine{11824\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT0\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11825\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_COUNT0\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11826\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_COUNT0\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT0\_RX\_COUNT0\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11827\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_COUNT0\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_RX\_COUNT0\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11828\ }
\DoxyCodeLine{11829\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11830\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11831\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11832\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11833\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11834\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11835\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11836\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11837\ }
\DoxyCodeLine{11838\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11839\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT0\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11840\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT0\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11841\ }
\DoxyCodeLine{11842\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT1\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11843\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_COUNT1\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11844\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_COUNT1\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT1\_RX\_COUNT1\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11845\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_COUNT1\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_RX\_COUNT1\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11846\ }
\DoxyCodeLine{11847\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11848\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11849\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11850\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11851\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11852\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11853\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11854\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11855\ }
\DoxyCodeLine{11856\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11857\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT1\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11858\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT1\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11859\ }
\DoxyCodeLine{11860\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT2\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11861\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_COUNT2\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11862\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_COUNT2\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT2\_RX\_COUNT2\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11863\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_COUNT2\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_RX\_COUNT2\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11864\ }
\DoxyCodeLine{11865\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11866\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11867\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11868\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11869\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11870\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11871\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11872\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11873\ }
\DoxyCodeLine{11874\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11875\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT2\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11876\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT2\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11877\ }
\DoxyCodeLine{11878\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT3\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11879\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_COUNT3\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11880\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_COUNT3\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT3\_RX\_COUNT3\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11881\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_COUNT3\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_RX\_COUNT3\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11882\ }
\DoxyCodeLine{11883\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11884\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11885\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11886\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11887\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11888\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11889\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11890\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11891\ }
\DoxyCodeLine{11892\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11893\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT3\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11894\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT3\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11895\ }
\DoxyCodeLine{11896\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT4\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11897\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_COUNT4\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11898\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_COUNT4\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT4\_RX\_COUNT4\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11899\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_COUNT4\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_RX\_COUNT4\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11900\ }
\DoxyCodeLine{11901\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11902\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11903\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11904\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11905\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11906\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11907\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11908\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11909\ }
\DoxyCodeLine{11910\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11911\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT4\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11912\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT4\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11913\ }
\DoxyCodeLine{11914\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT5\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11915\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_COUNT5\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11916\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_COUNT5\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT5\_RX\_COUNT5\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11917\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_COUNT5\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_RX\_COUNT5\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11918\ }
\DoxyCodeLine{11919\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11920\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11921\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11922\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11923\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11924\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11925\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11926\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11927\ }
\DoxyCodeLine{11928\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11929\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT5\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11930\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT5\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11931\ }
\DoxyCodeLine{11932\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT6\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11933\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_COUNT6\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11934\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_COUNT6\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT6\_RX\_COUNT6\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11935\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_COUNT6\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_RX\_COUNT6\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11936\ }
\DoxyCodeLine{11937\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11938\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11939\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11940\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11941\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11942\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11943\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11944\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11945\ }
\DoxyCodeLine{11946\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11947\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT6\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11948\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT6\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11949\ }
\DoxyCodeLine{11950\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ USB\_COUNT7\_RX\ register\ \ ****************/}}
\DoxyCodeLine{11951\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_COUNT7\_RX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{11952\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_COUNT7\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_COUNT7\_RX\_COUNT7\_RX\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11953\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_COUNT7\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_RX\_COUNT7\_RX\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11954\ }
\DoxyCodeLine{11955\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{11956\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11957\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11958\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11959\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11960\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11961\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11962\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_NUM\_BLOCK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11963\ }
\DoxyCodeLine{11964\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_BLSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{11965\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_BLSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_COUNT7\_RX\_BLSIZE\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{11966\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_BLSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_COUNT7\_RX\_BLSIZE\_Msk\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11967\ }
\DoxyCodeLine{11968\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11969\ }
\DoxyCodeLine{11970\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11971\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11972\ }
\DoxyCodeLine{11973\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11974\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11975\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11976\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11977\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11978\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11979\ }
\DoxyCodeLine{11980\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11981\ }
\DoxyCodeLine{11982\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT0\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{11983\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11984\ }
\DoxyCodeLine{11985\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11986\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11987\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11988\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11989\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11990\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11991\ }
\DoxyCodeLine{11992\ \textcolor{preprocessor}{\#define\ USB\_COUNT0\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11993\ }
\DoxyCodeLine{11994\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{11995\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11996\ }
\DoxyCodeLine{11997\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11998\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{11999\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12000\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12001\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12002\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12003\ }
\DoxyCodeLine{12004\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12005\ }
\DoxyCodeLine{12006\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT1\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{12007\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12008\ }
\DoxyCodeLine{12009\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12010\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12011\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12012\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12013\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12014\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12015\ }
\DoxyCodeLine{12016\ \textcolor{preprocessor}{\#define\ USB\_COUNT1\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12017\ }
\DoxyCodeLine{12018\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{12019\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12020\ }
\DoxyCodeLine{12021\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12022\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12023\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12024\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12025\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12026\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12027\ }
\DoxyCodeLine{12028\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12029\ }
\DoxyCodeLine{12030\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT2\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{12031\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12032\ }
\DoxyCodeLine{12033\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12034\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12035\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12036\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12037\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12038\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12039\ }
\DoxyCodeLine{12040\ \textcolor{preprocessor}{\#define\ USB\_COUNT2\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12041\ }
\DoxyCodeLine{12042\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{12043\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12044\ }
\DoxyCodeLine{12045\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12046\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12047\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12048\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12049\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12050\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12051\ }
\DoxyCodeLine{12052\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12053\ }
\DoxyCodeLine{12054\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT3\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{12055\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12056\ }
\DoxyCodeLine{12057\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12058\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12059\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12060\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12061\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12062\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12063\ }
\DoxyCodeLine{12064\ \textcolor{preprocessor}{\#define\ USB\_COUNT3\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12065\ }
\DoxyCodeLine{12066\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{12067\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12068\ }
\DoxyCodeLine{12069\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12070\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12071\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12072\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12073\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12074\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12075\ }
\DoxyCodeLine{12076\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12077\ }
\DoxyCodeLine{12078\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT4\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{12079\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12080\ }
\DoxyCodeLine{12081\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12082\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12083\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12084\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12085\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12086\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12087\ }
\DoxyCodeLine{12088\ \textcolor{preprocessor}{\#define\ USB\_COUNT4\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12089\ }
\DoxyCodeLine{12090\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_RX\_0\ register\ \ ***************/}}
\DoxyCodeLine{12091\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12092\ }
\DoxyCodeLine{12093\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12094\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12095\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12096\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12097\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12098\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12099\ }
\DoxyCodeLine{12100\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12101\ }
\DoxyCodeLine{12102\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT5\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{12103\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12104\ }
\DoxyCodeLine{12105\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12106\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12107\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12108\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12109\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12110\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12111\ }
\DoxyCodeLine{12112\ \textcolor{preprocessor}{\#define\ USB\_COUNT5\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12113\ }
\DoxyCodeLine{12114\ \textcolor{comment}{/***************\ \ Bit\ definition\ for\ USB\_COUNT6\_RX\_0\ \ register\ \ ***************/}}
\DoxyCodeLine{12115\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12116\ }
\DoxyCodeLine{12117\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12118\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12119\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12120\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12121\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12122\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12123\ }
\DoxyCodeLine{12124\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12125\ }
\DoxyCodeLine{12126\ \textcolor{comment}{/****************\ \ Bit\ definition\ for\ USB\_COUNT6\_RX\_1\ register\ \ ***************/}}
\DoxyCodeLine{12127\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12128\ }
\DoxyCodeLine{12129\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12130\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12131\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12132\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12133\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12134\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12135\ }
\DoxyCodeLine{12136\ \textcolor{preprocessor}{\#define\ USB\_COUNT6\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12137\ }
\DoxyCodeLine{12138\ \textcolor{comment}{/***************\ \ Bit\ definition\ for\ USB\_COUNT7\_RX\_0\ register\ \ ****************/}}
\DoxyCodeLine{12139\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x000003FFU)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12140\ }
\DoxyCodeLine{12141\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00007C00U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12142\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12143\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12144\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12145\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12146\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12147\ }
\DoxyCodeLine{12148\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_0\_BLSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12149\ }
\DoxyCodeLine{12150\ \textcolor{comment}{/***************\ \ Bit\ definition\ for\ USB\_COUNT7\_RX\_1\ register\ \ ****************/}}
\DoxyCodeLine{12151\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x03FF0000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12152\ }
\DoxyCodeLine{12153\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7C000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12154\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x04000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12155\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x08000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12156\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12157\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12158\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x40000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12159\ }
\DoxyCodeLine{12160\ \textcolor{preprocessor}{\#define\ USB\_COUNT7\_RX\_1\_BLSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80000000U)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12161\ }
\DoxyCodeLine{12162\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12163\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12164\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12165\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12166\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12167\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_CFG1\ register\ \ *******************/}}
\DoxyCodeLine{12168\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12169\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12170\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_HBITCLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12171\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12172\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12173\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12174\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12175\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12176\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_HBITCLKDIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ UCPD\_CFG1\_HBITCLKDIV\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12177\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12178\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12179\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_IFRGAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12180\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12181\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12182\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12183\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12184\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_IFRGAP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ UCPD\_CFG1\_IFRGAP\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12185\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12186\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12187\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_TRANSWIN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12188\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12189\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12190\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12191\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12192\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TRANSWIN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ UCPD\_CFG1\_TRANSWIN\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12193\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12194\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12195\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_PSC\_UCPDCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12196\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12197\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12198\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_PSC\_UCPDCLK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ UCPD\_CFG1\_PSC\_UCPDCLK\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12199\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12200\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12201\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_RXORDSETEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12202\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12203\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12204\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12205\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12206\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12207\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12208\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12209\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12210\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXORDSETEN\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ UCPD\_CFG1\_RXORDSETEN\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12211\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{12212\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_TXDMAEN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12213\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12214\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{12215\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_RXDMAEN\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12216\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12217\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_UCPDEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{12218\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_UCPDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG1\_UCPDEN\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12219\ \textcolor{preprocessor}{\#define\ UCPD\_CFG1\_UCPDEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG1\_UCPDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12220\ }
\DoxyCodeLine{12221\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_CFG2\ register\ \ *******************/}}
\DoxyCodeLine{12222\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILTDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12223\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILTDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_RXFILTDIS\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12224\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILTDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_RXFILTDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12225\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILT2N3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12226\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILT2N3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_RXFILT2N3\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12227\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_RXFILT2N3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_RXFILT2N3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12228\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_FORCECLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12229\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_FORCECLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_FORCECLK\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12230\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_FORCECLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_FORCECLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12231\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_WUPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12232\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CFG2\_WUPEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12233\ \textcolor{preprocessor}{\#define\ UCPD\_CFG2\_WUPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CFG2\_WUPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12234\ }
\DoxyCodeLine{12235\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_CR\ register\ \ ********************/}}
\DoxyCodeLine{12236\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12237\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_CR\_TXMODE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12238\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_TXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12239\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_TXMODE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12240\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CR\_TXMODE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12241\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXSEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12242\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXSEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_TXSEND\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12243\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXSEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_TXSEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12244\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12245\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_TXHRST\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12246\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_TXHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_TXHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12247\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RXMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12248\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_RXMODE\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12249\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RXMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_RXMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12250\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYRXEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12251\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_PHYRXEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12252\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYRXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_PHYRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12253\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYCCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12254\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYCCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_PHYCCSEL\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12255\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_PHYCCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_PHYCCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12256\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{12257\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_CR\_ANASUBMODE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12258\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_ANASUBMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12259\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_ANASUBMODE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12260\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANASUBMODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CR\_ANASUBMODE\_Pos)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12261\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANAMODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12262\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANAMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_ANAMODE\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12263\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_ANAMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_ANAMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12264\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12265\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_CR\_CCENABLE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12266\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_CCENABLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12267\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_CCENABLE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12268\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CCENABLE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_CR\_CCENABLE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12269\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSRXEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12270\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_FRSRXEN\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12271\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSRXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_FRSRXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12272\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSTX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{12273\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSTX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_FRSTX\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12274\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_FRSTX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_FRSTX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12275\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RDCH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12276\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RDCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_RDCH\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12277\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_RDCH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_RDCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12278\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC1TCDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12279\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC1TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_CC1TCDIS\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12280\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC1TCDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_CC1TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12281\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC2TCDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{12282\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC2TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_CR\_CC2TCDIS\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12283\ \textcolor{preprocessor}{\#define\ UCPD\_CR\_CC2TCDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_CR\_CC2TCDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12284\ }
\DoxyCodeLine{12285\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_IMR\ register\ \ *******************/}}
\DoxyCodeLine{12286\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXISIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12287\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXISIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXISIE\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12288\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXISIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXISIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12289\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGDISCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12290\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXMSGDISCIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12291\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGDISCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXMSGDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12292\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGSENTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12293\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXMSGSENTIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12294\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGSENTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXMSGSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12295\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGABTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12296\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGABTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXMSGABTIE\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12297\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXMSGABTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXMSGABTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12298\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTDISCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12299\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_HRSTDISCIE\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12300\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTDISCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_HRSTDISCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12301\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTSENTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12302\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_HRSTSENTIE\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12303\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_HRSTSENTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_HRSTSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12304\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXUNDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12305\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXUNDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TXUNDIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12306\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TXUNDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TXUNDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12307\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12308\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXNEIE\_Pos)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12309\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12310\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXORDDETIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12311\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXORDDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXORDDETIE\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12312\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXORDDETIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXORDDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12313\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXHRSTDETIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12314\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXHRSTDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXHRSTDETIE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12315\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXHRSTDETIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXHRSTDETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12316\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXOVRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12317\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXOVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXOVRIE\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12318\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXOVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXOVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12319\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXMSGENDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12320\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXMSGENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_RXMSGENDIE\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12321\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_RXMSGENDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_RXMSGENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12322\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT1IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12323\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TYPECEVT1IE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12324\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TYPECEVT1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12325\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT2IE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12326\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_TYPECEVT2IE\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12327\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_TYPECEVT2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_TYPECEVT2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12328\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_FRSEVTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12329\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_FRSEVTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_IMR\_FRSEVTIE\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12330\ \textcolor{preprocessor}{\#define\ UCPD\_IMR\_FRSEVTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_IMR\_FRSEVTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12331\ }
\DoxyCodeLine{12332\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_SR\ register\ \ ********************/}}
\DoxyCodeLine{12333\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12334\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXIS\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12335\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12336\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGDISC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12337\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXMSGDISC\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12338\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGDISC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXMSGDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12339\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGSENT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12340\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXMSGSENT\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12341\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGSENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXMSGSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12342\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGABT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12343\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGABT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXMSGABT\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12344\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXMSGABT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXMSGABT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12345\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTDISC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12346\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_HRSTDISC\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12347\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTDISC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_HRSTDISC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12348\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTSENT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12349\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_HRSTSENT\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12350\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_HRSTSENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_HRSTSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12351\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXUND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12352\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXUND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TXUND\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12353\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TXUND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TXUND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12354\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{12355\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12356\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12357\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXORDDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12358\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXORDDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXORDDET\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12359\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXORDDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXORDDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12360\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXHRSTDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12361\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXHRSTDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXHRSTDET\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12362\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXHRSTDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXHRSTDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12363\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXOVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12364\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXOVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXOVR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12365\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXOVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXOVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12366\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXMSGEND\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12367\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXMSGEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXMSGEND\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12368\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXMSGEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXMSGEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12369\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{12370\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_RXERR\_Pos)\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12371\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_RXERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_RXERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12372\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12373\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPECEVT1\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12374\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPECEVT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12375\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12376\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPECEVT2\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12377\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPECEVT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPECEVT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12378\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{12379\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12380\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12381\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12382\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12383\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{12384\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12385\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12386\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12387\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12388\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_FRSEVT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12389\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_FRSEVT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_SR\_FRSEVT\_Pos)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12390\ \textcolor{preprocessor}{\#define\ UCPD\_SR\_FRSEVT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_SR\_FRSEVT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12391\ }
\DoxyCodeLine{12392\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{12393\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGDISCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{12394\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXMSGDISCCF\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12395\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGDISCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXMSGDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12396\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGSENTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{12397\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXMSGSENTCF\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12398\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGSENTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXMSGSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12399\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGABTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12400\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGABTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXMSGABTCF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12401\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXMSGABTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXMSGABTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12402\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTDISCCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{12403\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_HRSTDISCCF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12404\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTDISCCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_HRSTDISCCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12405\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTSENTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{12406\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_HRSTSENTCF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12407\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_HRSTSENTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_HRSTSENTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12408\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXUNDCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{12409\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXUNDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TXUNDCF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12410\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TXUNDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TXUNDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12411\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXORDDETCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12412\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXORDDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXORDDETCF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12413\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXORDDETCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXORDDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12414\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXHRSTDETCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{12415\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXHRSTDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXHRSTDETCF\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12416\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXHRSTDETCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXHRSTDETCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12417\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXOVRCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12418\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXOVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXOVRCF\_Pos)\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12419\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXOVRCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXOVRCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12420\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXMSGENDCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{12421\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXMSGENDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_RXMSGENDCF\_Pos)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12422\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_RXMSGENDCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_RXMSGENDCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12423\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT1CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{12424\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT1CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TYPECEVT1CF\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12425\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT1CF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TYPECEVT1CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12426\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT2CF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{12427\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT2CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_TYPECEVT2CF\_Pos)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12428\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_TYPECEVT2CF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_TYPECEVT2CF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12429\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_FRSEVTCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{12430\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_FRSEVTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_ICR\_FRSEVTCF\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12431\ \textcolor{preprocessor}{\#define\ UCPD\_ICR\_FRSEVTCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_ICR\_FRSEVTCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12432\ }
\DoxyCodeLine{12433\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_TXORDSET\ register\ \ **************/}}
\DoxyCodeLine{12434\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_ORDSET\_TXORDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12435\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_ORDSET\_TXORDSET\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ UCPD\_TX\_ORDSET\_TXORDSET\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12436\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_ORDSET\_TXORDSET\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_TX\_ORDSET\_TXORDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12437\ }
\DoxyCodeLine{12438\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_TXPAYSZ\ register\ \ ****************/}}
\DoxyCodeLine{12439\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12440\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12441\ \textcolor{preprocessor}{\#define\ UCPD\_TX\_PAYSZ\_TXPAYSZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12442\ }
\DoxyCodeLine{12443\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_TXDR\ register\ \ *******************/}}
\DoxyCodeLine{12444\ \textcolor{preprocessor}{\#define\ UCPD\_TXDR\_TXDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12445\ \textcolor{preprocessor}{\#define\ UCPD\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ UCPD\_TXDR\_TXDATA\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12446\ \textcolor{preprocessor}{\#define\ UCPD\_TXDR\_TXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_TXDR\_TXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12447\ }
\DoxyCodeLine{12448\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXORDSET\ register\ \ **************/}}
\DoxyCodeLine{12449\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12450\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12451\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDSET\_RXORDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12452\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12453\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12454\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXORDSET\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ UCPD\_RX\_ORDSET\_RXORDSET\_Pos)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12455\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{12456\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12457\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOP3OF4\ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12458\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{12459\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk\ \ \ \ (0x7UL\ <<\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12460\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDSET\_RXSOPKINVALID\ \ \ \ \ \ \ \ UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12461\ }
\DoxyCodeLine{12462\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXPAYSZ\ register\ \ ****************/}}
\DoxyCodeLine{12463\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12464\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12465\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_PAYSZ\_RXPAYSZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12466\ }
\DoxyCodeLine{12467\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXDR\ register\ \ *******************/}}
\DoxyCodeLine{12468\ \textcolor{preprocessor}{\#define\ UCPD\_RXDR\_RXDATA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12469\ \textcolor{preprocessor}{\#define\ UCPD\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ UCPD\_RXDR\_RXDATA\_Pos)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12470\ \textcolor{preprocessor}{\#define\ UCPD\_RXDR\_RXDATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RXDR\_RXDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12471\ }
\DoxyCodeLine{12472\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXORDEXT1\ register\ \ **************/}}
\DoxyCodeLine{12473\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12474\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12475\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT1\_RXSOPX1\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12476\ }
\DoxyCodeLine{12477\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ UCPD\_RXORDEXT2\ register\ \ **************/}}
\DoxyCodeLine{12478\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12479\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFUL\ <<\ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos)}\textcolor{preprocessor}{}}
\DoxyCodeLine{12480\ \textcolor{preprocessor}{\#define\ UCPD\_RX\_ORDEXT2\_RXSOPX2\ \ \ \ \ \ \ \ \ \ \ \ \ UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12481\ }
\DoxyCodeLine{12482\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12483\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12484\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12485\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{12486\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12487\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{12488\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12489\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12490\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12491\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12492\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12493\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12494\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12495\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12496\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12497\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12498\ }
\DoxyCodeLine{12499\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{12500\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12501\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12502\ }
\DoxyCodeLine{12503\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{12504\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12505\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12506\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12507\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12508\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12509\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12510\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12511\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12512\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12513\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12514\ }
\DoxyCodeLine{12515\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{12516\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x7UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12517\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12518\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12519\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12520\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12521\ }
\DoxyCodeLine{12522\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{12523\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12524\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12525\ }
\DoxyCodeLine{12526\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{12527\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{12528\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12529\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{12530\ }
\DoxyCodeLine{12534\ }
\DoxyCodeLine{12538\ }
\DoxyCodeLine{12542\ }
\DoxyCodeLine{12543\ \textcolor{comment}{/*******************************\ ADC\ Instances\ ********************************/}}
\DoxyCodeLine{12544\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ ADC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12545\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC2))}}
\DoxyCodeLine{12546\ }
\DoxyCodeLine{12547\ \textcolor{preprocessor}{\#define\ IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1)}}
\DoxyCodeLine{12548\ }
\DoxyCodeLine{12549\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC12\_COMMON)}}
\DoxyCodeLine{12550\ }
\DoxyCodeLine{12551\ }
\DoxyCodeLine{12552\ \textcolor{comment}{/********************************\ FDCAN\ Instances\ ******************************/}}
\DoxyCodeLine{12553\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ FDCAN1)}}
\DoxyCodeLine{12554\ }
\DoxyCodeLine{12555\ \textcolor{preprocessor}{\#define\ IS\_FDCAN\_CONFIG\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ FDCAN\_CONFIG)}}
\DoxyCodeLine{12556\ \textcolor{comment}{/********************************\ COMP\ Instances\ ******************************/}}
\DoxyCodeLine{12557\ \textcolor{preprocessor}{\#define\ IS\_COMP\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ COMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ COMP4))}}
\DoxyCodeLine{12561\ }
\DoxyCodeLine{12562\ \textcolor{comment}{/*******************************\ CORDIC\ Instances\ *****************************/}}
\DoxyCodeLine{12563\ \textcolor{preprocessor}{\#define\ IS\_CORDIC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CORDIC)}}
\DoxyCodeLine{12564\ }
\DoxyCodeLine{12565\ \textcolor{comment}{/*******************************\ CRC\ Instances\ ********************************/}}
\DoxyCodeLine{12566\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{12567\ }
\DoxyCodeLine{12568\ \textcolor{comment}{/*******************************\ DAC\ Instances\ ********************************/}}
\DoxyCodeLine{12569\ \textcolor{preprocessor}{\#define\ IS\_DAC\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DAC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12570\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DAC3))}}
\DoxyCodeLine{12571\ }
\DoxyCodeLine{12572\ }
\DoxyCodeLine{12573\ \textcolor{comment}{/********************************\ DMA\ Instances\ *******************************/}}
\DoxyCodeLine{12574\ \textcolor{preprocessor}{\#define\ IS\_DMA\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12579\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Channel6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12580\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12582\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12585\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Channel6))}}
\DoxyCodeLine{12586\ }
\DoxyCodeLine{12587\ \textcolor{preprocessor}{\#define\ IS\_DMA\_REQUEST\_GEN\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12589\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12590\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMAMUX1\_RequestGenerator3))}}
\DoxyCodeLine{12591\ }
\DoxyCodeLine{12592\ \textcolor{comment}{/*******************************\ FMAC\ Instances\ *******************************/}}
\DoxyCodeLine{12593\ \textcolor{preprocessor}{\#define\ IS\_FMAC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ FMAC)}}
\DoxyCodeLine{12594\ }
\DoxyCodeLine{12595\ \textcolor{comment}{/*******************************\ GPIO\ Instances\ *******************************/}}
\DoxyCodeLine{12596\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOG))}}
\DoxyCodeLine{12603\ }
\DoxyCodeLine{12604\ \textcolor{comment}{/*******************************\ GPIO\ AF\ Instances\ ****************************/}}
\DoxyCodeLine{12605\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_AF\_INSTANCE(INSTANCE)\ \ \ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{12606\ }
\DoxyCodeLine{12607\ \textcolor{comment}{/****************************\ GPIO\ Lock\ Instances\ *****************************/}}
\DoxyCodeLine{12608\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_LOCK\_INSTANCE(INSTANCE)\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{12609\ }
\DoxyCodeLine{12610\ \textcolor{comment}{/********************************\ I2C\ Instances\ *******************************/}}
\DoxyCodeLine{12611\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12612\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12613\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C3))}}
\DoxyCodeLine{12614\ }
\DoxyCodeLine{12615\ \textcolor{comment}{/******************\ I2C\ Instances\ :\ wakeup\ capability\ from\ stop\ modes\ *********/}}
\DoxyCodeLine{12616\ \textcolor{preprocessor}{\#define\ IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{12617\ }
\DoxyCodeLine{12618\ \textcolor{comment}{/******************************\ OPAMP\ Instances\ *******************************/}}
\DoxyCodeLine{12619\ \textcolor{preprocessor}{\#define\ IS\_OPAMP\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ OPAMP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12620\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12621\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ OPAMP3))}}
\DoxyCodeLine{12622\ }
\DoxyCodeLine{12623\ \textcolor{comment}{/********************************\ PCD\ Instances\ *******************************/}}
\DoxyCodeLine{12624\ \textcolor{preprocessor}{\#define\ IS\_PCD\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USB)}}
\DoxyCodeLine{12625\ }
\DoxyCodeLine{12626\ }
\DoxyCodeLine{12627\ \textcolor{comment}{/*******************************\ RNG\ Instances\ ********************************/}}
\DoxyCodeLine{12628\ \textcolor{preprocessor}{\#define\ IS\_RNG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RNG)}}
\DoxyCodeLine{12629\ }
\DoxyCodeLine{12630\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{12631\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{12632\ }
\DoxyCodeLine{12633\ \textcolor{preprocessor}{\#define\ IS\_TAMP\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ TAMP)}}
\DoxyCodeLine{12634\ }
\DoxyCodeLine{12635\ \textcolor{comment}{/******************************\ SMBUS\ Instances\ *******************************/}}
\DoxyCodeLine{12636\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12637\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C3))}}
\DoxyCodeLine{12639\ }
\DoxyCodeLine{12640\ \textcolor{comment}{/********************************\ SAI\ Instances\ *******************************/}}
\DoxyCodeLine{12641\ \textcolor{preprocessor}{\#define\ IS\_SAI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SAI1\_Block\_A)\ ||\ ((INSTANCE)\ ==\ SAI1\_Block\_B))}}
\DoxyCodeLine{12642\ }
\DoxyCodeLine{12643\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{12644\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12646\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI3))}}
\DoxyCodeLine{12647\ }
\DoxyCodeLine{12648\ \textcolor{comment}{/********************************\ I2S\ Instances\ *******************************/}}
\DoxyCodeLine{12649\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(\_\_INSTANCE\_\_)\ \ (((\_\_INSTANCE\_\_)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)\ ==\ SPI3))}}
\DoxyCodeLine{12651\ }
\DoxyCodeLine{12652\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ All\ supported\ instances\ *****************/}}
\DoxyCodeLine{12653\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_INSTANCE(INSTANCE)\ \ \ \ \ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{12654\ }
\DoxyCodeLine{12655\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{12656\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ \ \ \ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{12657\ }
\DoxyCodeLine{12658\ \textcolor{comment}{/******************\ LPTIM\ Instances\ :\ All\ supported\ instances\ *****************/}}
\DoxyCodeLine{12659\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_ENCODER\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ LPTIM1)}}
\DoxyCodeLine{12660\ }
\DoxyCodeLine{12661\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ All\ supported\ instances\ *******************/}}
\DoxyCodeLine{12662\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12663\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12664\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12665\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12667\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12669\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12671\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12672\ }
\DoxyCodeLine{12673\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 32\ bits\ counter\ ****************/}}
\DoxyCodeLine{12674\ }
\DoxyCodeLine{12675\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ TIM2)}}
\DoxyCodeLine{12676\ }
\DoxyCodeLine{12677\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ the\ break\ function\ *************/}}
\DoxyCodeLine{12678\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12680\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12681\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12682\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12683\ }
\DoxyCodeLine{12684\ \textcolor{comment}{/**************\ TIM\ Instances\ :\ supporting\ Break\ source\ selection\ *************/}}
\DoxyCodeLine{12685\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12686\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12687\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12688\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12690\ }
\DoxyCodeLine{12691\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ 2\ break\ inputs\ *****************/}}
\DoxyCodeLine{12692\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12694\ }
\DoxyCodeLine{12695\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ at\ least\ 1\ capture/compare\ channel\ *************/}}
\DoxyCodeLine{12696\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12697\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12698\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12700\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12704\ }
\DoxyCodeLine{12705\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 2\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{12706\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12709\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12710\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12711\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12712\ }
\DoxyCodeLine{12713\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 3\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{12714\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12718\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12719\ }
\DoxyCodeLine{12720\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 4\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{12721\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12724\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12725\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12726\ }
\DoxyCodeLine{12727\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 5\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{12728\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC5\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12729\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12730\ }
\DoxyCodeLine{12731\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ at\ least\ 6\ capture/compare\ channels\ *******/}}
\DoxyCodeLine{12732\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC6\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12733\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12734\ }
\DoxyCodeLine{12735\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.COMDE)\ *******/}}
\DoxyCodeLine{12736\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12737\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12738\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12741\ }
\DoxyCodeLine{12742\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.UDE)\ ***/}}
\DoxyCodeLine{12743\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12745\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12746\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12747\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12750\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12751\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12752\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12753\ }
\DoxyCodeLine{12754\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (TIMx\_DIER.CCxDE)\ *******/}}
\DoxyCodeLine{12755\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12763\ }
\DoxyCodeLine{12764\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ DMA\ burst\ feature\ ***********************/}}
\DoxyCodeLine{12765\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12773\ }
\DoxyCodeLine{12774\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ output(s)\ available\ **********************/}}
\DoxyCodeLine{12775\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{12776\ \textcolor{preprocessor}{\ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12777\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12778\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12779\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12780\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12781\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12782\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12783\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12784\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM2)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12785\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12786\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12787\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12788\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12789\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12790\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM3)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12791\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12792\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12793\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12794\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12795\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12796\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM4)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12797\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12798\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12799\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12800\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12801\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12802\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM8)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12803\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12804\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12805\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12806\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12807\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_5)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12808\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_6)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12809\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12810\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM15)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12811\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12812\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12813\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12814\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12815\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12816\ \textcolor{preprocessor}{\ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12817\ \textcolor{preprocessor}{\ \ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12818\ \textcolor{preprocessor}{\ \ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{12819\ }
\DoxyCodeLine{12820\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ complementary\ output(s)\ ********/}}
\DoxyCodeLine{12821\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{12822\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12823\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12824\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12825\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12826\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12827\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12828\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM8)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12829\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12830\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12831\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12832\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12833\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12834\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM15)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12835\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12836\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12837\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12838\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12839\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12840\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM17)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{12841\ \textcolor{preprocessor}{\ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))}}
\DoxyCodeLine{12842\ }
\DoxyCodeLine{12843\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ clock\ division\ *****************/}}
\DoxyCodeLine{12844\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12845\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12848\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12851\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12852\ }
\DoxyCodeLine{12853\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{12854\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12859\ }
\DoxyCodeLine{12860\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 2\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{12861\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12862\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12865\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12866\ }
\DoxyCodeLine{12867\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ TIX\ inputs*/}}
\DoxyCodeLine{12868\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12869\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12874\ }
\DoxyCodeLine{12875\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ internal\ trigger\ inputs(ITRX)\ *******/}}
\DoxyCodeLine{12876\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12879\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12880\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12882\ }
\DoxyCodeLine{12883\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ combined\ 3-\/phase\ PWM\ mode\ ******/}}
\DoxyCodeLine{12884\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12885\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12886\ }
\DoxyCodeLine{12887\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ commutation\ event\ generation\ ***/}}
\DoxyCodeLine{12888\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12890\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12891\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12892\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12893\ }
\DoxyCodeLine{12894\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ counting\ mode\ selection\ ********/}}
\DoxyCodeLine{12895\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12896\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12900\ }
\DoxyCodeLine{12901\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{12902\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12907\ }
\DoxyCodeLine{12908\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ Hall\ sensor\ interface\ **********/}}
\DoxyCodeLine{12909\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12915\ }
\DoxyCodeLine{12916\ \textcolor{comment}{/****************\ TIM\ Instances\ :\ external\ trigger\ input\ available\ ************/}}
\DoxyCodeLine{12917\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12920\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12922\ }
\DoxyCodeLine{12923\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ supporting\ ETR\ source\ selection\ ***************/}}
\DoxyCodeLine{12924\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12929\ }
\DoxyCodeLine{12930\ \textcolor{comment}{/******\ TIM\ Instances\ :\ Master\ mode\ available\ (TIMx\_CR2.MMS\ available\ )********/}}
\DoxyCodeLine{12931\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12936\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12937\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12939\ }
\DoxyCodeLine{12940\ \textcolor{comment}{/***********\ TIM\ Instances\ :\ Slave\ mode\ available\ (TIMx\_SMCR\ available\ )*******/}}
\DoxyCodeLine{12941\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12947\ }
\DoxyCodeLine{12948\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ OCxREF\ clear\ *******************/}}
\DoxyCodeLine{12949\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12950\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12957\ }
\DoxyCodeLine{12958\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ bitfield\ OCCS\ in\ SMCR\ register\ *******************/}}
\DoxyCodeLine{12959\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCCS\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12966\ }
\DoxyCodeLine{12967\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ remapping\ capability\ **********************/}}
\DoxyCodeLine{12968\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12969\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12971\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12972\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12973\ }
\DoxyCodeLine{12974\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ repetition\ counter\ *************/}}
\DoxyCodeLine{12975\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{12979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{12980\ }
\DoxyCodeLine{12981\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ ADC\ triggering\ through\ TRGO2\ ***/}}
\DoxyCodeLine{12982\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)\ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{12984\ }
\DoxyCodeLine{12985\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ XOR\ function\ *****************/}}
\DoxyCodeLine{12986\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15))}}
\DoxyCodeLine{12992\ }
\DoxyCodeLine{12993\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ selection\ ********************/}}
\DoxyCodeLine{12994\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TISEL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{12999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM15)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{13002\ }
\DoxyCodeLine{13003\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ Advanced\ timer\ instances\ *******************/}}
\DoxyCodeLine{13004\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{13006\ }
\DoxyCodeLine{13007\ }
\DoxyCodeLine{13008\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ HSE/32\ request\ instances\ *******************/}}
\DoxyCodeLine{13009\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HSE32\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM16)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13010\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM17))}}
\DoxyCodeLine{13011\ }
\DoxyCodeLine{13012\ }
\DoxyCodeLine{13013\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{13014\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3))}}
\DoxyCodeLine{13017\ }
\DoxyCodeLine{13018\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Asynchronous\ mode\ **********************/}}
\DoxyCodeLine{13019\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13020\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4))}}
\DoxyCodeLine{13023\ }
\DoxyCodeLine{13024\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ FIFO\ mode\ ***************************/}}
\DoxyCodeLine{13025\ \textcolor{preprocessor}{\#define\ IS\_UART\_FIFO\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{13030\ }
\DoxyCodeLine{13031\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ SPI\ Slave\ mode\ **********************/}}
\DoxyCodeLine{13032\ \textcolor{preprocessor}{\#define\ IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3))}}
\DoxyCodeLine{13035\ }
\DoxyCodeLine{13036\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Auto\ Baud\ Rate\ detection\ ****************/}}
\DoxyCodeLine{13037\ \textcolor{preprocessor}{\#define\ IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4))}}
\DoxyCodeLine{13041\ }
\DoxyCodeLine{13042\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Driver\ Enable\ *****************/}}
\DoxyCodeLine{13043\ \textcolor{preprocessor}{\#define\ IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{13048\ }
\DoxyCodeLine{13049\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{13050\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{13055\ }
\DoxyCodeLine{13056\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{13057\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13060\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{13062\ }
\DoxyCodeLine{13063\ \textcolor{comment}{/********************\ UART\ Instances\ :\ LIN\ mode\ **********************/}}
\DoxyCodeLine{13064\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4))}}
\DoxyCodeLine{13068\ }
\DoxyCodeLine{13069\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Wake-\/up\ from\ Stop\ mode\ **********************/}}
\DoxyCodeLine{13070\ \textcolor{preprocessor}{\#define\ IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{13074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ LPUART1))}}
\DoxyCodeLine{13075\ }
\DoxyCodeLine{13076\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{13077\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13078\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4))}}
\DoxyCodeLine{13081\ }
\DoxyCodeLine{13082\ \textcolor{comment}{/*********************\ USART\ Instances\ :\ Smard\ card\ mode\ ***********************/}}
\DoxyCodeLine{13083\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{13085\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3))}}
\DoxyCodeLine{13086\ }
\DoxyCodeLine{13087\ \textcolor{comment}{/********************\ LPUART\ Instance\ *****************************************/}}
\DoxyCodeLine{13088\ \textcolor{preprocessor}{\#define\ IS\_LPUART\_INSTANCE(INSTANCE)\ \ \ \ ((INSTANCE)\ ==\ LPUART1)}}
\DoxyCodeLine{13089\ }
\DoxyCodeLine{13090\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{13091\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{13092\ }
\DoxyCodeLine{13093\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{13094\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{13095\ }
\DoxyCodeLine{13096\ \textcolor{comment}{/******************************\ UCPD\ Instances\ ********************************/}}
\DoxyCodeLine{13097\ \textcolor{preprocessor}{\#define\ IS\_UCPD\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ UCPD1)}}
\DoxyCodeLine{13098\ }
\DoxyCodeLine{13099\ \textcolor{comment}{/*******************************\ USB\ Instances\ *******************************/}}
\DoxyCodeLine{13100\ \textcolor{preprocessor}{\#define\ IS\_USB\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ USB)}}
\DoxyCodeLine{13101\ }
\DoxyCodeLine{13105\ }
\DoxyCodeLine{13106\ }
\DoxyCodeLine{13107\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13108\ \textcolor{comment}{/*\ \ For\ a\ painless\ codes\ migration\ between\ the\ STM32G4xx\ device\ product\ \ \ \ \ \ \ */}}
\DoxyCodeLine{13109\ \textcolor{comment}{/*\ \ lines,\ the\ aliases\ defined\ below\ are\ put\ in\ place\ to\ overcome\ the\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13110\ \textcolor{comment}{/*\ \ differences\ in\ the\ interrupt\ handlers\ and\ IRQn\ definitions.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13111\ \textcolor{comment}{/*\ \ No\ need\ to\ update\ developed\ interrupt\ code\ when\ moving\ across\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13112\ \textcolor{comment}{/*\ \ product\ lines\ within\ the\ same\ STM32G4\ Family\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{13113\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13114\ }
\DoxyCodeLine{13115\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQn\ */}}
\DoxyCodeLine{13116\ \textcolor{preprocessor}{\#define\ TIM7\_DAC\_IRQn\ \ \ \ \ TIM7\_IRQn}}
\DoxyCodeLine{13117\ \textcolor{preprocessor}{\#define\ COMP4\_5\_6\_IRQn\ \ \ \ COMP4\_IRQn}}
\DoxyCodeLine{13118\ }
\DoxyCodeLine{13119\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQHandler\ */}}
\DoxyCodeLine{13120\ \textcolor{preprocessor}{\#define\ TIM7\_DAC\_IRQHandler\ \ \ \ \ TIM7\_IRQHandler}}
\DoxyCodeLine{13121\ \textcolor{preprocessor}{\#define\ COMP4\_5\_6\_IRQHandler\ \ \ \ COMP4\_IRQHandler}}
\DoxyCodeLine{13122\ }
\DoxyCodeLine{13123\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{13124\ \}}
\DoxyCodeLine{13125\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{13126\ }
\DoxyCodeLine{13127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32G431xx\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{13128\ }
\DoxyCodeLine{13132\ }
\DoxyCodeLine{13136\ }

\end{DoxyCode}
