<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1585507038">
  <File Type="BITSTR-BMM" Name="nano_sc_system_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="nano_sc_system_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="nano_sc_system_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="nano_sc_system_power_routed.rpt"/>
  <File Type="PA-TCL" Name="nano_sc_system.tcl"/>
  <File Type="OPT-TIMING" Name="nano_sc_system_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="nano_sc_system_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="nano_sc_system_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="nano_sc_system_reports.tcl"/>
  <File Type="OPT-DRC" Name="nano_sc_system_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="nano_sc_system.hwdef"/>
  <File Type="PWROPT-DCP" Name="nano_sc_system_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="nano_sc_system_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="nano_sc_system_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="nano_sc_system_placed.dcp"/>
  <File Type="PLACE-IO" Name="nano_sc_system_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="nano_sc_system_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="nano_sc_system_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="nano_sc_system_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="nano_sc_system_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="nano_sc_system_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="nano_sc_system_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="nano_sc_system.bgn"/>
  <File Type="PLACE-TIMING" Name="nano_sc_system_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="nano_sc_system_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="nano_sc_system.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="nano_sc_system_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="nano_sc_system_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="nano_sc_system_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="nano_sc_system.msk"/>
  <File Type="PHYSOPT-TIMING" Name="nano_sc_system_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="nano_sc_system_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="nano_sc_system_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="nano_sc_system_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="nano_sc_system_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="nano_sc_system_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="nano_sc_system.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="nano_sc_system_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="nano_sc_system.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="nano_sc_system_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="nano_sc_system_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="nano_sc_system.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="nano_sc_system_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="nano_sc_system_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="nano_sc_system_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="nano_sc_system_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="nano_sc_system_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="nano_sc_system_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="nano_sc_system_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="nano_sc_system_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="nano_sc_system_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="nano_sc_system_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="nano_sc_system_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="nano_sc_system_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="nano_sc_system_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="nano_sc_system_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="nano_sc_system_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="nano_sc_system_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="nano_sc_system_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="nano_sc_system_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="nano_sc_system_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="nano_sc_system.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="nano_sc_system_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="nano_sc_system.rbt"/>
  <File Type="BITSTR-NKY" Name="nano_sc_system.nky"/>
  <File Type="BG-DRC" Name="nano_sc_system.drc"/>
  <File Type="RDI-RDI" Name="nano_sc_system.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/adder.v"/>
        <Attr Name="ImportTime" Val="1551824721"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/alu.v"/>
        <Attr Name="ImportTime" Val="1551824724"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/clockDiv.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/hw-syn-lab-3-lab4/Lab2.srcs/sources_1/new/clockDiv.v"/>
        <Attr Name="ImportTime" Val="1550311748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/control.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/control.v"/>
        <Attr Name="ImportTime" Val="1551824727"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/extender.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/extender.v"/>
        <Attr Name="ImportTime" Val="1551824735"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/memory.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/memory.v"/>
        <Attr Name="ImportTime" Val="1551824737"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/mux2_1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/mux2_1.v"/>
        <Attr Name="ImportTime" Val="1551824736"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/nanocpu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/nanocpu.v"/>
        <Attr Name="ImportTime" Val="1551824717"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/quadSevenSeg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/hw-syn-lab-3-lab4/Lab2.srcs/sources_1/new/quadSevenSeg.v"/>
        <Attr Name="ImportTime" Val="1550311748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/regfile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/regfile.v"/>
        <Attr Name="ImportTime" Val="1551824734"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/rom.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/rom.v"/>
        <Attr Name="ImportTime" Val="1551824744"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/segmentDecoder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/hw-syn-lab-3-lab4/Lab2.srcs/sources_1/new/segmentDecoder.v"/>
        <Attr Name="ImportTime" Val="1550311748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/nano_sc_system.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/nano_sc_system.v"/>
        <Attr Name="ImportTime" Val="1551824695"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/mockIO.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/DFlipflop.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/hw-syn-lab-3-lab4/Lab2.srcs/sources_1/new/DFlipflop.v"/>
        <Attr Name="ImportTime" Val="1550311748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/inputStabilizer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/hw-syn-lab-3-lab4/Lab2.srcs/sources_1/new/inputStabilizer.v"/>
        <Attr Name="ImportTime" Val="1550311748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab5Verilog/micropc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/Lab5Verilog/micropc.v"/>
        <Attr Name="ImportTime" Val="1551824736"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/singlePulser.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Downloads/hw-syn-lab-3-lab4/Lab2.srcs/sources_1/new/singlePulser.v"/>
        <Attr Name="ImportTime" Val="1550311748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/prog.list">
      <FileInfo SFType="MEM">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/prog1.list">
      <FileInfo SFType="MEM">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/data.list">
      <FileInfo SFType="MEM">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu_test.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="nano_sc_system"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constraint.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
