Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,22
design__inferred_latch__count,0
design__instance__count,675
design__instance__area,13772.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_5v00,0
design__max_fanout_violation__count__corner:nom_tt_025C_5v00,0
design__max_cap_violation__count__corner:nom_tt_025C_5v00,0
power__internal__total,0.0018583604833111167
power__switching__total,0.0007877996540628374
power__leakage__total,1.5170560629940155E-7
power__total,0.0026463118847459555
clock__skew__worst_hold__corner:nom_tt_025C_5v00,-0.10113264678619846
clock__skew__worst_setup__corner:nom_tt_025C_5v00,0.10113264678619846
timing__hold__ws__corner:nom_tt_025C_5v00,0.9361482964903962
timing__setup__ws__corner:nom_tt_025C_5v00,15.038275050878747
timing__hold__tns__corner:nom_tt_025C_5v00,0.0
timing__setup__tns__corner:nom_tt_025C_5v00,0.0
timing__hold__wns__corner:nom_tt_025C_5v00,0
timing__setup__wns__corner:nom_tt_025C_5v00,0.0
timing__hold_vio__count__corner:nom_tt_025C_5v00,0
timing__hold_r2r__ws__corner:nom_tt_025C_5v00,0.936148
timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_r2r__ws__corner:nom_tt_025C_5v00,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00,0
design__max_slew_violation__count__corner:nom_ss_125C_4v50,0
design__max_fanout_violation__count__corner:nom_ss_125C_4v50,0
design__max_cap_violation__count__corner:nom_ss_125C_4v50,0
clock__skew__worst_hold__corner:nom_ss_125C_4v50,-0.1017893437238369
clock__skew__worst_setup__corner:nom_ss_125C_4v50,0.1017893437238369
timing__hold__ws__corner:nom_ss_125C_4v50,1.849961791673527
timing__setup__ws__corner:nom_ss_125C_4v50,14.27219627322545
timing__hold__tns__corner:nom_ss_125C_4v50,0.0
timing__setup__tns__corner:nom_ss_125C_4v50,0.0
timing__hold__wns__corner:nom_ss_125C_4v50,0
timing__setup__wns__corner:nom_ss_125C_4v50,0.0
timing__hold_vio__count__corner:nom_ss_125C_4v50,0
timing__hold_r2r__ws__corner:nom_ss_125C_4v50,1.849962
timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_r2r__ws__corner:nom_ss_125C_4v50,14.293687
timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50,0
design__max_slew_violation__count__corner:nom_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:nom_ff_n40C_5v50,0
design__max_cap_violation__count__corner:nom_ff_n40C_5v50,0
clock__skew__worst_hold__corner:nom_ff_n40C_5v50,-0.10084854070616181
clock__skew__worst_setup__corner:nom_ff_n40C_5v50,0.10084854070616181
timing__hold__ws__corner:nom_ff_n40C_5v50,0.5390770205032663
timing__setup__ws__corner:nom_ff_n40C_5v50,15.339493665011732
timing__hold__tns__corner:nom_ff_n40C_5v50,0.0
timing__setup__tns__corner:nom_ff_n40C_5v50,0.0
timing__hold__wns__corner:nom_ff_n40C_5v50,0
timing__setup__wns__corner:nom_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:nom_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:nom_ff_n40C_5v50,0.539077
timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:nom_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.10065816520763003
clock__skew__worst_setup,0.10065816520763003
timing__hold__ws,0.5324808522605086
timing__setup__ws,14.219547719551883
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.532481
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.228230
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 200.0 140.0
design__core__bbox,3.36 3.92 196.56 133.28
design__io,15
design__die__area,28000
design__core__area,24992.4
design__instance__count__stdcell,675
design__instance__area__stdcell,13772.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.551076
design__instance__utilization__stdcell,0.551076
design__instance__count__class:tie_cell,3
design__instance__count__class:inverter,39
design__instance__count__class:sequential_cell,89
design__instance__count__class:multi_input_combinational_cell,281
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,66
design__instance__count__class:tap_cell,159
design__power_grid_violation__count__net:VDD,0
design__power_grid_violation__count__net:VSS,0
design__power_grid_violation__count,0
floorplan__design__io,13
design__io__hpwl,2083698
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10585.6
design__violations,0
design__instance__count__class:timing_repair_buffer,34
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,461
route__net__special,2
route__drc_errors__iter:1,42
route__wirelength__iter:1,11414
route__drc_errors__iter:2,5
route__wirelength__iter:2,11312
route__drc_errors__iter:3,3
route__wirelength__iter:3,11322
route__drc_errors__iter:4,0
route__wirelength__iter:4,11320
route__drc_errors,0
route__wirelength,11320
route__vias,2667
route__vias__singlecut,2667
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,224.2
design__instance__count__class:fill_cell,700
timing__unannotated_net__count__corner:nom_tt_025C_5v00,1
timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00,0
timing__unannotated_net__count__corner:nom_ss_125C_4v50,1
timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50,0
timing__unannotated_net__count__corner:nom_ff_n40C_5v50,1
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count__corner:min_tt_025C_5v00,0
design__max_fanout_violation__count__corner:min_tt_025C_5v00,0
design__max_cap_violation__count__corner:min_tt_025C_5v00,0
clock__skew__worst_hold__corner:min_tt_025C_5v00,-0.10084981746267624
clock__skew__worst_setup__corner:min_tt_025C_5v00,0.10084981746267624
timing__hold__ws__corner:min_tt_025C_5v00,0.9258123418834201
timing__setup__ws__corner:min_tt_025C_5v00,15.06291312093804
timing__hold__tns__corner:min_tt_025C_5v00,0.0
timing__setup__tns__corner:min_tt_025C_5v00,0.0
timing__hold__wns__corner:min_tt_025C_5v00,0
timing__setup__wns__corner:min_tt_025C_5v00,0.0
timing__hold_vio__count__corner:min_tt_025C_5v00,0
timing__hold_r2r__ws__corner:min_tt_025C_5v00,0.925812
timing__hold_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__setup_vio__count__corner:min_tt_025C_5v00,0
timing__setup_r2r__ws__corner:min_tt_025C_5v00,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__unannotated_net__count__corner:min_tt_025C_5v00,1
timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00,0
design__max_slew_violation__count__corner:min_ss_125C_4v50,0
design__max_fanout_violation__count__corner:min_ss_125C_4v50,0
design__max_cap_violation__count__corner:min_ss_125C_4v50,0
clock__skew__worst_hold__corner:min_ss_125C_4v50,-0.10139588067278185
clock__skew__worst_setup__corner:min_ss_125C_4v50,0.10139588067278185
timing__hold__ws__corner:min_ss_125C_4v50,1.8325058655859607
timing__setup__ws__corner:min_ss_125C_4v50,14.315217860735618
timing__hold__tns__corner:min_ss_125C_4v50,0.0
timing__setup__tns__corner:min_ss_125C_4v50,0.0
timing__hold__wns__corner:min_ss_125C_4v50,0
timing__setup__wns__corner:min_ss_125C_4v50,0.0
timing__hold_vio__count__corner:min_ss_125C_4v50,0
timing__hold_r2r__ws__corner:min_ss_125C_4v50,1.832506
timing__hold_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__setup_vio__count__corner:min_ss_125C_4v50,0
timing__setup_r2r__ws__corner:min_ss_125C_4v50,14.346171
timing__setup_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__unannotated_net__count__corner:min_ss_125C_4v50,1
timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50,0
design__max_slew_violation__count__corner:min_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:min_ff_n40C_5v50,0
design__max_cap_violation__count__corner:min_ff_n40C_5v50,0
clock__skew__worst_hold__corner:min_ff_n40C_5v50,-0.10065816520763003
clock__skew__worst_setup__corner:min_ff_n40C_5v50,0.10065816520763003
timing__hold__ws__corner:min_ff_n40C_5v50,0.5324808522605086
timing__setup__ws__corner:min_ff_n40C_5v50,15.369871144181449
timing__hold__tns__corner:min_ff_n40C_5v50,0.0
timing__setup__tns__corner:min_ff_n40C_5v50,0.0
timing__hold__wns__corner:min_ff_n40C_5v50,0
timing__setup__wns__corner:min_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:min_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:min_ff_n40C_5v50,0.532481
timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:min_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__unannotated_net__count__corner:min_ff_n40C_5v50,1
timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50,0
design__max_slew_violation__count__corner:max_tt_025C_5v00,0
design__max_fanout_violation__count__corner:max_tt_025C_5v00,0
design__max_cap_violation__count__corner:max_tt_025C_5v00,0
clock__skew__worst_hold__corner:max_tt_025C_5v00,-0.10146787863796503
clock__skew__worst_setup__corner:max_tt_025C_5v00,0.10146787863796503
timing__hold__ws__corner:max_tt_025C_5v00,0.94831012393531
timing__setup__ws__corner:max_tt_025C_5v00,15.008222645019833
timing__hold__tns__corner:max_tt_025C_5v00,0.0
timing__setup__tns__corner:max_tt_025C_5v00,0.0
timing__hold__wns__corner:max_tt_025C_5v00,0
timing__setup__wns__corner:max_tt_025C_5v00,0.0
timing__hold_vio__count__corner:max_tt_025C_5v00,0
timing__hold_r2r__ws__corner:max_tt_025C_5v00,0.948310
timing__hold_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__setup_vio__count__corner:max_tt_025C_5v00,0
timing__setup_r2r__ws__corner:max_tt_025C_5v00,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__unannotated_net__count__corner:max_tt_025C_5v00,1
timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00,0
design__max_slew_violation__count__corner:max_ss_125C_4v50,0
design__max_fanout_violation__count__corner:max_ss_125C_4v50,0
design__max_cap_violation__count__corner:max_ss_125C_4v50,0
clock__skew__worst_hold__corner:max_ss_125C_4v50,-0.1023666597129696
clock__skew__worst_setup__corner:max_ss_125C_4v50,0.1023666597129696
timing__hold__ws__corner:max_ss_125C_4v50,1.869260354967177
timing__setup__ws__corner:max_ss_125C_4v50,14.219547719551883
timing__hold__tns__corner:max_ss_125C_4v50,0.0
timing__setup__tns__corner:max_ss_125C_4v50,0.0
timing__hold__wns__corner:max_ss_125C_4v50,0
timing__setup__wns__corner:max_ss_125C_4v50,0.0
timing__hold_vio__count__corner:max_ss_125C_4v50,0
timing__hold_r2r__ws__corner:max_ss_125C_4v50,1.869260
timing__hold_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__setup_vio__count__corner:max_ss_125C_4v50,0
timing__setup_r2r__ws__corner:max_ss_125C_4v50,14.228230
timing__setup_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__unannotated_net__count__corner:max_ss_125C_4v50,1
timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50,0
design__max_slew_violation__count__corner:max_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:max_ff_n40C_5v50,0
design__max_cap_violation__count__corner:max_ff_n40C_5v50,0
clock__skew__worst_hold__corner:max_ff_n40C_5v50,-0.10107377720865277
clock__skew__worst_setup__corner:max_ff_n40C_5v50,0.10107377720865277
timing__hold__ws__corner:max_ff_n40C_5v50,0.5468406438005866
timing__setup__ws__corner:max_ff_n40C_5v50,15.303906131084702
timing__hold__tns__corner:max_ff_n40C_5v50,0.0
timing__setup__tns__corner:max_ff_n40C_5v50,0.0
timing__hold__wns__corner:max_ff_n40C_5v50,0
timing__setup__wns__corner:max_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:max_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:max_ff_n40C_5v50,0.546841
timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:max_ff_n40C_5v50,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count__corner:max_ff_n40C_5v50,1
timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count,1
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00,4.99985
design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00,4.99998
design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00,0.000145293
design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00,0.000112577
design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00,0.000022428
design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00,0.000112577
design_powergrid__voltage__worst,0.000112577
design_powergrid__voltage__worst__net:VDD,4.99985
design_powergrid__drop__worst,0.000145293
design_powergrid__drop__worst__net:VDD,0.000145293
design_powergrid__voltage__worst__net:VSS,0.000112577
design_powergrid__drop__worst__net:VSS,0.000112577
ir__voltage__worst,5
ir__drop__avg,0.00002269999999999999950217773048155578408113797195255756378173828125
ir__drop__worst,0.0001450000000000000008500145032286354762618429958820343017578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
