 
****************************************
Report : qor
Design : riscv_core
Version: K-2015.06
Date   : Sat Jan  6 03:44:57 2024
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:          3.44
  Critical Path Slack:           0.00
  Critical Path Clk Period:      3.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         47
  Hierarchical Port Count:        188
  Leaf Cell Count:              23062
  Buf/Inv Cell Count:            2956
  Buf Cell Count:                 290
  Inv Cell Count:                2666
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20606
  Sequential Cell Count:         2456
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    30923.032292
  Noncombinational Area: 13144.124407
  Buf/Inv Area:           1725.808003
  Total Buffer Area:           235.94
  Total Inverter Area:        1489.87
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             44067.156699
  Design Area:           44067.156699


  Design Rules
  -----------------------------------
  Total Number of Nets:         26108
  Nets With Violations:            11
  Max Trans Violations:             0
  Max Cap Violations:              11
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.97
  Logic Optimization:                  0.99
  Mapping Optimization:               27.85
  -----------------------------------------
  Overall Compile Time:              138.63
  Overall Compile Wall Clock Time:   610.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
