Timing Analyzer report for TOP
Sun Dec 29 21:34:36 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP                                                    ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processors 3-4         ;   1.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 186.12 MHz ; 186.12 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -4.373 ; -1122.098          ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -692.968                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                                       ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.373 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.302      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.349 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.278      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.297 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.226      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.084 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 5.013      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.044 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.973      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.018 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.947      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -4.000 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 4.930      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.986 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.915      ;
; -3.962 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[13][0]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 5.306      ;
; -3.938 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[13][0]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 5.282      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.930 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.859      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.893 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.822      ;
; -3.886 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[13][0]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 5.230      ;
; -3.795 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[15][3]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 5.139      ;
; -3.780 ; UART_TX:UART_TX_INST|r_Byte_Index[2]         ; UART_TX:UART_TX_INST|r_TX_Data[7]            ; i_Clk        ; i_Clk       ; 1.000        ; -0.085     ; 4.696      ;
; -3.771 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[15][3]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.343      ; 5.115      ;
; -3.764 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; i_Clk        ; i_Clk       ; 1.000        ; -0.082     ; 4.683      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.738 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.387      ; 5.126      ;
; -3.735 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[8][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.358      ; 5.094      ;
; -3.735 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[8][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.358      ; 5.094      ;
; -3.735 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[8][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.358      ; 5.094      ;
; -3.735 ; UART_RX:UART_RX_INST|r_Clk_Count[6]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.664      ;
; -3.735 ; UART_RX:UART_RX_INST|r_Clk_Count[6]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.664      ;
; -3.735 ; UART_RX:UART_RX_INST|r_Clk_Count[6]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 4.664      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                         ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[3]             ; UART_RX:UART_RX_INST|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[1]             ; UART_RX:UART_RX_INST|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[4]             ; UART_RX:UART_RX_INST|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_RX_Byte[5]             ; UART_RX:UART_RX_INST|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_Bit_Index[1]           ; UART_RX:UART_RX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; UART_RX:UART_RX_INST|r_Bit_Index[2]           ; UART_RX:UART_RX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 0.746      ;
; 0.452 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_TX:UART_TX_INST|r_Byte_Index[2]          ; UART_TX:UART_TX_INST|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_TX:UART_TX_INST|r_Byte_Index[1]          ; UART_TX:UART_TX_INST|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_TX:UART_TX_INST|r_Byte_Index[0]          ; UART_TX:UART_TX_INST|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|o_TX_Serial              ; UART_TX:UART_TX_INST|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; o_RX_LED~reg0                                 ; o_RX_LED~reg0                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_RX_DV                  ; UART_RX:UART_RX_INST|r_RX_DV                  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_INST|r_MEM_Index[3]           ; UART_RX:UART_RX_INST|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_RX:UART_RX_INST|r_MEM_Index[1]           ; UART_RX:UART_RX_INST|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.494 ; r_Button_Pressed                              ; o_RX_LED~reg0                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.787      ;
; 0.509 ; r_Button_Pressed                              ; r_TX_DV                                       ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.802      ;
; 0.516 ; UART_TX:UART_TX_INST|r_Clk_Count[14]          ; UART_TX:UART_TX_INST|r_Clk_Count[14]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.809      ;
; 0.531 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.824      ;
; 0.532 ; UART_RX:UART_RX_INST|r_Clk_Count[14]          ; UART_RX:UART_RX_INST|r_Clk_Count[14]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.825      ;
; 0.555 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.848      ;
; 0.563 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.856      ;
; 0.563 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.856      ;
; 0.565 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.858      ;
; 0.580 ; UART_RX:UART_RX_INST|MEM_UART[12][4]          ; r_TX_Block[100]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.537      ; 1.329      ;
; 0.582 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.875      ;
; 0.583 ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.876      ;
; 0.625 ; r_Button_Last                                 ; r_Button_Pressed                              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.918      ;
; 0.678 ; r_TX_Block[62]                                ; UART_TX:UART_TX_INST|r_TX_Block[62]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.971      ;
; 0.681 ; r_TX_Block[119]                               ; UART_TX:UART_TX_INST|r_TX_Block[119]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.974      ;
; 0.684 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.977      ;
; 0.685 ; r_TX_Block[102]                               ; UART_TX:UART_TX_INST|r_TX_Block[102]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.978      ;
; 0.698 ; UART_RX:UART_RX_INST|MEM_UART[10][3]          ; r_TX_Block[83]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 0.989      ;
; 0.707 ; UART_RX:UART_RX_INST|MEM_UART[12][0]          ; r_TX_Block[96]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.001      ;
; 0.710 ; UART_RX:UART_RX_INST|MEM_UART[12][7]          ; r_TX_Block[103]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.004      ;
; 0.711 ; r_TX_Block[118]                               ; UART_TX:UART_TX_INST|r_TX_Block[118]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.004      ;
; 0.724 ; r_TX_Block[7]                                 ; UART_TX:UART_TX_INST|r_TX_Data[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; r_TX_Block[6]                                 ; UART_TX:UART_TX_INST|r_TX_Block[6]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; r_TX_Block[1]                                 ; UART_TX:UART_TX_INST|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.017      ;
; 0.727 ; r_TX_Block[2]                                 ; UART_TX:UART_TX_INST|r_TX_Data[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.019      ;
; 0.736 ; UART_TX:UART_TX_INST|r_Clk_Count[3]           ; UART_TX:UART_TX_INST|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; UART_TX:UART_TX_INST|r_Clk_Count[1]           ; UART_TX:UART_TX_INST|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; UART_TX:UART_TX_INST|r_Clk_Count[2]           ; UART_TX:UART_TX_INST|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; UART_TX:UART_TX_INST|r_Clk_Count[4]           ; UART_TX:UART_TX_INST|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.033      ;
; 0.761 ; UART_RX:UART_RX_INST|MEM_UART[0][0]           ; r_TX_Block[0]                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.542      ; 1.515      ;
; 0.761 ; UART_TX:UART_TX_INST|r_Clk_Count[0]           ; UART_TX:UART_TX_INST|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; UART_RX:UART_RX_INST|r_Clk_Count[3]           ; UART_RX:UART_RX_INST|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; UART_TX:UART_TX_INST|r_Clk_Count[13]          ; UART_TX:UART_TX_INST|r_Clk_Count[13]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_TX:UART_TX_INST|r_Clk_Count[11]          ; UART_TX:UART_TX_INST|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_TX:UART_TX_INST|r_Clk_Count[5]           ; UART_TX:UART_TX_INST|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; UART_RX:UART_RX_INST|r_Clk_Count[1]           ; UART_RX:UART_RX_INST|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; UART_TX:UART_TX_INST|r_Clk_Count[9]           ; UART_TX:UART_TX_INST|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_TX:UART_TX_INST|r_Clk_Count[6]           ; UART_TX:UART_TX_INST|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_TX:UART_TX_INST|r_Clk_Count[7]           ; UART_TX:UART_TX_INST|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; UART_RX:UART_RX_INST|r_Clk_Count[2]           ; UART_RX:UART_RX_INST|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; UART_RX:UART_RX_INST|r_Clk_Count[4]           ; UART_RX:UART_RX_INST|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; UART_TX:UART_TX_INST|r_Clk_Count[12]          ; UART_TX:UART_TX_INST|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; UART_TX:UART_TX_INST|r_Clk_Count[10]          ; UART_TX:UART_TX_INST|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; UART_TX:UART_TX_INST|r_Clk_Count[8]           ; UART_TX:UART_TX_INST|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; UART_RX:UART_RX_INST|r_Clk_Count[10]          ; UART_RX:UART_RX_INST|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; UART_RX:UART_RX_INST|r_Clk_Count[0]           ; UART_RX:UART_RX_INST|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.101      ; 1.080      ;
; 0.769 ; r_TX_DV                                       ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.062      ;
; 0.773 ; UART_TX:UART_TX_INST|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit  ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.069      ;
; 0.786 ; UART_RX:UART_RX_INST|r_Clk_Count[13]          ; UART_RX:UART_RX_INST|r_Clk_Count[13]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; UART_RX:UART_RX_INST|r_Clk_Count[11]          ; UART_RX:UART_RX_INST|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; UART_RX:UART_RX_INST|r_Clk_Count[9]           ; UART_RX:UART_RX_INST|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; UART_RX:UART_RX_INST|r_Clk_Count[12]          ; UART_RX:UART_RX_INST|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.082      ;
; 0.799 ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; UART_TX:UART_TX_INST|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.092      ;
; 0.806 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_INST|r_RX_DV                  ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.099      ;
; 0.824 ; UART_RX:UART_RX_INST|r_RX_Data                ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.117      ;
; 0.829 ; UART_RX:UART_RX_INST|MEM_UART[12][1]          ; r_TX_Block[97]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.123      ;
; 0.832 ; r_TX_Block[57]                                ; UART_TX:UART_TX_INST|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.125      ;
; 0.852 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.108      ; 1.172      ;
; 0.854 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.108      ; 1.174      ;
; 0.858 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|MEM_UART[9][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.172      ;
; 0.860 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.174      ;
; 0.873 ; UART_RX:UART_RX_INST|MEM_UART[12][3]          ; r_TX_Block[99]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.082      ; 1.167      ;
; 0.885 ; UART_RX:UART_RX_INST|r_RX_Data                ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.178      ;
; 0.885 ; UART_RX:UART_RX_INST|r_RX_Data                ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.178      ;
; 0.890 ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; UART_RX:UART_RX_INST|MEM_UART[1][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.108      ; 1.210      ;
; 0.894 ; UART_RX:UART_RX_INST|MEM_UART[10][5]          ; r_TX_Block[85]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.079      ; 1.185      ;
; 0.895 ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; UART_RX:UART_RX_INST|MEM_UART[1][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.108      ; 1.215      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 198.29 MHz ; 198.29 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -4.043 ; -1027.217         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -692.968                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                        ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.043 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.983      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -4.030 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.970      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.966 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.906      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.734 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.674      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.673      ;
; -3.699 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[13][0]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.320      ; 5.021      ;
; -3.686 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[13][0]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.320      ; 5.008      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.681 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.061     ; 4.622      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.676 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.616      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.667 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.607      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.656 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.596      ;
; -3.622 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[13][0]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.320      ; 4.944      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.547 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]          ; i_Clk        ; i_Clk       ; 1.000        ; -0.062     ; 4.487      ;
; -3.537 ; UART_TX:UART_TX_INST|r_Byte_Index[2]         ; UART_TX:UART_TX_INST|r_TX_Data[7]            ; i_Clk        ; i_Clk       ; 1.000        ; -0.077     ; 4.462      ;
; -3.510 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[15][3]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.322      ; 4.834      ;
; -3.504 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; i_Clk        ; i_Clk       ; 1.000        ; -0.073     ; 4.433      ;
; -3.497 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[15][3]         ; i_Clk        ; i_Clk       ; 1.000        ; 0.322      ; 4.821      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][4]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.451 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][6]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.819      ;
; -3.442 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][5]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.330      ; 4.774      ;
; -3.438 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][3]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.806      ;
; -3.438 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][0]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.806      ;
; -3.438 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][1]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.806      ;
; -3.438 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][2]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.806      ;
; -3.438 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][7]          ; i_Clk        ; i_Clk       ; 1.000        ; 0.366      ; 4.806      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[3]             ; UART_RX:UART_RX_INST|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[1]             ; UART_RX:UART_RX_INST|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[4]             ; UART_RX:UART_RX_INST|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_RX_Byte[5]             ; UART_RX:UART_RX_INST|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_Bit_Index[1]           ; UART_RX:UART_RX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; UART_RX:UART_RX_INST|r_Bit_Index[2]           ; UART_RX:UART_RX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|o_TX_Serial              ; UART_TX:UART_TX_INST|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_MEM_Index[3]           ; UART_RX:UART_RX_INST|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_MEM_Index[1]           ; UART_RX:UART_RX_INST|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; o_RX_LED~reg0                                 ; o_RX_LED~reg0                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_RX_DV                  ; UART_RX:UART_RX_INST|r_RX_DV                  ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_INST|r_Byte_Index[2]          ; UART_TX:UART_TX_INST|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_INST|r_Byte_Index[1]          ; UART_TX:UART_TX_INST|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_INST|r_Byte_Index[0]          ; UART_TX:UART_TX_INST|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.456 ; r_Button_Pressed                              ; o_RX_LED~reg0                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.724      ;
; 0.476 ; r_Button_Pressed                              ; r_TX_DV                                       ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; UART_TX:UART_TX_INST|r_Clk_Count[14]          ; UART_TX:UART_TX_INST|r_Clk_Count[14]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.745      ;
; 0.490 ; UART_RX:UART_RX_INST|r_Clk_Count[14]          ; UART_RX:UART_RX_INST|r_Clk_Count[14]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.758      ;
; 0.495 ; UART_RX:UART_RX_INST|MEM_UART[12][4]          ; r_TX_Block[100]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.501      ; 1.191      ;
; 0.519 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.787      ;
; 0.524 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.792      ;
; 0.524 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.792      ;
; 0.526 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.794      ;
; 0.541 ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.808      ;
; 0.548 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.816      ;
; 0.578 ; r_Button_Last                                 ; r_Button_Pressed                              ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.846      ;
; 0.600 ; r_TX_Block[62]                                ; UART_TX:UART_TX_INST|r_TX_Block[62]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.868      ;
; 0.602 ; r_TX_Block[119]                               ; UART_TX:UART_TX_INST|r_TX_Block[119]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 0.871      ;
; 0.607 ; r_TX_Block[102]                               ; UART_TX:UART_TX_INST|r_TX_Block[102]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.875      ;
; 0.622 ; UART_RX:UART_RX_INST|MEM_UART[10][3]          ; r_TX_Block[83]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.889      ;
; 0.626 ; UART_RX:UART_RX_INST|MEM_UART[12][0]          ; r_TX_Block[96]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.893      ;
; 0.628 ; r_TX_Block[118]                               ; UART_TX:UART_TX_INST|r_TX_Block[118]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; UART_RX:UART_RX_INST|MEM_UART[12][7]          ; r_TX_Block[103]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.896      ;
; 0.632 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.900      ;
; 0.664 ; UART_RX:UART_RX_INST|MEM_UART[0][0]           ; r_TX_Block[0]                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.500      ; 1.359      ;
; 0.667 ; r_TX_Block[1]                                 ; UART_TX:UART_TX_INST|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; r_TX_Block[7]                                 ; UART_TX:UART_TX_INST|r_TX_Data[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; r_TX_Block[6]                                 ; UART_TX:UART_TX_INST|r_TX_Block[6]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.935      ;
; 0.670 ; r_TX_Block[2]                                 ; UART_TX:UART_TX_INST|r_TX_Data[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.937      ;
; 0.684 ; UART_TX:UART_TX_INST|r_Clk_Count[3]           ; UART_TX:UART_TX_INST|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; UART_TX:UART_TX_INST|r_Clk_Count[1]           ; UART_TX:UART_TX_INST|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.953      ;
; 0.689 ; UART_TX:UART_TX_INST|r_Clk_Count[2]           ; UART_TX:UART_TX_INST|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; UART_TX:UART_TX_INST|r_Clk_Count[4]           ; UART_TX:UART_TX_INST|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.958      ;
; 0.705 ; UART_TX:UART_TX_INST|r_Clk_Count[5]           ; UART_TX:UART_TX_INST|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_RX:UART_RX_INST|r_Clk_Count[3]           ; UART_RX:UART_RX_INST|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; UART_TX:UART_TX_INST|r_Clk_Count[13]          ; UART_TX:UART_TX_INST|r_Clk_Count[13]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_TX:UART_TX_INST|r_Clk_Count[11]          ; UART_TX:UART_TX_INST|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; UART_RX:UART_RX_INST|r_Clk_Count[1]           ; UART_RX:UART_RX_INST|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; UART_TX:UART_TX_INST|r_Clk_Count[6]           ; UART_TX:UART_TX_INST|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; UART_TX:UART_TX_INST|r_Clk_Count[9]           ; UART_TX:UART_TX_INST|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; UART_TX:UART_TX_INST|r_Clk_Count[7]           ; UART_TX:UART_TX_INST|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; UART_RX:UART_RX_INST|r_Clk_Count[2]           ; UART_RX:UART_RX_INST|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; UART_TX:UART_TX_INST|r_Clk_Count[12]          ; UART_TX:UART_TX_INST|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; UART_RX:UART_RX_INST|r_Clk_Count[4]           ; UART_RX:UART_RX_INST|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; UART_TX:UART_TX_INST|r_Clk_Count[10]          ; UART_TX:UART_TX_INST|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; UART_TX:UART_TX_INST|r_Clk_Count[0]           ; UART_TX:UART_TX_INST|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; UART_TX:UART_TX_INST|r_Clk_Count[8]           ; UART_TX:UART_TX_INST|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; UART_RX:UART_RX_INST|r_Clk_Count[10]          ; UART_RX:UART_RX_INST|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; UART_RX:UART_RX_INST|r_Clk_Count[0]           ; UART_RX:UART_RX_INST|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.091      ; 1.001      ;
; 0.718 ; r_TX_DV                                       ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit  ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.986      ;
; 0.721 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.989      ;
; 0.726 ; UART_TX:UART_TX_INST|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.994      ;
; 0.727 ; UART_RX:UART_RX_INST|r_Clk_Count[13]          ; UART_RX:UART_RX_INST|r_Clk_Count[13]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.995      ;
; 0.728 ; UART_RX:UART_RX_INST|r_Clk_Count[11]          ; UART_RX:UART_RX_INST|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.996      ;
; 0.731 ; UART_RX:UART_RX_INST|r_Clk_Count[9]           ; UART_RX:UART_RX_INST|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.999      ;
; 0.733 ; UART_RX:UART_RX_INST|r_Clk_Count[12]          ; UART_RX:UART_RX_INST|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.001      ;
; 0.742 ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; UART_TX:UART_TX_INST|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.010      ;
; 0.751 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_INST|r_RX_DV                  ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.019      ;
; 0.762 ; UART_RX:UART_RX_INST|r_RX_Data                ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.030      ;
; 0.767 ; UART_RX:UART_RX_INST|MEM_UART[12][1]          ; r_TX_Block[97]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.034      ;
; 0.768 ; r_TX_Block[57]                                ; UART_TX:UART_TX_INST|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.074      ; 1.037      ;
; 0.782 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.079      ;
; 0.792 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|MEM_UART[9][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.079      ;
; 0.793 ; UART_RX:UART_RX_INST|MEM_UART[12][3]          ; r_TX_Block[99]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.060      ;
; 0.804 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.101      ;
; 0.811 ; UART_RX:UART_RX_INST|MEM_UART[10][5]          ; r_TX_Block[85]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.078      ;
; 0.812 ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; UART_RX:UART_RX_INST|MEM_UART[1][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.109      ;
; 0.813 ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; UART_RX:UART_RX_INST|MEM_UART[1][2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.102      ; 1.110      ;
; 0.813 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.100      ;
; 0.823 ; r_TX_Block[98]                                ; UART_TX:UART_TX_INST|r_TX_Block[98]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.091      ;
; 0.823 ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; UART_RX:UART_RX_INST|MEM_UART[9][7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.092      ; 1.110      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -1.296 ; -225.118          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -499.787                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.296 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.252      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.282 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.238      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.280 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.236      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.203 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.030     ; 2.160      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.197 ; UART_RX:UART_RX_INST|r_Clk_Count[8]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.153      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.178 ; UART_RX:UART_RX_INST|r_Clk_Count[5]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.134      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.151 ; UART_RX:UART_RX_INST|r_Clk_Count[14]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.107      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.150 ; UART_RX:UART_RX_INST|r_Clk_Count[13]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.106      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.138 ; UART_RX:UART_RX_INST|r_Clk_Count[12]         ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.094      ;
; -1.122 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.241      ;
; -1.118 ; UART_TX:UART_TX_INST|r_Byte_Index[2]         ; UART_TX:UART_TX_INST|r_TX_Data[7]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.040     ; 2.065      ;
; -1.108 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.227      ;
; -1.106 ; UART_RX:UART_RX_INST|r_Clk_Count[10]         ; UART_RX:UART_RX_INST|MEM_UART[13][0] ; i_Clk        ; i_Clk       ; 1.000        ; 0.132      ; 2.225      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.098 ; UART_RX:UART_RX_INST|r_Clk_Count[7]          ; UART_RX:UART_RX_INST|MEM_UART[0][5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.031     ; 2.054      ;
; -1.068 ; UART_TX:UART_TX_INST|r_Byte_Index[1]         ; UART_TX:UART_TX_INST|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.008      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][7]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][4]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][6]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.200      ;
; -1.062 ; UART_TX:UART_TX_INST|r_Byte_Index[2]         ; UART_TX:UART_TX_INST|r_TX_Data[5]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 2.002      ;
; -1.057 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[15][3] ; i_Clk        ; i_Clk       ; 1.000        ; 0.134      ; 2.178      ;
; -1.056 ; UART_TX:UART_TX_INST|r_Byte_Index[1]         ; UART_TX:UART_TX_INST|r_TX_Data[3]    ; i_Clk        ; i_Clk       ; 1.000        ; -0.047     ; 1.996      ;
; -1.049 ; UART_RX:UART_RX_INST|r_Clk_Count[11]         ; UART_RX:UART_RX_INST|MEM_UART[3][5]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.139      ; 2.175      ;
; -1.048 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][3]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.186      ;
; -1.048 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][0]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.186      ;
; -1.048 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][1]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.186      ;
; -1.048 ; UART_RX:UART_RX_INST|r_Clk_Count[9]          ; UART_RX:UART_RX_INST|MEM_UART[3][2]  ; i_Clk        ; i_Clk       ; 1.000        ; 0.151      ; 2.186      ;
+--------+----------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                          ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[3]             ; UART_RX:UART_RX_INST|r_RX_Byte[3]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[1]             ; UART_RX:UART_RX_INST|r_RX_Byte[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; UART_RX:UART_RX_INST|r_RX_Byte[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; UART_RX:UART_RX_INST|r_RX_Byte[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[4]             ; UART_RX:UART_RX_INST|r_RX_Byte[4]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_RX_Byte[5]             ; UART_RX:UART_RX_INST|r_RX_Byte[5]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_Bit_Index[1]           ; UART_RX:UART_RX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; UART_RX:UART_RX_INST|r_Bit_Index[2]           ; UART_RX:UART_RX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Start_Bit ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_INST|r_Byte_Index[2]          ; UART_TX:UART_TX_INST|r_Byte_Index[2]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_INST|r_Byte_Index[1]          ; UART_TX:UART_TX_INST|r_Byte_Index[1]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_TX:UART_TX_INST|r_Byte_Index[0]          ; UART_TX:UART_TX_INST|r_Byte_Index[0]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|o_TX_Serial              ; UART_TX:UART_TX_INST|o_TX_Serial              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_MEM_Index[3]           ; UART_RX:UART_RX_INST|r_MEM_Index[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_MEM_Index[1]           ; UART_RX:UART_RX_INST|r_MEM_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; o_RX_LED~reg0                                 ; o_RX_LED~reg0                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_RX_DV                  ; UART_RX:UART_RX_INST|r_RX_DV                  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; r_Button_Pressed                              ; r_TX_DV                                       ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.204 ; r_Button_Pressed                              ; o_RX_LED~reg0                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.324      ;
; 0.209 ; UART_TX:UART_TX_INST|r_Clk_Count[14]          ; UART_TX:UART_TX_INST|r_Clk_Count[14]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.329      ;
; 0.215 ; UART_RX:UART_RX_INST|r_Clk_Count[14]          ; UART_RX:UART_RX_INST|r_Clk_Count[14]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.336      ;
; 0.220 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; UART_RX:UART_RX_INST|r_SM_Main.s_Idle         ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.342      ;
; 0.233 ; UART_RX:UART_RX_INST|MEM_UART[12][4]          ; r_TX_Block[100]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.226      ; 0.543      ;
; 0.234 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.354      ;
; 0.234 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.354      ;
; 0.236 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.356      ;
; 0.237 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.357      ;
; 0.245 ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; UART_RX:UART_RX_INST|r_MEM_Index[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.365      ;
; 0.252 ; r_Button_Last                                 ; r_Button_Pressed                              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.372      ;
; 0.255 ; r_TX_Block[62]                                ; UART_TX:UART_TX_INST|r_TX_Block[62]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.376      ;
; 0.257 ; r_TX_Block[119]                               ; UART_TX:UART_TX_INST|r_TX_Block[119]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.378      ;
; 0.260 ; r_TX_Block[102]                               ; UART_TX:UART_TX_INST|r_TX_Block[102]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.381      ;
; 0.265 ; UART_RX:UART_RX_INST|MEM_UART[10][3]          ; r_TX_Block[83]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.034      ; 0.383      ;
; 0.266 ; UART_RX:UART_RX_INST|MEM_UART[12][0]          ; r_TX_Block[96]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; r_TX_Block[118]                               ; UART_TX:UART_TX_INST|r_TX_Block[118]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; UART_RX:UART_RX_INST|MEM_UART[12][7]          ; r_TX_Block[103]                               ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.389      ;
; 0.278 ; r_TX_Block[1]                                 ; UART_TX:UART_TX_INST|r_TX_Data[1]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; r_TX_Block[6]                                 ; UART_TX:UART_TX_INST|r_TX_Block[6]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; r_TX_Block[7]                                 ; UART_TX:UART_TX_INST|r_TX_Data[7]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Stop_Bit  ; UART_TX:UART_TX_INST|r_SM_Main.s_TX_Data_Bits ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; r_TX_Block[2]                                 ; UART_TX:UART_TX_INST|r_TX_Data[2]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.401      ;
; 0.293 ; UART_TX:UART_TX_INST|r_Clk_Count[3]           ; UART_TX:UART_TX_INST|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; UART_TX:UART_TX_INST|r_Clk_Count[1]           ; UART_TX:UART_TX_INST|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; UART_TX:UART_TX_INST|r_Clk_Count[2]           ; UART_TX:UART_TX_INST|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; UART_TX:UART_TX_INST|r_Clk_Count[4]           ; UART_TX:UART_TX_INST|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.416      ;
; 0.304 ; UART_RX:UART_RX_INST|r_Clk_Count[1]           ; UART_RX:UART_RX_INST|r_Clk_Count[1]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_RX:UART_RX_INST|r_Clk_Count[3]           ; UART_RX:UART_RX_INST|r_Clk_Count[3]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; UART_TX:UART_TX_INST|r_Clk_Count[13]          ; UART_TX:UART_TX_INST|r_Clk_Count[13]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_TX:UART_TX_INST|r_Clk_Count[11]          ; UART_TX:UART_TX_INST|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_TX:UART_TX_INST|r_Clk_Count[0]           ; UART_TX:UART_TX_INST|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; UART_TX:UART_TX_INST|r_Clk_Count[5]           ; UART_TX:UART_TX_INST|r_Clk_Count[5]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; UART_TX:UART_TX_INST|r_Clk_Count[9]           ; UART_TX:UART_TX_INST|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_INST|r_Clk_Count[6]           ; UART_TX:UART_TX_INST|r_Clk_Count[6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_TX:UART_TX_INST|r_Clk_Count[7]           ; UART_TX:UART_TX_INST|r_Clk_Count[7]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; UART_RX:UART_RX_INST|r_Clk_Count[2]           ; UART_RX:UART_RX_INST|r_Clk_Count[2]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; UART_RX:UART_RX_INST|r_Clk_Count[4]           ; UART_RX:UART_RX_INST|r_Clk_Count[4]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; r_TX_DV                                       ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; UART_TX:UART_TX_INST|r_Clk_Count[8]           ; UART_TX:UART_TX_INST|r_Clk_Count[8]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; UART_RX:UART_RX_INST|r_Clk_Count[10]          ; UART_RX:UART_RX_INST|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; UART_TX:UART_TX_INST|r_Clk_Count[12]          ; UART_TX:UART_TX_INST|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; UART_TX:UART_TX_INST|r_Clk_Count[10]          ; UART_TX:UART_TX_INST|r_Clk_Count[10]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; UART_RX:UART_RX_INST|r_Clk_Count[0]           ; UART_RX:UART_RX_INST|r_Clk_Count[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.044      ; 0.437      ;
; 0.311 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Stop_Bit  ; UART_RX:UART_RX_INST|r_MEM_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; UART_TX:UART_TX_INST|r_SM_Main.s_Cleanup      ; UART_TX:UART_TX_INST|r_SM_Main.s_Idle         ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Data_Bits ; UART_RX:UART_RX_INST|r_Bit_Index[0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; UART_RX:UART_RX_INST|MEM_UART[12][1]          ; r_TX_Block[97]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; UART_RX:UART_RX_INST|r_Clk_Count[13]          ; UART_RX:UART_RX_INST|r_Clk_Count[13]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; UART_RX:UART_RX_INST|r_Clk_Count[11]          ; UART_RX:UART_RX_INST|r_Clk_Count[11]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; UART_RX:UART_RX_INST|r_Clk_Count[9]           ; UART_RX:UART_RX_INST|r_Clk_Count[9]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; r_TX_Block[57]                                ; UART_TX:UART_TX_INST|r_TX_Block[57]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; UART_RX:UART_RX_INST|r_Clk_Count[12]          ; UART_RX:UART_RX_INST|r_Clk_Count[12]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; UART_RX:UART_RX_INST|MEM_UART[0][0]           ; r_TX_Block[0]                                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.227      ; 0.633      ;
; 0.325 ; UART_TX:UART_TX_INST|r_Byte_Index[3]          ; UART_TX:UART_TX_INST|r_SM_Main.s_Cleanup      ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|MEM_UART[1][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.048      ; 0.458      ;
; 0.328 ; UART_RX:UART_RX_INST|r_SM_Main.s_RX_Start_Bit ; UART_RX:UART_RX_INST|r_RX_DV                  ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; UART_RX:UART_RX_INST|r_RX_Byte[0]             ; UART_RX:UART_RX_INST|MEM_UART[9][0]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.458      ;
; 0.330 ; UART_RX:UART_RX_INST|MEM_UART[12][3]          ; r_TX_Block[99]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.451      ;
; 0.333 ; r_TX_Block[80]                                ; UART_TX:UART_TX_INST|r_TX_Block[80]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.453      ;
; 0.333 ; r_TX_Block[9]                                 ; UART_TX:UART_TX_INST|r_TX_Block[9]            ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; r_TX_Block[38]                                ; UART_TX:UART_TX_INST|r_TX_Block[38]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.455      ;
; 0.334 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|MEM_UART[1][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.048      ; 0.466      ;
; 0.336 ; r_TX_Block[25]                                ; UART_TX:UART_TX_INST|r_TX_Block[25]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.457      ;
; 0.337 ; UART_RX:UART_RX_INST|r_RX_Byte[6]             ; UART_RX:UART_RX_INST|MEM_UART[9][6]           ; i_Clk        ; i_Clk       ; 0.000        ; 0.045      ; 0.466      ;
; 0.338 ; UART_RX:UART_RX_INST|MEM_UART[10][5]          ; r_TX_Block[85]                                ; i_Clk        ; i_Clk       ; 0.000        ; 0.034      ; 0.456      ;
; 0.339 ; r_TX_Block[126]                               ; UART_TX:UART_TX_INST|r_TX_Block[126]          ; i_Clk        ; i_Clk       ; 0.000        ; 0.037      ; 0.460      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.373    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -4.373    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1122.098 ; 0.0   ; 0.0      ; 0.0     ; -692.968            ;
;  i_Clk           ; -1122.098 ; 0.000 ; N/A      ; N/A     ; -692.968            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RX_LED      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_Button_LED2           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_Button                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_RX_LED      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_RX_LED      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_RX_LED      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 4925     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 4925     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; i_Button      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_Button_LED2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RX_Serial   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RX_LED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; i_Button      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_Button_LED2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RX_Serial   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RX_LED    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Dec 29 21:34:34 2024
Info: Command: quartus_sta UART -c TOP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.373           -1122.098 i_Clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -692.968 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.043           -1027.217 i_Clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -692.968 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.296            -225.118 i_Clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -499.787 i_Clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Sun Dec 29 21:34:36 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


