;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 220, 310
	SLT <902, <9
	SUB #1, <-1
	SLT @-53, <160
	SLT @-53, <160
	MOV <902, <9
	SUB @121, 103
	ADD 210, 30
	SUB @121, 103
	SUB -207, <-126
	CMP @-53, <721
	SUB @-53, <721
	DJN @30, 210
	DJN @30, 210
	SUB #1, <-1
	SUB #1, <-1
	ADD 210, 60
	SUB @-53, <721
	SUB @-53, <721
	SUB -141, 10
	SUB @121, 103
	SUB @121, 103
	SUB #1, <-1
	SUB #1, <-1
	SLT @-53, <160
	SUB @0, @2
	SUB #0, -0
	SPL 121, 10
	SUB #0, 13
	SLT 121, 10
	JMN -800, -1
	SLT 121, 10
	SUB @0, @2
	JMN -800, -1
	DJN -1, @-20
	DJN <-6, #-80
	ADD 210, 60
	SUB #12, @1
	MOV @127, 106
	SPL 0, <-3
	SPL 0, <-3
	SPL 0, <-3
	MOV @127, 106
	SPL 0, <-3
	MOV @-127, 100
	MOV @-127, 100
