{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575823784593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575823784595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 21:49:44 2019 " "Processing started: Sun Dec  8 21:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575823784595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823784595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823784595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575823785984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575823785984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple " "Found entity 1: soc_simple" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_2 " "Found entity 1: soc_simple_mm_interconnect_2" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_1 " "Found entity 1: soc_simple_mm_interconnect_1" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0 " "Found entity 1: soc_simple_mm_interconnect_0" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_simple_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_simple_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_rsp_mux " "Found entity 1: soc_simple_mm_interconnect_0_rsp_mux" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_simple_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_simple_mm_interconnect_0_cmd_mux_002" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_cmd_mux " "Found entity 1: soc_simple_mm_interconnect_0_cmd_mux" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_simple_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_cmd_demux " "Found entity 1: soc_simple_mm_interconnect_0_cmd_demux" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_simple_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802167 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_mm_interconnect_0_router_004 " "Found entity 2: soc_simple_mm_interconnect_0_router_004" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_simple_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802169 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_mm_interconnect_0_router_002 " "Found entity 2: soc_simple_mm_interconnect_0_router_002" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_simple_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802170 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_mm_interconnect_0_router_001 " "Found entity 2: soc_simple_mm_interconnect_0_router_001" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_simple_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_simple_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_simple_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_mm_interconnect_0_router_default_decode " "Found entity 1: soc_simple_mm_interconnect_0_router_default_decode" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802171 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_mm_interconnect_0_router " "Found entity 2: soc_simple_mm_interconnect_0_router" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rat RAT risac.v(253) " "Verilog HDL Declaration information at risac.v(253): object \"rat\" differs only in case from object \"RAT\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac " "Found entity 1: risac" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 risac_avalon " "Found entity 1: risac_avalon" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "csr CSR csr_unit.v(177) " "Verilog HDL Declaration information at csr_unit.v(177): object \"csr\" differs only in case from object \"CSR\" in the same scope" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575823802181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/csr_unit.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_unit " "Found entity 1: csr_unit" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802182 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_register " "Found entity 2: csr_register" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_on_chip_memory " "Found entity 1: soc_simple_on_chip_memory" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_leds " "Found entity 1: soc_simple_leds" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_leds.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_jtag_uart_sim_scfifo_w " "Found entity 1: soc_simple_jtag_uart_sim_scfifo_w" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802190 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_simple_jtag_uart_scfifo_w " "Found entity 2: soc_simple_jtag_uart_scfifo_w" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802190 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_simple_jtag_uart_sim_scfifo_r " "Found entity 3: soc_simple_jtag_uart_sim_scfifo_r" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802190 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_simple_jtag_uart_scfifo_r " "Found entity 4: soc_simple_jtag_uart_scfifo_r" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802190 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_simple_jtag_uart " "Found entity 5: soc_simple_jtag_uart" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_simple_PLL_50_150 " "Found entity 1: soc_simple_PLL_50_150" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/de10nanoTop.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/de10nanoTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 de10nanoTop " "Found entity 1: de10nanoTop" {  } { { "verilog/de10nanoTop.v" "" { Text "/home/saad/trashcan/risac/de10nano/verilog/de10nanoTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "verilog/tb.v" "" { Text "/home/saad/trashcan/risac/de10nano/verilog/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823802193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823802193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10nanoTop " "Elaborating entity \"de10nanoTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575823802486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple soc_simple:rV_system " "Elaborating entity \"soc_simple\" for hierarchy \"soc_simple:rV_system\"" {  } { { "verilog/de10nanoTop.v" "rV_system" { Text "/home/saad/trashcan/risac/de10nano/verilog/de10nanoTop.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823802736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_PLL_50_150 soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150 " "Elaborating entity \"soc_simple_PLL_50_150\" for hierarchy \"soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "pll_50_150" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823802770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" "altera_pll_i" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823802963 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1575823802980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823803291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_simple:rV_system\|soc_simple_PLL_50_150:pll_50_150\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823803294 ""}  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_PLL_50_150.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575823803294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_jtag_uart soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart " "Elaborating entity \"soc_simple_jtag_uart\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "jtag_uart" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823803312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_jtag_uart_scfifo_w soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w " "Elaborating entity \"soc_simple_jtag_uart_scfifo_w\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "the_soc_simple_jtag_uart_scfifo_w" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823803354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "wfifo" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823806603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823806609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823806609 ""}  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575823806609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823806891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823806891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823806892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823806925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823806925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/saad/trashcan/risac/de10nano/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823806925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823806954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823806954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/saad/trashcan/risac/de10nano/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823806954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823807177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823807177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/saad/trashcan/risac/de10nano/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823807178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823807680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823807680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/saad/trashcan/risac/de10nano/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823807681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823807997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823807997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/saad/trashcan/risac/de10nano/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823808001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_jtag_uart_scfifo_r soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r " "Elaborating entity \"soc_simple_jtag_uart_scfifo_r\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "the_soc_simple_jtag_uart_scfifo_r" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823808017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "soc_simple_jtag_uart_alt_jtag_atlantic" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823808950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823809032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823809032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823809032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823809032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823809032 ""}  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575823809032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_simple:rV_system\|soc_simple_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_simple:rV_system\|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_simple:rV_system\|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "jtag_uart_pipeline_bridge" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_leds soc_simple:rV_system\|soc_simple_leds:leds " "Elaborating entity \"soc_simple_leds\" for hierarchy \"soc_simple:rV_system\|soc_simple_leds:leds\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "leds" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_on_chip_memory soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory " "Elaborating entity \"soc_simple_on_chip_memory\" for hierarchy \"soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "on_chip_memory" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823813933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" "the_altsyncram" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file hex/program.mif " "Parameter \"init_file\" = \"hex/program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823814108 ""}  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_on_chip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575823814108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvh1 " "Found entity 1: altsyncram_qvh1" {  } { { "db/altsyncram_qvh1.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/altsyncram_qvh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823814195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823814195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvh1 soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_qvh1:auto_generated " "Elaborating entity \"altsyncram_qvh1\" for hierarchy \"soc_simple:rV_system\|soc_simple_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_qvh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_simple:rV_system\|altera_avalon_mm_bridge:pio_pipeline_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_simple:rV_system\|altera_avalon_mm_bridge:pio_pipeline_bridge\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "pio_pipeline_bridge" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac_avalon soc_simple:rV_system\|risac_avalon:rv32i_core " "Elaborating entity \"risac_avalon\" for hierarchy \"soc_simple:rV_system\|risac_avalon:rv32i_core\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "rv32i_core" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risac soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac " "Elaborating entity \"risac\" for hierarchy \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v" "u_risac" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac_avalon.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814311 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalDec risac.v(90) " "Verilog HDL or VHDL warning at risac.v(90): object \"illegalDec\" assigned a value but never read" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575823814313 "|de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrRs1Need risac.v(99) " "Verilog HDL or VHDL warning at risac.v(99): object \"csrRs1Need\" assigned a value but never read" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575823814314 "|de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcEx risac.v(546) " "Verilog HDL or VHDL warning at risac.v(546): object \"pcEx\" assigned a value but never read" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575823814316 "|de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Inferred RAM node \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575823814796 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2 " "Inferred RAM node \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575823814799 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2 " "Inferred altsyncram megafunction from the following design logic: \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575823814824 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575823814824 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575823814824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_unit soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit " "Elaborating entity \"csr_unit\" for hierarchy \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/risac.v" "u_csr_unit" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/risac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_register soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit\|csr_register:cycle_csr " "Elaborating entity \"csr_register\" for hierarchy \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|csr_unit:u_csr_unit\|csr_register:cycle_csr\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" "cycle_csr" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/csr_unit.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823814929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1 " "Instantiated megafunction \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575823815026 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575823815026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5io1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5io1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5io1 " "Found entity 1: altsyncram_5io1" {  } { { "db/altsyncram_5io1.tdf" "" { Text "/home/saad/trashcan/risac/de10nano/db/altsyncram_5io1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823815120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823815120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5io1 soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_5io1:auto_generated " "Elaborating entity \"altsyncram_5io1\" for hierarchy \"soc_simple:rV_system\|risac_avalon:rv32i_core\|risac:u_risac\|altsyncram:registers\[0\]\[31\]__1\|altsyncram_5io1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/media/saad/Softs/laltera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_simple_mm_interconnect_0\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "mm_interconnect_0" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_data_master_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rv32i_core_data_master_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rv32i_core_instruction_master_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rv32i_core_instruction_master_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "jtag_uart_pipeline_bridge_s0_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "pio_pipeline_bridge_s0_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_memory_s1_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "on_chip_memory_s1_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_data_master_agent\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rv32i_core_data_master_agent" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rv32i_core_instruction_master_agent\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rv32i_core_instruction_master_agent" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "jtag_uart_pipeline_bridge_s0_agent" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "jtag_uart_pipeline_bridge_s0_agent_rsp_fifo" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "on_chip_memory_s1_agent_rsp_fifo" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router:router " "Elaborating entity \"soc_simple_mm_interconnect_0_router\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router:router\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "router" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_default_decode soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router:router\|soc_simple_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_simple_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router:router\|soc_simple_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_001 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_simple_mm_interconnect_0_router_001\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "router_001" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_001_default_decode soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_001:router_001\|soc_simple_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_simple_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_001:router_001\|soc_simple_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_002 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_simple_mm_interconnect_0_router_002\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "router_002" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_002_default_decode soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_002:router_002\|soc_simple_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_simple_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_002:router_002\|soc_simple_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_004 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_simple_mm_interconnect_0_router_004\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "router_004" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_router_004_default_decode soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_004:router_004\|soc_simple_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_simple_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_router_004:router_004\|soc_simple_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_cmd_demux soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_simple_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "cmd_demux" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823815993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_cmd_demux_001 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_simple_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_cmd_mux soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_simple_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "cmd_mux" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_cmd_mux_002 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_simple_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_rsp_demux_002 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_simple_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_rsp_mux soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_simple_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rsp_mux" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_rsp_mux_001 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_simple_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_avalon_st_adapter soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_simple_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_0:mm_interconnect_0\|soc_simple_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_simple_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_1 soc_simple:rV_system\|soc_simple_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_simple_mm_interconnect_1\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_1:mm_interconnect_1\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "mm_interconnect_1" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple:rV_system\|soc_simple_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" "jtag_uart_pipeline_bridge_m0_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple:rV_system\|soc_simple_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_simple_mm_interconnect_2 soc_simple:rV_system\|soc_simple_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_simple_mm_interconnect_2\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_2:mm_interconnect_2\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "mm_interconnect_2" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_simple:rV_system\|soc_simple_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" "pio_pipeline_bridge_m0_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_simple:rV_system\|soc_simple_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_simple:rV_system\|soc_simple_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" "leds_s1_translator" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/soc_simple_mm_interconnect_2.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_simple:rV_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_simple:rV_system\|altera_reset_controller:rst_controller\"" {  } { { "../qsys_systems/soc_simple/synthesis/soc_simple.v" "rst_controller" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/soc_simple.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_simple:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_simple:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_simple:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_simple:rV_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823816428 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575823818648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.12.08.21:50:31 Progress: Loading slda2caf71c/alt_sld_fab_wrapper_hw.tcl " "2019.12.08.21:50:31 Progress: Loading slda2caf71c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823831625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823836979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823837258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823838537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823838762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823838984 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823839220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823839296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823839296 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1575823840037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda2caf71c/alt_sld_fab.v" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823840547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823840547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823840745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823840745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823840746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823840746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823840920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823840920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823841103 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823841103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823841103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/saad/trashcan/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575823841246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823841246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575823847318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823849673 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575823852494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823852928 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/saad/trashcan/risac/de10nano/output_files/de10nanoTop.map.smsg " "Generated suppressed messages file /home/saad/trashcan/risac/de10nano/output_files/de10nanoTop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823853606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 1 0 0 " "Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575823855904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575823855904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2828 " "Implemented 2828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575823856901 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575823856901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2700 " "Implemented 2700 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575823856901 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575823856901 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1575823856901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575823856901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1405 " "Peak virtual memory: 1405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575823856958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 21:50:56 2019 " "Processing ended: Sun Dec  8 21:50:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575823856958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575823856958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575823856958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575823856958 ""}
