 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : ORCA
Version: S-2021.06-SP5-5
Date   : Mon Dec 11 12:48:42 2023
****************************************


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: ppar (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4445/Y (NBUFFX4_RVT)             0.08       0.25 r
  ppar_iopad/PADIO (B12I1025_NS)                          0.60       0.84 f
  ppar (inout)                                            0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pframe_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4444/Y (NBUFFX4_RVT)             0.08       0.25 r
  pframe_n_iopad/PADIO (B12I1025_NS)                      0.60       0.84 f
  pframe_n (inout)                                        0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: ptrdy_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  ptrdy_n_iopad/PADIO (B12I1025_NS)                       0.60       0.84 f
  ptrdy_n (inout)                                         0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pirdy_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4442/Y (NBUFFX4_RVT)             0.08       0.25 r
  pirdy_n_iopad/PADIO (B12I1025_NS)                       0.60       0.84 f
  pirdy_n (inout)                                         0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pdevsel_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4441/Y (NBUFFX4_RVT)             0.08       0.25 r
  pdevsel_n_iopad/PADIO (B12I1025_NS)                     0.60       0.84 f
  pdevsel_n (inout)                                       0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pstop_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4440/Y (NBUFFX4_RVT)             0.08       0.25 r
  pstop_n_iopad/PADIO (B12I1025_NS)                       0.60       0.84 f
  pstop_n (inout)                                         0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pperr_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4439/Y (NBUFFX4_RVT)             0.08       0.25 r
  pperr_n_iopad/PADIO (B12I1025_NS)                       0.60       0.84 f
  pperr_n (inout)                                         0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pserr_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17]/Q (SDFFARX1_RVT)     0.16     0.16 r
  I_ORCA_TOP/I_PCI_CORE/U4438/Y (NBUFFX4_RVT)             0.08       0.25 r
  pserr_n_iopad/PADIO (B12I1025_NS)                       0.60       0.84 f
  pserr_n (inout)                                         0.00       0.84 f
  data arrival time                                                  0.84

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[3] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 r
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.02       0.19 f
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 r
  PCI_BE_Bus[3].pc_be_iopad/PADIO (B12I1025_NS)           0.59       0.86 f
  pc_be[3] (inout)                                        0.00       0.86 f
  data arrival time                                                  0.86

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[2] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 r
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.02       0.19 f
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 r
  PCI_BE_Bus[2].pc_be_iopad/PADIO (B12I1025_NS)           0.59       0.86 f
  pc_be[2] (inout)                                        0.00       0.86 f
  data arrival time                                                  0.86

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[1] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 r
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.02       0.19 f
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 r
  PCI_BE_Bus[1].pc_be_iopad/PADIO (B12I1025_NS)           0.59       0.86 f
  pc_be[1] (inout)                                        0.00       0.86 f
  data arrival time                                                  0.86

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[0] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 r
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.02       0.19 f
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 r
  PCI_BE_Bus[0].pc_be_iopad/PADIO (B12I1025_NS)           0.59       0.86 f
  pc_be[0] (inout)                                        0.00       0.86 f
  data arrival time                                                  0.86

  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   1.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_BLENDER/latched_clk_en_reg
              (positive level-sensitive latch clocked by SYS_CLK')
  Endpoint: I_ORCA_TOP/I_BLENDER/U350
            (gating element for clock SYS_CLK)
  Path Group: SYS_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK' (rise edge)                              2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_BLENDER/latched_clk_en_reg/CLK (LATCHX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_BLENDER/latched_clk_en_reg/Q (LATCHX1_RVT)     0.08     2.08 f
  I_ORCA_TOP/I_BLENDER/U350/A1 (OA21X1_RVT)               0.00       2.08 f
  data arrival time                                                  2.08

  clock SYS_CLK (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_BLENDER/U350/A3 (OA21X1_RVT)               0.00       2.00 f
  clock gating hold time                                  0.10       2.10
  data required time                                                 2.10
  --------------------------------------------------------------------------
  data required time                                                 2.10
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM0/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM1/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM2/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[0] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[0] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[10] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[10] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[11] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[11] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[12] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[12] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[13] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[13] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[14] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[14] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[15] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[15] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[16] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[16] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[17] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[17] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[18] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[18] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[19] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[19] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[1] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[1] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[20] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[20] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[21] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[21] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[22] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[22] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[23] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[23] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[24] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[24] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[25] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[25] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[26] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[26] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[27] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[27] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[28] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[28] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[29] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[29] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[2] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[2] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[30] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[30] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[31] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[31] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[3] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[3] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[4] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[4] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[5] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[5] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[6] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[6] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[7] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[7] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[8] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[8] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/CE2 (SRAM2RW32x32)     0.00     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_RAM/O2[9] (SRAM2RW32x32)     0.06     0.06 f
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/I1[9] (SRAM2RW64x32)     0.00     0.06 f
  data arrival time                                                  0.06

  clock sys_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_CONTEXT_MEM/CONTEXT_RAM3/CE1 (SRAM2RW64x32)     0.00     0.00 r
  library hold time                                       0.13       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


    Net: I_ORCA_TOP/I_SDRAM_IF/control_bus[12]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/control_bus[12]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/control_bus_reg[12]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[1][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[1][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[1][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[2][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[2][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[2][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[3][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[3][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[3][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[4][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[4][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[4][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[5][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[5][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[5][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[6][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[6][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[6][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[7][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[7][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[7][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[8][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[8][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[8][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[9][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[9][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[9][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[10][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[10][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[10][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[11][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[11][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[11][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[12][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[12][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[12][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[13][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[13][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[13][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[14][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[14][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[14][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[15][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[15][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[15][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[16][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[16][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[16][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[17][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[17][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[17][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[18][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[18][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[18][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[19][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[19][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[19][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[20][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[20][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[20][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[21][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[21][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[21][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[22][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[22][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[22][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[23][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[23][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[23][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[24][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[24][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[24][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[25][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[25][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[25][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[26][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[26][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[26][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[27][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[27][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[27][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[28][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[28][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[28][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[29][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[29][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[29][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[30][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                 -0.01  (VIOLATED)

    List of pins on net "I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[30][7]" with transition violations :
   -----------------------------------------------------------------
                             Required        Actual
                            Transition     Transition       Slack
   -----------------------------------------------------------------
       PIN :   I_ORCA_TOP/I_SDRAM_IF/mega_shift_0_reg[30][7]/Q     0.09     0.09    -0.01 (VIOLATED)

    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[1][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[2][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[3][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[4][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[5][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[6][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[7][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[8][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[9][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[10][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[11][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[12][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[13][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[14][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[15][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[16][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[17][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[18][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[19][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[20][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[21][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[22][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[23][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[24][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[25][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[26][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[27][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[28][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[29][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_0[30][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[1][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[2][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[3][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[4][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[5][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[6][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[7][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[8][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[9][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[10][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[12][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[13][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[14][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[15][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[16][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[17][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[18][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[19][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[20][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[21][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[22][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[23][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[24][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[25][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[26][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[27][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[28][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[29][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[30][7]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[1][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[2][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[3][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[4][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[5][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[6][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[7][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[8][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[9][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[10][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[12][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[13][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[14][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[15][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[16][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[17][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[18][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[19][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[20][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[21][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[22][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[23][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[24][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[25][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[26][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[27][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[28][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[29][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/I_SDRAM_IF/mega_shift_1[30][6]

    max_transition         0.09
  - Transition Time        0.09
  ------------------------------
    Slack                  0.00  (VIOLATED: increase significant digits)


    Net: I_ORCA_TOP/pclk

    multiport_net          0.00
  - actual cost            1.00
  ------------------------------
    Violation             -1.00  (VIOLATED)


    Net: I_ORCA_TOP/sdram_clk

    multiport_net          0.00
  - actual cost            1.00
  ------------------------------
    Violation             -1.00  (VIOLATED)


1
