
<h2 class="sectionedit1" id="sata_info">Sata info</h2>
<div class="level2">
<hr />

<p>
<img src="/wiki/lib/images/smileys/icon_question.gif" class="icon" alt=":?:" /> <strong>Sata gen speed.</strong>
</p>
<ul>
<li class="level1"><div class="li"> Gen 3: <a href="/wiki/doku.php?id=6.0_gb" class="wikilink2" title="6.0_gb" rel="nofollow">6.0 Gb</a></div>
</li>
<li class="level1"><div class="li"> Gen 2: <a href="/wiki/doku.php?id=3.0_gb" class="wikilink2" title="3.0_gb" rel="nofollow">3.0 Gb</a></div>
</li>
<li class="level1"><div class="li"> Gen 1: <a href="/wiki/doku.php?id=1.5_gb" class="wikilink2" title="1.5_gb" rel="nofollow">1.5 Gb</a></div>
</li>
</ul>

<p>
 *<a href="/wiki/doku.php?id=diff_a_uboot_drivers_block_ahci_xgene.c_b_uboot_drivers_block_ahci_xgene.c" class="wikilink2" title="diff_a_uboot_drivers_block_ahci_xgene.c_b_uboot_drivers_block_ahci_xgene.c" rel="nofollow">diff a/uboot/drivers/block/ahci_xgene.c b/uboot/drivers/block/ahci_xgene.c</a>*
</p>
<pre class="code">@@ -231,13 +231,20 @@ static int xgene_ahci_init_memram(struct xgene_ahci_context *ctx)
		}
		return 0;
 }
-
+#ifndef FORCE_GEN2
+#define PORT_SCTL0                              0x12C
+#define SCTL0_SPD_SET(dst, src)        (((dst) &amp; ~0x000000f0) | (((u32)(src) &lt;&lt; 0x4) &amp; 0x000000f0))
+#endif
 static void xgene_ahci_set_phy_cfg(struct xgene_ahci_context *ctx, int channel)
 {
		void __iomem *mmio = ctx-&gt;mmio_base;
		u32 val;
		u32 portaxicfg;
-
+#ifndef FORCE_GEN2
+       val = readl(mmio + PORT_SCTL0 + channel*0x80);
+       val = SCTL0_SPD_SET(val, 2);
+       writel(val, mmio + PORT_SCTL0 + channel*0x80);
+#endif
		portaxicfg = !strcmp(apm88xxxx_cpu_name(), MAGNETO) ? PORTAXICFG_V3 : PORTAXICFG;</pre>

</div>
