@W: CL168 :"C:\Users\joele\Documents\GHrepos\FPGAProjs\initialTests\initialProj\work\verilog\cu_top_0.v":13:24:13:40|Removing instance reset_conditioner because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

