v 20010722
P 0 600 300 600 1
{
T 100 650 5 8 1 1 0 0
pinnumber=15
T 100 650 5 8 0 0 0 0
pinseq=1
T 100 450 5 8 0 1 0 0
type=io
}
P 900 800 1200 800 1
{
T 950 850 5 8 1 1 0 0
pinnumber=2
T 950 850 5 8 0 0 0 0
pinseq=3
T 950 850 5 8 0 1 0 0
type=io
}
P 900 400 1200 400 1
{
T 950 450 5 8 1 1 0 0
pinnumber=1
T 950 450 5 8 0 0 0 0
pinseq=4
T 950 350 5 8 0 1 0 0
type=io
}
P 600 1100 600 1400 1
{
T 650 1150 5 8 1 1 0 0
pinnumber=10
T 650 1150 5 8 0 0 0 0
pinseq=2
T 650 950 5 8 0 1 0 0
type=in
}
B 300 200 600 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 350 600 9 10 1 0 0 1
Y
T 850 800 9 10 1 0 0 7
X1
T 850 400 9 10 1 0 0 7
X0
T 600 1050 9 10 1 0 0 5
S
T 1400 0 5 10 0 0 0 0
net=VDD:16
T 1400 200 5 10 0 0 0 0
net=VSS:8
T 1400 400 5 10 0 0 0 0
net=VEE:7
T 1400 600 5 10 0 0 0 0
numslots=3
T 1400 800 5 10 0 0 0 0
slot=1
T 1400 1000 5 10 0 0 0 0
slotdef=1:15,10,2,1
T 1400 1200 5 10 0 0 0 0
slotdef=2:4,9,3,5
T 1400 1400 5 10 0 0 0 0
slotdef=3:14,11,13,12
T 1400 1600 5 10 0 0 0 0
device=4053
T 300 1200 2 10 1 1 0 0
refdes=U?
T 300 0 9 10 1 0 0 0
4053
