{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,\n    input wire reset,\n    output reg [3:0] q\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000;\n        end else if (q == 4'b1001) begin\n            q <= 4'b0000;\n        end else begin\n            q <= q + 1;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}