################################################################################
##
## Filename: 	rtl/Makefile
##
## Project:	OpenArty, an entirely open SoC based upon the Arty platform
##
## Purpose:	To direct the Verilator build of the SoC sources.  The result
##		is C++ code (built by Verilator), that is then built (herein)
##	into a library.
##
##
## Creator:	Dan Gisselquist, Ph.D.
##		Gisselquist Technology, LLC
##
################################################################################
##
## Copyright (C) 2015-2017, Gisselquist Technology, LLC
##
## This program is free software (firmware): you can redistribute it and/or
## modify it under the terms of  the GNU General Public License as published
## by the Free Software Foundation, either version 3 of the License, or (at
## your option) any later version.
##
## This program is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
##
## License:	GPL, v3, as defined and found on www.gnu.org,
##		http://www.gnu.org/licenses/gpl.html
##
##
################################################################################
##
##
all:	test cpudefs.h design.h
YYMMDD=`date +%Y%m%d`
CXX   := g++
FBDIR := .
VOBJ := obj_dir
CPUDR := cpu

.PHONY: test
test: $(VOBJ)/Veqspiflash__ALL.a
test: $(VOBJ)/Venetctrl__ALL.a
# test: $(VOBJ)/Vfastmaster__ALL.a
test: $(VOBJ)/Vbusmaster__ALL.a
SUBMAKE := $(MAKE) --no-print-directory --directory=$(VOBJ) -f
ifeq ($(VERILATOR_ROOT),)
VERILATOR := verilator
else
VERILATOR := $(VERILATOR_ROOT)/bin/verilator
endif
VFLAGS := -Wall -MMD --trace -cc -y $(CPUDR)

CPUSOURCESnD := zipcpu.v cpuops.v pfcache.v pipemem.v		\
			pfcache.v idecode.v wbpriarbiter.v zipbones.v	\
	zipsystem.v zipcounter.v zipjiffies.v ziptimer.v		\
		wbdmac.v icontrol.v wbwatchdog.v busdelay.v cpudefs.v
CPUSOURCES := $(addprefix $(CPUDR)/,$(CPUSOURCESnD))

JTAGBUS := wbufifo.v wbubus.v wbucompactlines.v				\
	wbucompress.v wbudecompress.v wbudeword.v wbuexec.v		\
	wbuidleint.v wbuinput.v wbuoutput.v wbureadcw.v wbusixchar.v	\
	wbutohex.v
PERIPHERALS:= enetctrl.v enetpackets.v fastio.v rtcdate.v rtcgps.v	\
	rxuart.v txuart.v eqspiflash.v lleqspi.v flashconfig.v		\
	wbicapetwo.v sdspi.v gpsclock_tb.v gpsclock.v wboled.v lloled.v	\
	wbscopc.v wbscope.v memdev.v addepreamble.v addemac.v addecrc.v	\
	addepad.v rxecrc.v rxepreambl.v rxehwmac.v rxewrite.v		\
	rxemin.v rxeipchk.v clrled.v wbuart.v ufifo.v
BIGMATH:= bigadd.v bigsmpy.v bigsub.v
SOURCES := fastmaster.v builddate.v					\
	$(CPUSOURCES) $(JTAGBUS) $(PERIPHERALS) $(BIGMATH)
SLOWSRC := busmaster.v builddate.v					\
	$(CPUSOURCES) $(JTAGBUS) $(PERIPHERALS) $(BIGMATH)

$(VOBJ)/Vbusmaster__ALL.a: $(VOBJ)/Vbusmaster.h $(VOBJ)/Vbusmaster.cpp
$(VOBJ)/Vbusmaster__ALL.a: $(VOBJ)/Vbusmaster.mk
$(VOBJ)/Vbusmaster.h $(VOBJ)/Vbusmaster.cpp $(VOBJ)/Vbusmaster.mk: $(SLOWSRC)

$(VOBJ)/Venetctrl.h $(VOBJ)/Venetctrl.cpp $(VOBJ)/Venetctrl.mk: enetctrl.v
$(VOBJ)/Veqspiflash.h $(VOBJ)/Veqspiflash.cpp $(VOBJ)/Veqspiflash.mk: eqspiflash.v lleqspi.v
$(VOBJ)/V%.cpp $(VOBJ)/V%.h $(VOBJ)/V%.mk: $(FBDIR)/%.v
	$(VERILATOR) $(VFLAGS) $*.v

$(VOBJ)/V%.cpp: $(VOBJ)/V%.h
$(VOBJ)/V%.mk:  $(VOBJ)/V%.h
$(VOBJ)/V%.h: $(FBDIR)/%.v

cpudefs.h: cpu/cpudefs.v
	@echo "Building cpudefs.h"
	@echo "// " > $@
	@echo "// Do not edit this file, it is automatically generated!" >> $@
	@echo "// To generate this file, \"make cpudefs.h\" in the rtl directory." >> $@
	@echo "// " >> $@
	@sed -e '{ s/^`/#/ }' $< | sed -e ' s/cpudefs.v/cpudefs.h/' >> $@
	@echo >> $@

design.h: busmaster.v
	@echo "Building design.h"
	@echo "// " > $@
	@echo "// Do not edit this file, it is automatically generated!" >> $@
	@echo "// To generate this file, \"make design.h\" in the rtl directory." >> $@
	@echo "// " >> $@
	@echo "#ifndef DESIGN_H" >> $@
	@echo "#define DESIGN_H" >> $@
	@echo >> $@
	@grep "^\`" $< | grep -v default_nettype | grep -v include | sed -e '{ s/^`/#/ }' | sed -e ' s/busmaster.v/design.h/' >> $@
	@echo >> $@
	@echo "#endif // DESIGN_H" >> $@

$(VOBJ)/V%__ALL.a: $(VOBJ)/V%.mk
	$(SUBMAKE) V$*.mk

.PHONY:
archive:
	tar --transform s,^,$(YYMMDD)-rtl/, -chjf $(YYMMDD)-rtl.tjz Makefile *.v cpu/*.v

.PHONY: clean
clean:
	rm -rf $(VOBJ)/*.mk
	rm -rf $(VOBJ)/*.cpp
	rm -rf $(VOBJ)/*.h
	rm -rf $(VOBJ)/

#
# Note Verilator's dependency created information, and include it here if we
# can
DEPS := $(wildcard $(VOBJ)/*.d)

ifneq ($(DEPS),)
include $(DEPS)
endif
