<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `library/core/src/../../stdarch/crates/core_arch/src/riscv64/zk.rs`."><title>zk.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../../../../static.files/rustdoc-bbd8d786.css"><meta name="rustdoc-vars" data-root-path="../../../../../../../" data-static-root-path="../../../../../../../static.files/" data-current-crate="core" data-themes="" data-resource-suffix="1.95.0" data-rustdoc-version="1.95.0-nightly (eda76d9d1 2026-01-21)" data-channel="nightly" data-search-js="search-86d08462.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../../../../../static.files/storage-f9617a14.js"></script><script defer src="../../../../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../../../../src-files1.95.0.js"></script><script defer src="../../../../../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../../../../../static.files/noscript-ffcac47a.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">core/stdarch/crates/core_arch/src/riscv64/</div>zk.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[cfg(test)]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">use </span>stdarch_test::assert_instr;
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="kw">use </span><span class="kw">crate</span>::arch::asm;
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">unsafe extern </span><span class="string">"unadjusted" </span>{
<a href=#7 id=7 data-nosnippet>7</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.aes64es"</span>]
<a href=#8 id=8 data-nosnippet>8</a>    </span><span class="kw">fn </span>_aes64es(rs1: i64, rs2: i64) -&gt; i64;
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.aes64esm"</span>]
<a href=#11 id=11 data-nosnippet>11</a>    </span><span class="kw">fn </span>_aes64esm(rs1: i64, rs2: i64) -&gt; i64;
<a href=#12 id=12 data-nosnippet>12</a>
<a href=#13 id=13 data-nosnippet>13</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.aes64ds"</span>]
<a href=#14 id=14 data-nosnippet>14</a>    </span><span class="kw">fn </span>_aes64ds(rs1: i64, rs2: i64) -&gt; i64;
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.aes64dsm"</span>]
<a href=#17 id=17 data-nosnippet>17</a>    </span><span class="kw">fn </span>_aes64dsm(rs1: i64, rs2: i64) -&gt; i64;
<a href=#18 id=18 data-nosnippet>18</a>
<a href=#19 id=19 data-nosnippet>19</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.aes64im"</span>]
<a href=#20 id=20 data-nosnippet>20</a>    </span><span class="kw">fn </span>_aes64im(rs1: i64) -&gt; i64;
<a href=#21 id=21 data-nosnippet>21</a>
<a href=#22 id=22 data-nosnippet>22</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha512sig0"</span>]
<a href=#23 id=23 data-nosnippet>23</a>    </span><span class="kw">fn </span>_sha512sig0(rs1: i64) -&gt; i64;
<a href=#24 id=24 data-nosnippet>24</a>
<a href=#25 id=25 data-nosnippet>25</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha512sig1"</span>]
<a href=#26 id=26 data-nosnippet>26</a>    </span><span class="kw">fn </span>_sha512sig1(rs1: i64) -&gt; i64;
<a href=#27 id=27 data-nosnippet>27</a>
<a href=#28 id=28 data-nosnippet>28</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha512sum0"</span>]
<a href=#29 id=29 data-nosnippet>29</a>    </span><span class="kw">fn </span>_sha512sum0(rs1: i64) -&gt; i64;
<a href=#30 id=30 data-nosnippet>30</a>
<a href=#31 id=31 data-nosnippet>31</a>    <span class="attr">#[link_name = <span class="string">"llvm.riscv.sha512sum1"</span>]
<a href=#32 id=32 data-nosnippet>32</a>    </span><span class="kw">fn </span>_sha512sum1(rs1: i64) -&gt; i64;
<a href=#33 id=33 data-nosnippet>33</a>}
<a href=#34 id=34 data-nosnippet>34</a>
<a href=#35 id=35 data-nosnippet>35</a><span class="doccomment">/// AES final round encryption instruction for RV64.
<a href=#36 id=36 data-nosnippet>36</a>///
<a href=#37 id=37 data-nosnippet>37</a>/// Uses the two 64-bit source registers to represent the entire AES state, and produces half
<a href=#38 id=38 data-nosnippet>38</a>/// of the next round output, applying the ShiftRows and SubBytes steps. This instruction must
<a href=#39 id=39 data-nosnippet>39</a>/// always be implemented such that its execution latency does not depend on the data being
<a href=#40 id=40 data-nosnippet>40</a>/// operated on.
<a href=#41 id=41 data-nosnippet>41</a>///
<a href=#42 id=42 data-nosnippet>42</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#43 id=43 data-nosnippet>43</a>///
<a href=#44 id=44 data-nosnippet>44</a>/// Version: v1.0.1
<a href=#45 id=45 data-nosnippet>45</a>///
<a href=#46 id=46 data-nosnippet>46</a>/// Section: 3.7
<a href=#47 id=47 data-nosnippet>47</a></span><span class="attr">#[target_feature(enable = <span class="string">"zkne"</span>)]
<a href=#48 id=48 data-nosnippet>48</a>#[cfg_attr(test, assert_instr(aes64es))]
<a href=#49 id=49 data-nosnippet>49</a>#[inline]
<a href=#50 id=50 data-nosnippet>50</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#51 id=51 data-nosnippet>51</a></span><span class="kw">pub fn </span>aes64es(rs1: u64, rs2: u64) -&gt; u64 {
<a href=#52 id=52 data-nosnippet>52</a>    <span class="kw">unsafe </span>{ _aes64es(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#53 id=53 data-nosnippet>53</a>}
<a href=#54 id=54 data-nosnippet>54</a>
<a href=#55 id=55 data-nosnippet>55</a><span class="doccomment">/// AES middle round encryption instruction for RV64.
<a href=#56 id=56 data-nosnippet>56</a>///
<a href=#57 id=57 data-nosnippet>57</a>/// Uses the two 64-bit source registers to represent the entire AES state, and produces half
<a href=#58 id=58 data-nosnippet>58</a>/// of the next round output, applying the ShiftRows, SubBytes and MixColumns steps. This
<a href=#59 id=59 data-nosnippet>59</a>/// instruction must always be implemented such that its execution latency does not depend on
<a href=#60 id=60 data-nosnippet>60</a>/// the data being operated on.
<a href=#61 id=61 data-nosnippet>61</a>///
<a href=#62 id=62 data-nosnippet>62</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#63 id=63 data-nosnippet>63</a>///
<a href=#64 id=64 data-nosnippet>64</a>/// Version: v1.0.1
<a href=#65 id=65 data-nosnippet>65</a>///
<a href=#66 id=66 data-nosnippet>66</a>/// Section: 3.8
<a href=#67 id=67 data-nosnippet>67</a></span><span class="attr">#[target_feature(enable = <span class="string">"zkne"</span>)]
<a href=#68 id=68 data-nosnippet>68</a>#[cfg_attr(test, assert_instr(aes64esm))]
<a href=#69 id=69 data-nosnippet>69</a>#[inline]
<a href=#70 id=70 data-nosnippet>70</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#71 id=71 data-nosnippet>71</a></span><span class="kw">pub fn </span>aes64esm(rs1: u64, rs2: u64) -&gt; u64 {
<a href=#72 id=72 data-nosnippet>72</a>    <span class="kw">unsafe </span>{ _aes64esm(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#73 id=73 data-nosnippet>73</a>}
<a href=#74 id=74 data-nosnippet>74</a>
<a href=#75 id=75 data-nosnippet>75</a><span class="doccomment">/// AES final round decryption instruction for RV64.
<a href=#76 id=76 data-nosnippet>76</a>///
<a href=#77 id=77 data-nosnippet>77</a>/// Uses the two 64-bit source registers to represent the entire AES state, and produces half
<a href=#78 id=78 data-nosnippet>78</a>/// of the next round output, applying the Inverse ShiftRows and SubBytes steps. This
<a href=#79 id=79 data-nosnippet>79</a>/// instruction must always be implemented such that its execution latency does not depend on
<a href=#80 id=80 data-nosnippet>80</a>/// the data being operated on.
<a href=#81 id=81 data-nosnippet>81</a>///
<a href=#82 id=82 data-nosnippet>82</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#83 id=83 data-nosnippet>83</a>///
<a href=#84 id=84 data-nosnippet>84</a>/// Version: v1.0.1
<a href=#85 id=85 data-nosnippet>85</a>///
<a href=#86 id=86 data-nosnippet>86</a>/// Section: 3.5
<a href=#87 id=87 data-nosnippet>87</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknd"</span>)]
<a href=#88 id=88 data-nosnippet>88</a>#[cfg_attr(test, assert_instr(aes64ds))]
<a href=#89 id=89 data-nosnippet>89</a>#[inline]
<a href=#90 id=90 data-nosnippet>90</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#91 id=91 data-nosnippet>91</a></span><span class="kw">pub fn </span>aes64ds(rs1: u64, rs2: u64) -&gt; u64 {
<a href=#92 id=92 data-nosnippet>92</a>    <span class="kw">unsafe </span>{ _aes64ds(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#93 id=93 data-nosnippet>93</a>}
<a href=#94 id=94 data-nosnippet>94</a>
<a href=#95 id=95 data-nosnippet>95</a><span class="doccomment">/// AES middle round decryption instruction for RV64.
<a href=#96 id=96 data-nosnippet>96</a>///
<a href=#97 id=97 data-nosnippet>97</a>/// Uses the two 64-bit source registers to represent the entire AES state, and produces half
<a href=#98 id=98 data-nosnippet>98</a>/// of the next round output, applying the Inverse ShiftRows, SubBytes and MixColumns steps.
<a href=#99 id=99 data-nosnippet>99</a>/// This instruction must always be implemented such that its execution latency does not depend
<a href=#100 id=100 data-nosnippet>100</a>/// on the data being operated on.
<a href=#101 id=101 data-nosnippet>101</a>///
<a href=#102 id=102 data-nosnippet>102</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#103 id=103 data-nosnippet>103</a>///
<a href=#104 id=104 data-nosnippet>104</a>/// Version: v1.0.1
<a href=#105 id=105 data-nosnippet>105</a>///
<a href=#106 id=106 data-nosnippet>106</a>/// Section: 3.6
<a href=#107 id=107 data-nosnippet>107</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknd"</span>)]
<a href=#108 id=108 data-nosnippet>108</a>#[cfg_attr(test, assert_instr(aes64dsm))]
<a href=#109 id=109 data-nosnippet>109</a>#[inline]
<a href=#110 id=110 data-nosnippet>110</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#111 id=111 data-nosnippet>111</a></span><span class="kw">pub fn </span>aes64dsm(rs1: u64, rs2: u64) -&gt; u64 {
<a href=#112 id=112 data-nosnippet>112</a>    <span class="kw">unsafe </span>{ _aes64dsm(rs1 <span class="kw">as </span>i64, rs2 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#113 id=113 data-nosnippet>113</a>}
<a href=#114 id=114 data-nosnippet>114</a>
<a href=#115 id=115 data-nosnippet>115</a><span class="doccomment">/// This instruction implements part of the KeySchedule operation for the AES Block cipher
<a href=#116 id=116 data-nosnippet>116</a>/// involving the SBox operation.
<a href=#117 id=117 data-nosnippet>117</a>///
<a href=#118 id=118 data-nosnippet>118</a>/// This instruction implements the rotation, SubBytes and Round Constant addition steps of the
<a href=#119 id=119 data-nosnippet>119</a>/// AES block cipher Key Schedule. This instruction must always be implemented such that its
<a href=#120 id=120 data-nosnippet>120</a>/// execution latency does not depend on the data being operated on. Note that rnum must be in
<a href=#121 id=121 data-nosnippet>121</a>/// the range 0x0..0xA. The values 0xB..0xF are reserved.
<a href=#122 id=122 data-nosnippet>122</a>///
<a href=#123 id=123 data-nosnippet>123</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#124 id=124 data-nosnippet>124</a>///
<a href=#125 id=125 data-nosnippet>125</a>/// Version: v1.0.1
<a href=#126 id=126 data-nosnippet>126</a>///
<a href=#127 id=127 data-nosnippet>127</a>/// Section: 3.10
<a href=#128 id=128 data-nosnippet>128</a>///
<a href=#129 id=129 data-nosnippet>129</a>/// # Note
<a href=#130 id=130 data-nosnippet>130</a>///
<a href=#131 id=131 data-nosnippet>131</a>/// The `RNUM` parameter is expected to be a constant value inside the range of `0..=10`.
<a href=#132 id=132 data-nosnippet>132</a></span><span class="attr">#[target_feature(enable = <span class="string">"zkne_or_zknd"</span>)]
<a href=#133 id=133 data-nosnippet>133</a>#[rustc_legacy_const_generics(<span class="number">1</span>)]
<a href=#134 id=134 data-nosnippet>134</a>#[inline]
<a href=#135 id=135 data-nosnippet>135</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#136 id=136 data-nosnippet>136</a></span><span class="kw">pub fn </span>aes64ks1i&lt;<span class="kw">const </span>RNUM: u8&gt;(rs1: u64) -&gt; u64 {
<a href=#137 id=137 data-nosnippet>137</a>    <span class="macro">static_assert!</span>(RNUM &lt;= <span class="number">10</span>);
<a href=#138 id=138 data-nosnippet>138</a>    <span class="kw">unsafe </span>{
<a href=#139 id=139 data-nosnippet>139</a>        <span class="kw">let </span>rd: u64;
<a href=#140 id=140 data-nosnippet>140</a>        <span class="macro">asm!</span>(
<a href=#141 id=141 data-nosnippet>141</a>            <span class="string">".option push"</span>,
<a href=#142 id=142 data-nosnippet>142</a>            <span class="string">".option arch, +zkne"</span>,
<a href=#143 id=143 data-nosnippet>143</a>            <span class="string">"aes64ks1i {}, {}, {}"</span>,
<a href=#144 id=144 data-nosnippet>144</a>            <span class="string">".option pop"</span>,
<a href=#145 id=145 data-nosnippet>145</a>            lateout(reg) rd,
<a href=#146 id=146 data-nosnippet>146</a>            <span class="kw">in</span>(reg) rs1,
<a href=#147 id=147 data-nosnippet>147</a>            <span class="kw">const </span>RNUM,
<a href=#148 id=148 data-nosnippet>148</a>            options(pure, nomem, nostack, preserves_flags)
<a href=#149 id=149 data-nosnippet>149</a>        );
<a href=#150 id=150 data-nosnippet>150</a>        rd
<a href=#151 id=151 data-nosnippet>151</a>    }
<a href=#152 id=152 data-nosnippet>152</a>}
<a href=#153 id=153 data-nosnippet>153</a>
<a href=#154 id=154 data-nosnippet>154</a><span class="doccomment">/// This instruction implements part of the KeySchedule operation for the AES Block cipher.
<a href=#155 id=155 data-nosnippet>155</a>///
<a href=#156 id=156 data-nosnippet>156</a>/// This instruction implements the additional XORâ€™ing of key words as part of the AES block
<a href=#157 id=157 data-nosnippet>157</a>/// cipher Key Schedule. This instruction must always be implemented such that its execution
<a href=#158 id=158 data-nosnippet>158</a>/// latency does not depend on the data being operated on.
<a href=#159 id=159 data-nosnippet>159</a>///
<a href=#160 id=160 data-nosnippet>160</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#161 id=161 data-nosnippet>161</a>///
<a href=#162 id=162 data-nosnippet>162</a>/// Version: v1.0.1
<a href=#163 id=163 data-nosnippet>163</a>///
<a href=#164 id=164 data-nosnippet>164</a>/// Section: 3.11
<a href=#165 id=165 data-nosnippet>165</a></span><span class="attr">#[target_feature(enable = <span class="string">"zkne_or_zknd"</span>)]
<a href=#166 id=166 data-nosnippet>166</a>#[inline]
<a href=#167 id=167 data-nosnippet>167</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#168 id=168 data-nosnippet>168</a></span><span class="kw">pub fn </span>aes64ks2(rs1: u64, rs2: u64) -&gt; u64 {
<a href=#169 id=169 data-nosnippet>169</a>    <span class="kw">unsafe </span>{
<a href=#170 id=170 data-nosnippet>170</a>        <span class="kw">let </span>rd: u64;
<a href=#171 id=171 data-nosnippet>171</a>        <span class="macro">asm!</span>(
<a href=#172 id=172 data-nosnippet>172</a>            <span class="string">".option push"</span>,
<a href=#173 id=173 data-nosnippet>173</a>            <span class="string">".option arch, +zkne"</span>,
<a href=#174 id=174 data-nosnippet>174</a>            <span class="string">"aes64ks2 {}, {}, {}"</span>,
<a href=#175 id=175 data-nosnippet>175</a>            <span class="string">".option pop"</span>,
<a href=#176 id=176 data-nosnippet>176</a>            lateout(reg) rd,
<a href=#177 id=177 data-nosnippet>177</a>            <span class="kw">in</span>(reg) rs1,
<a href=#178 id=178 data-nosnippet>178</a>            <span class="kw">in</span>(reg) rs2,
<a href=#179 id=179 data-nosnippet>179</a>            options(pure, nomem, nostack, preserves_flags)
<a href=#180 id=180 data-nosnippet>180</a>        );
<a href=#181 id=181 data-nosnippet>181</a>        rd
<a href=#182 id=182 data-nosnippet>182</a>    }
<a href=#183 id=183 data-nosnippet>183</a>}
<a href=#184 id=184 data-nosnippet>184</a>
<a href=#185 id=185 data-nosnippet>185</a><span class="doccomment">/// This instruction accelerates the inverse MixColumns step of the AES Block Cipher, and is used to aid creation of
<a href=#186 id=186 data-nosnippet>186</a>/// the decryption KeySchedule.
<a href=#187 id=187 data-nosnippet>187</a>///
<a href=#188 id=188 data-nosnippet>188</a>/// The instruction applies the inverse MixColumns transformation to two columns of the state array, packed
<a href=#189 id=189 data-nosnippet>189</a>/// into a single 64-bit register. It is used to create the inverse cipher KeySchedule, according to the equivalent
<a href=#190 id=190 data-nosnippet>190</a>/// inverse cipher construction in (Page 23, Section 5.3.5). This instruction must always be implemented
<a href=#191 id=191 data-nosnippet>191</a>/// such that its execution latency does not depend on the data being operated on.
<a href=#192 id=192 data-nosnippet>192</a>///
<a href=#193 id=193 data-nosnippet>193</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#194 id=194 data-nosnippet>194</a>///
<a href=#195 id=195 data-nosnippet>195</a>/// Version: v1.0.1
<a href=#196 id=196 data-nosnippet>196</a>///
<a href=#197 id=197 data-nosnippet>197</a>/// Section: 3.9
<a href=#198 id=198 data-nosnippet>198</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknd"</span>)]
<a href=#199 id=199 data-nosnippet>199</a>#[cfg_attr(test, assert_instr(aes64im))]
<a href=#200 id=200 data-nosnippet>200</a>#[inline]
<a href=#201 id=201 data-nosnippet>201</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#202 id=202 data-nosnippet>202</a></span><span class="kw">pub fn </span>aes64im(rs1: u64) -&gt; u64 {
<a href=#203 id=203 data-nosnippet>203</a>    <span class="kw">unsafe </span>{ _aes64im(rs1 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#204 id=204 data-nosnippet>204</a>}
<a href=#205 id=205 data-nosnippet>205</a>
<a href=#206 id=206 data-nosnippet>206</a><span class="doccomment">/// Implements the Sigma0 transformation function as used in the SHA2-512 hash function \[49\]
<a href=#207 id=207 data-nosnippet>207</a>/// (Section 4.1.3).
<a href=#208 id=208 data-nosnippet>208</a>///
<a href=#209 id=209 data-nosnippet>209</a>/// This instruction is supported for the RV64 base architecture. It implements the Sigma0
<a href=#210 id=210 data-nosnippet>210</a>/// transform of the SHA2-512 hash function. \[49\]. This instruction must always be
<a href=#211 id=211 data-nosnippet>211</a>/// implemented such that its execution latency does not depend on the data being operated on.
<a href=#212 id=212 data-nosnippet>212</a>///
<a href=#213 id=213 data-nosnippet>213</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#214 id=214 data-nosnippet>214</a>///
<a href=#215 id=215 data-nosnippet>215</a>/// Version: v1.0.1
<a href=#216 id=216 data-nosnippet>216</a>///
<a href=#217 id=217 data-nosnippet>217</a>/// Section: 3.37
<a href=#218 id=218 data-nosnippet>218</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#219 id=219 data-nosnippet>219</a>#[cfg_attr(test, assert_instr(sha512sig0))]
<a href=#220 id=220 data-nosnippet>220</a>#[inline]
<a href=#221 id=221 data-nosnippet>221</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#222 id=222 data-nosnippet>222</a></span><span class="kw">pub fn </span>sha512sig0(rs1: u64) -&gt; u64 {
<a href=#223 id=223 data-nosnippet>223</a>    <span class="kw">unsafe </span>{ _sha512sig0(rs1 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#224 id=224 data-nosnippet>224</a>}
<a href=#225 id=225 data-nosnippet>225</a>
<a href=#226 id=226 data-nosnippet>226</a><span class="doccomment">/// Implements the Sigma1 transformation function as used in the SHA2-512 hash function \[49\]
<a href=#227 id=227 data-nosnippet>227</a>/// (Section 4.1.3).
<a href=#228 id=228 data-nosnippet>228</a>///
<a href=#229 id=229 data-nosnippet>229</a>/// This instruction is supported for the RV64 base architecture. It implements the Sigma1
<a href=#230 id=230 data-nosnippet>230</a>/// transform of the SHA2-512 hash function. \[49\]. This instruction must always be
<a href=#231 id=231 data-nosnippet>231</a>/// implemented such that its execution latency does not depend on the data being operated on.
<a href=#232 id=232 data-nosnippet>232</a>///
<a href=#233 id=233 data-nosnippet>233</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#234 id=234 data-nosnippet>234</a>///
<a href=#235 id=235 data-nosnippet>235</a>/// Version: v1.0.1
<a href=#236 id=236 data-nosnippet>236</a>///
<a href=#237 id=237 data-nosnippet>237</a>/// Section: 3.38
<a href=#238 id=238 data-nosnippet>238</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#239 id=239 data-nosnippet>239</a>#[cfg_attr(test, assert_instr(sha512sig1))]
<a href=#240 id=240 data-nosnippet>240</a>#[inline]
<a href=#241 id=241 data-nosnippet>241</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#242 id=242 data-nosnippet>242</a></span><span class="kw">pub fn </span>sha512sig1(rs1: u64) -&gt; u64 {
<a href=#243 id=243 data-nosnippet>243</a>    <span class="kw">unsafe </span>{ _sha512sig1(rs1 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#244 id=244 data-nosnippet>244</a>}
<a href=#245 id=245 data-nosnippet>245</a>
<a href=#246 id=246 data-nosnippet>246</a><span class="doccomment">/// Implements the Sum0 transformation function as used in the SHA2-512 hash function \[49\]
<a href=#247 id=247 data-nosnippet>247</a>/// (Section 4.1.3).
<a href=#248 id=248 data-nosnippet>248</a>///
<a href=#249 id=249 data-nosnippet>249</a>/// This instruction is supported for the RV64 base architecture. It implements the Sum0
<a href=#250 id=250 data-nosnippet>250</a>/// transform of the SHA2-512 hash function. \[49\]. This instruction must always be
<a href=#251 id=251 data-nosnippet>251</a>/// implemented such that its execution latency does not depend on the data being operated on.
<a href=#252 id=252 data-nosnippet>252</a>///
<a href=#253 id=253 data-nosnippet>253</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#254 id=254 data-nosnippet>254</a>///
<a href=#255 id=255 data-nosnippet>255</a>/// Version: v1.0.1
<a href=#256 id=256 data-nosnippet>256</a>///
<a href=#257 id=257 data-nosnippet>257</a>/// Section: 3.39
<a href=#258 id=258 data-nosnippet>258</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#259 id=259 data-nosnippet>259</a>#[cfg_attr(test, assert_instr(sha512sum0))]
<a href=#260 id=260 data-nosnippet>260</a>#[inline]
<a href=#261 id=261 data-nosnippet>261</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#262 id=262 data-nosnippet>262</a></span><span class="kw">pub fn </span>sha512sum0(rs1: u64) -&gt; u64 {
<a href=#263 id=263 data-nosnippet>263</a>    <span class="kw">unsafe </span>{ _sha512sum0(rs1 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#264 id=264 data-nosnippet>264</a>}
<a href=#265 id=265 data-nosnippet>265</a>
<a href=#266 id=266 data-nosnippet>266</a><span class="doccomment">/// Implements the Sum1 transformation function as used in the SHA2-512 hash function \[49\]
<a href=#267 id=267 data-nosnippet>267</a>/// (Section 4.1.3).
<a href=#268 id=268 data-nosnippet>268</a>///
<a href=#269 id=269 data-nosnippet>269</a>/// This instruction is supported for the RV64 base architecture. It implements the Sum1
<a href=#270 id=270 data-nosnippet>270</a>/// transform of the SHA2-512 hash function. \[49\]. This instruction must always be
<a href=#271 id=271 data-nosnippet>271</a>/// implemented such that its execution latency does not depend on the data being operated on.
<a href=#272 id=272 data-nosnippet>272</a>///
<a href=#273 id=273 data-nosnippet>273</a>/// Source: RISC-V Cryptography Extensions Volume I: Scalar &amp; Entropy Source Instructions
<a href=#274 id=274 data-nosnippet>274</a>///
<a href=#275 id=275 data-nosnippet>275</a>/// Version: v1.0.1
<a href=#276 id=276 data-nosnippet>276</a>///
<a href=#277 id=277 data-nosnippet>277</a>/// Section: 3.40
<a href=#278 id=278 data-nosnippet>278</a></span><span class="attr">#[target_feature(enable = <span class="string">"zknh"</span>)]
<a href=#279 id=279 data-nosnippet>279</a>#[cfg_attr(test, assert_instr(sha512sum1))]
<a href=#280 id=280 data-nosnippet>280</a>#[inline]
<a href=#281 id=281 data-nosnippet>281</a>#[unstable(feature = <span class="string">"riscv_ext_intrinsics"</span>, issue = <span class="string">"114544"</span>)]
<a href=#282 id=282 data-nosnippet>282</a></span><span class="kw">pub fn </span>sha512sum1(rs1: u64) -&gt; u64 {
<a href=#283 id=283 data-nosnippet>283</a>    <span class="kw">unsafe </span>{ _sha512sum1(rs1 <span class="kw">as </span>i64) <span class="kw">as </span>u64 }
<a href=#284 id=284 data-nosnippet>284</a>}
</code></pre></div></section></main></body></html>