SCPU_ctrl.v,verilog,xil_defaultlib,../../../../Pipeline_ID.srcs/sources_1/ip/SCPU_ctrl_0/SCPU_ctrl.v,
SCPU_ctrl_0.v,verilog,xil_defaultlib,../../../../Pipeline_ID.srcs/sources_1/ip/SCPU_ctrl_0/sim/SCPU_ctrl_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
