// Seed: 2929636557
module module_0;
  tri0 id_1;
  id_3(
      .id_0(id_2), .id_1(id_1), .id_2(id_1), .id_3(1 * id_2), .id_4(1), .id_5("")
  );
  reg id_4;
  assign id_1 = 1;
  always @(posedge 1)
    repeat (id_1)
      @(negedge 1) begin : LABEL_0
        id_4 <= 1;
      end
  wire id_5;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0
    , id_6,
    output supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply1 id_4
);
  id_7(
      .id_0(1 == ""), .id_1(id_6), .id_2(1), .id_3(1 == id_0 + 1)
  );
  module_0 modCall_1 ();
endmodule
