#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19d2830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19d29c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19c52d0 .functor NOT 1, L_0x1a20ba0, C4<0>, C4<0>, C4<0>;
L_0x1a20980 .functor XOR 2, L_0x1a20820, L_0x1a208e0, C4<00>, C4<00>;
L_0x1a20a90 .functor XOR 2, L_0x1a20980, L_0x1a209f0, C4<00>, C4<00>;
v0x1a1c2b0_0 .net *"_ivl_10", 1 0, L_0x1a209f0;  1 drivers
v0x1a1c3b0_0 .net *"_ivl_12", 1 0, L_0x1a20a90;  1 drivers
v0x1a1c490_0 .net *"_ivl_2", 1 0, L_0x1a1f670;  1 drivers
v0x1a1c550_0 .net *"_ivl_4", 1 0, L_0x1a20820;  1 drivers
v0x1a1c630_0 .net *"_ivl_6", 1 0, L_0x1a208e0;  1 drivers
v0x1a1c760_0 .net *"_ivl_8", 1 0, L_0x1a20980;  1 drivers
v0x1a1c840_0 .net "a", 0 0, v0x1a19300_0;  1 drivers
v0x1a1c8e0_0 .net "b", 0 0, v0x1a193a0_0;  1 drivers
v0x1a1c980_0 .net "c", 0 0, v0x1a19440_0;  1 drivers
v0x1a1ca20_0 .var "clk", 0 0;
v0x1a1cac0_0 .net "d", 0 0, v0x1a19580_0;  1 drivers
v0x1a1cb60_0 .net "out_pos_dut", 0 0, L_0x1a20590;  1 drivers
v0x1a1cc00_0 .net "out_pos_ref", 0 0, L_0x1a1e130;  1 drivers
v0x1a1cca0_0 .net "out_sop_dut", 0 0, L_0x1a1f1c0;  1 drivers
v0x1a1cd40_0 .net "out_sop_ref", 0 0, L_0x19f3ab0;  1 drivers
v0x1a1cde0_0 .var/2u "stats1", 223 0;
v0x1a1ce80_0 .var/2u "strobe", 0 0;
v0x1a1cf20_0 .net "tb_match", 0 0, L_0x1a20ba0;  1 drivers
v0x1a1cff0_0 .net "tb_mismatch", 0 0, L_0x19c52d0;  1 drivers
v0x1a1d090_0 .net "wavedrom_enable", 0 0, v0x1a19850_0;  1 drivers
v0x1a1d160_0 .net "wavedrom_title", 511 0, v0x1a198f0_0;  1 drivers
L_0x1a1f670 .concat [ 1 1 0 0], L_0x1a1e130, L_0x19f3ab0;
L_0x1a20820 .concat [ 1 1 0 0], L_0x1a1e130, L_0x19f3ab0;
L_0x1a208e0 .concat [ 1 1 0 0], L_0x1a20590, L_0x1a1f1c0;
L_0x1a209f0 .concat [ 1 1 0 0], L_0x1a1e130, L_0x19f3ab0;
L_0x1a20ba0 .cmp/eeq 2, L_0x1a1f670, L_0x1a20a90;
S_0x19d2b50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19d29c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19c56b0 .functor AND 1, v0x1a19440_0, v0x1a19580_0, C4<1>, C4<1>;
L_0x19c5a90 .functor NOT 1, v0x1a19300_0, C4<0>, C4<0>, C4<0>;
L_0x19c5e70 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x19c60f0 .functor AND 1, L_0x19c5a90, L_0x19c5e70, C4<1>, C4<1>;
L_0x19dd3c0 .functor AND 1, L_0x19c60f0, v0x1a19440_0, C4<1>, C4<1>;
L_0x19f3ab0 .functor OR 1, L_0x19c56b0, L_0x19dd3c0, C4<0>, C4<0>;
L_0x1a1d5b0 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d620 .functor OR 1, L_0x1a1d5b0, v0x1a19580_0, C4<0>, C4<0>;
L_0x1a1d730 .functor AND 1, v0x1a19440_0, L_0x1a1d620, C4<1>, C4<1>;
L_0x1a1d7f0 .functor NOT 1, v0x1a19300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d8c0 .functor OR 1, L_0x1a1d7f0, v0x1a193a0_0, C4<0>, C4<0>;
L_0x1a1d930 .functor AND 1, L_0x1a1d730, L_0x1a1d8c0, C4<1>, C4<1>;
L_0x1a1dab0 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1db20 .functor OR 1, L_0x1a1dab0, v0x1a19580_0, C4<0>, C4<0>;
L_0x1a1da40 .functor AND 1, v0x1a19440_0, L_0x1a1db20, C4<1>, C4<1>;
L_0x1a1dcb0 .functor NOT 1, v0x1a19300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1ddb0 .functor OR 1, L_0x1a1dcb0, v0x1a19580_0, C4<0>, C4<0>;
L_0x1a1de70 .functor AND 1, L_0x1a1da40, L_0x1a1ddb0, C4<1>, C4<1>;
L_0x1a1e020 .functor XNOR 1, L_0x1a1d930, L_0x1a1de70, C4<0>, C4<0>;
v0x19c4c00_0 .net *"_ivl_0", 0 0, L_0x19c56b0;  1 drivers
v0x19c5000_0 .net *"_ivl_12", 0 0, L_0x1a1d5b0;  1 drivers
v0x19c53e0_0 .net *"_ivl_14", 0 0, L_0x1a1d620;  1 drivers
v0x19c57c0_0 .net *"_ivl_16", 0 0, L_0x1a1d730;  1 drivers
v0x19c5ba0_0 .net *"_ivl_18", 0 0, L_0x1a1d7f0;  1 drivers
v0x19c5f80_0 .net *"_ivl_2", 0 0, L_0x19c5a90;  1 drivers
v0x19c6200_0 .net *"_ivl_20", 0 0, L_0x1a1d8c0;  1 drivers
v0x1a17870_0 .net *"_ivl_24", 0 0, L_0x1a1dab0;  1 drivers
v0x1a17950_0 .net *"_ivl_26", 0 0, L_0x1a1db20;  1 drivers
v0x1a17a30_0 .net *"_ivl_28", 0 0, L_0x1a1da40;  1 drivers
v0x1a17b10_0 .net *"_ivl_30", 0 0, L_0x1a1dcb0;  1 drivers
v0x1a17bf0_0 .net *"_ivl_32", 0 0, L_0x1a1ddb0;  1 drivers
v0x1a17cd0_0 .net *"_ivl_36", 0 0, L_0x1a1e020;  1 drivers
L_0x7f0f2ab54018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a17d90_0 .net *"_ivl_38", 0 0, L_0x7f0f2ab54018;  1 drivers
v0x1a17e70_0 .net *"_ivl_4", 0 0, L_0x19c5e70;  1 drivers
v0x1a17f50_0 .net *"_ivl_6", 0 0, L_0x19c60f0;  1 drivers
v0x1a18030_0 .net *"_ivl_8", 0 0, L_0x19dd3c0;  1 drivers
v0x1a18110_0 .net "a", 0 0, v0x1a19300_0;  alias, 1 drivers
v0x1a181d0_0 .net "b", 0 0, v0x1a193a0_0;  alias, 1 drivers
v0x1a18290_0 .net "c", 0 0, v0x1a19440_0;  alias, 1 drivers
v0x1a18350_0 .net "d", 0 0, v0x1a19580_0;  alias, 1 drivers
v0x1a18410_0 .net "out_pos", 0 0, L_0x1a1e130;  alias, 1 drivers
v0x1a184d0_0 .net "out_sop", 0 0, L_0x19f3ab0;  alias, 1 drivers
v0x1a18590_0 .net "pos0", 0 0, L_0x1a1d930;  1 drivers
v0x1a18650_0 .net "pos1", 0 0, L_0x1a1de70;  1 drivers
L_0x1a1e130 .functor MUXZ 1, L_0x7f0f2ab54018, L_0x1a1d930, L_0x1a1e020, C4<>;
S_0x1a187d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19d29c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a19300_0 .var "a", 0 0;
v0x1a193a0_0 .var "b", 0 0;
v0x1a19440_0 .var "c", 0 0;
v0x1a194e0_0 .net "clk", 0 0, v0x1a1ca20_0;  1 drivers
v0x1a19580_0 .var "d", 0 0;
v0x1a19670_0 .var/2u "fail", 0 0;
v0x1a19710_0 .var/2u "fail1", 0 0;
v0x1a197b0_0 .net "tb_match", 0 0, L_0x1a20ba0;  alias, 1 drivers
v0x1a19850_0 .var "wavedrom_enable", 0 0;
v0x1a198f0_0 .var "wavedrom_title", 511 0;
E_0x19d11a0/0 .event negedge, v0x1a194e0_0;
E_0x19d11a0/1 .event posedge, v0x1a194e0_0;
E_0x19d11a0 .event/or E_0x19d11a0/0, E_0x19d11a0/1;
S_0x1a18b00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a187d0;
 .timescale -12 -12;
v0x1a18d40_0 .var/2s "i", 31 0;
E_0x19d1040 .event posedge, v0x1a194e0_0;
S_0x1a18e40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a187d0;
 .timescale -12 -12;
v0x1a19040_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a19120 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a187d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a19ad0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19d29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a1e2e0 .functor NOT 1, v0x1a19300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e370 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e510 .functor AND 1, L_0x1a1e2e0, L_0x1a1e370, C4<1>, C4<1>;
L_0x1a1e620 .functor AND 1, L_0x1a1e510, v0x1a19440_0, C4<1>, C4<1>;
L_0x1a1e820 .functor AND 1, L_0x1a1e620, v0x1a19580_0, C4<1>, C4<1>;
L_0x1a1e9f0 .functor AND 1, v0x1a19300_0, v0x1a193a0_0, C4<1>, C4<1>;
L_0x1a1ebb0 .functor AND 1, L_0x1a1e9f0, v0x1a19440_0, C4<1>, C4<1>;
L_0x1a1ec70 .functor NOT 1, v0x1a19580_0, C4<0>, C4<0>, C4<0>;
L_0x1a1ed30 .functor AND 1, L_0x1a1ebb0, L_0x1a1ec70, C4<1>, C4<1>;
L_0x1a1ee40 .functor OR 1, L_0x1a1e820, L_0x1a1ed30, C4<0>, C4<0>;
L_0x1a1efb0 .functor AND 1, v0x1a19300_0, v0x1a193a0_0, C4<1>, C4<1>;
L_0x1a1f020 .functor AND 1, L_0x1a1efb0, v0x1a19440_0, C4<1>, C4<1>;
L_0x1a1f100 .functor AND 1, L_0x1a1f020, v0x1a19580_0, C4<1>, C4<1>;
L_0x1a1f1c0 .functor OR 1, L_0x1a1ee40, L_0x1a1f100, C4<0>, C4<0>;
L_0x1a1f090 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f3a0 .functor OR 1, v0x1a19300_0, L_0x1a1f090, C4<0>, C4<0>;
L_0x1a1f4f0 .functor NOT 1, v0x1a19440_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f560 .functor OR 1, L_0x1a1f3a0, L_0x1a1f4f0, C4<0>, C4<0>;
L_0x1a1f710 .functor NOT 1, v0x1a19580_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f780 .functor OR 1, L_0x1a1f560, L_0x1a1f710, C4<0>, C4<0>;
L_0x1a1f940 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f9b0 .functor OR 1, v0x1a19300_0, L_0x1a1f940, C4<0>, C4<0>;
L_0x1a1fb30 .functor NOT 1, v0x1a19440_0, C4<0>, C4<0>, C4<0>;
L_0x1a1fba0 .functor OR 1, L_0x1a1f9b0, L_0x1a1fb30, C4<0>, C4<0>;
L_0x1a1fd80 .functor OR 1, L_0x1a1fba0, v0x1a19580_0, C4<0>, C4<0>;
L_0x1a1fe40 .functor AND 1, L_0x1a1f780, L_0x1a1fd80, C4<1>, C4<1>;
L_0x1a20030 .functor NOT 1, v0x1a193a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a200a0 .functor OR 1, v0x1a19300_0, L_0x1a20030, C4<0>, C4<0>;
L_0x1a20250 .functor OR 1, L_0x1a200a0, v0x1a19440_0, C4<0>, C4<0>;
L_0x1a20310 .functor NOT 1, v0x1a19580_0, C4<0>, C4<0>, C4<0>;
L_0x1a20480 .functor OR 1, L_0x1a20250, L_0x1a20310, C4<0>, C4<0>;
L_0x1a20590 .functor AND 1, L_0x1a1fe40, L_0x1a20480, C4<1>, C4<1>;
v0x1a19c90_0 .net *"_ivl_0", 0 0, L_0x1a1e2e0;  1 drivers
v0x1a19d70_0 .net *"_ivl_10", 0 0, L_0x1a1e9f0;  1 drivers
v0x1a19e50_0 .net *"_ivl_12", 0 0, L_0x1a1ebb0;  1 drivers
v0x1a19f40_0 .net *"_ivl_14", 0 0, L_0x1a1ec70;  1 drivers
v0x1a1a020_0 .net *"_ivl_16", 0 0, L_0x1a1ed30;  1 drivers
v0x1a1a150_0 .net *"_ivl_18", 0 0, L_0x1a1ee40;  1 drivers
v0x1a1a230_0 .net *"_ivl_2", 0 0, L_0x1a1e370;  1 drivers
v0x1a1a310_0 .net *"_ivl_20", 0 0, L_0x1a1efb0;  1 drivers
v0x1a1a3f0_0 .net *"_ivl_22", 0 0, L_0x1a1f020;  1 drivers
v0x1a1a560_0 .net *"_ivl_24", 0 0, L_0x1a1f100;  1 drivers
v0x1a1a640_0 .net *"_ivl_28", 0 0, L_0x1a1f090;  1 drivers
v0x1a1a720_0 .net *"_ivl_30", 0 0, L_0x1a1f3a0;  1 drivers
v0x1a1a800_0 .net *"_ivl_32", 0 0, L_0x1a1f4f0;  1 drivers
v0x1a1a8e0_0 .net *"_ivl_34", 0 0, L_0x1a1f560;  1 drivers
v0x1a1a9c0_0 .net *"_ivl_36", 0 0, L_0x1a1f710;  1 drivers
v0x1a1aaa0_0 .net *"_ivl_38", 0 0, L_0x1a1f780;  1 drivers
v0x1a1ab80_0 .net *"_ivl_4", 0 0, L_0x1a1e510;  1 drivers
v0x1a1ad70_0 .net *"_ivl_40", 0 0, L_0x1a1f940;  1 drivers
v0x1a1ae50_0 .net *"_ivl_42", 0 0, L_0x1a1f9b0;  1 drivers
v0x1a1af30_0 .net *"_ivl_44", 0 0, L_0x1a1fb30;  1 drivers
v0x1a1b010_0 .net *"_ivl_46", 0 0, L_0x1a1fba0;  1 drivers
v0x1a1b0f0_0 .net *"_ivl_48", 0 0, L_0x1a1fd80;  1 drivers
v0x1a1b1d0_0 .net *"_ivl_50", 0 0, L_0x1a1fe40;  1 drivers
v0x1a1b2b0_0 .net *"_ivl_52", 0 0, L_0x1a20030;  1 drivers
v0x1a1b390_0 .net *"_ivl_54", 0 0, L_0x1a200a0;  1 drivers
v0x1a1b470_0 .net *"_ivl_56", 0 0, L_0x1a20250;  1 drivers
v0x1a1b550_0 .net *"_ivl_58", 0 0, L_0x1a20310;  1 drivers
v0x1a1b630_0 .net *"_ivl_6", 0 0, L_0x1a1e620;  1 drivers
v0x1a1b710_0 .net *"_ivl_60", 0 0, L_0x1a20480;  1 drivers
v0x1a1b7f0_0 .net *"_ivl_8", 0 0, L_0x1a1e820;  1 drivers
v0x1a1b8d0_0 .net "a", 0 0, v0x1a19300_0;  alias, 1 drivers
v0x1a1b970_0 .net "b", 0 0, v0x1a193a0_0;  alias, 1 drivers
v0x1a1ba60_0 .net "c", 0 0, v0x1a19440_0;  alias, 1 drivers
v0x1a1bd60_0 .net "d", 0 0, v0x1a19580_0;  alias, 1 drivers
v0x1a1be50_0 .net "out_pos", 0 0, L_0x1a20590;  alias, 1 drivers
v0x1a1bf10_0 .net "out_sop", 0 0, L_0x1a1f1c0;  alias, 1 drivers
S_0x1a1c090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19d29c0;
 .timescale -12 -12;
E_0x19ba9f0 .event anyedge, v0x1a1ce80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a1ce80_0;
    %nor/r;
    %assign/vec4 v0x1a1ce80_0, 0;
    %wait E_0x19ba9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a187d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a19670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a19710_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a187d0;
T_4 ;
    %wait E_0x19d11a0;
    %load/vec4 v0x1a197b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a19670_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a187d0;
T_5 ;
    %wait E_0x19d1040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %wait E_0x19d1040;
    %load/vec4 v0x1a19670_0;
    %store/vec4 v0x1a19710_0, 0, 1;
    %fork t_1, S_0x1a18b00;
    %jmp t_0;
    .scope S_0x1a18b00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a18d40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a18d40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19d1040;
    %load/vec4 v0x1a18d40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a18d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a18d40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a187d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19d11a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a19580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a19440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a193a0_0, 0;
    %assign/vec4 v0x1a19300_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a19670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a19710_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19d29c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1ca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1ce80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19d29c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a1ca20_0;
    %inv;
    %store/vec4 v0x1a1ca20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19d29c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a194e0_0, v0x1a1cff0_0, v0x1a1c840_0, v0x1a1c8e0_0, v0x1a1c980_0, v0x1a1cac0_0, v0x1a1cd40_0, v0x1a1cca0_0, v0x1a1cc00_0, v0x1a1cb60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19d29c0;
T_9 ;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19d29c0;
T_10 ;
    %wait E_0x19d11a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1cde0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
    %load/vec4 v0x1a1cf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1cde0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a1cd40_0;
    %load/vec4 v0x1a1cd40_0;
    %load/vec4 v0x1a1cca0_0;
    %xor;
    %load/vec4 v0x1a1cd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a1cc00_0;
    %load/vec4 v0x1a1cc00_0;
    %load/vec4 v0x1a1cb60_0;
    %xor;
    %load/vec4 v0x1a1cc00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a1cde0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1cde0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
