<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='sv_dir_tb.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: sv_dir_tb
    <br/>
    Created: Aug 26, 2014
    <br/>
    Updated: Aug 26, 2014
    <br/>
    SVN Updated: Aug 26, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Testing / Verification
    
    <br/>
    Language:
    
     Other
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: Others
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The SystemVerilog Directed Test Bench.
     <br/>
     This project contains an exact duplication of the VHDL Test Bench Package parser and usage model.  This enables users to create a simple test environment for verification efforts using SV.  This also enables scripts that were used on the VHDL system to be reused in a SV environment.  (providing the same functionality is coded in the SV environment.)
     <br/>
     Current state is Beta,  please report any problems to the bug tracking system so I can address issues.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
