

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'
================================================================
* Date:           Mon Apr 28 20:13:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.369 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |      901|      901|  27.030 us|  27.030 us|  900|  900|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      899|      899|         1|          1|          1|   900|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.3>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer4_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %layer2_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i10 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 900, i64 900, i64 900" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.62ns O:3.62ns )   --->   "%layer2_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer2_out_read' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 900> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i40 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = partselect i20 @_ssdm_op_PartSelect.i20.i40.i32.i32, i40 %layer2_out_read, i32 20, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.28ns)   --->   "%icmp_ln51 = icmp_sgt  i20 %trunc_ln44, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 16 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer2_out_read, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%trunc_ln52 = trunc i40 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln52, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %layer2_out_read, i32 4, i32 19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.14ns)   --->   "%icmp_ln52 = icmp_ne  i16 %tmp_2, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%select_ln52_26 = select i1 %and_ln52, i6 63, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'select' 'select_ln52_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%or_ln52 = or i1 %and_ln52, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node out_data_0_0_0_0_0_load)   --->   "%select_ln52 = select i1 %or_ln52, i6 %select_ln52_26, i6 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_data_0_0_0_0_0_load = select i1 %icmp_ln51, i6 %select_ln52, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'select' 'out_data_0_0_0_0_0_load' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.28ns)   --->   "%icmp_ln51_1 = icmp_sgt  i20 %trunc_ln44_1, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %layer2_out_read, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32.i32, i40 %layer2_out_read, i32 20, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%and_ln52_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %tmp_5, i2 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'bitconcatenate' 'and_ln52_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %layer2_out_read, i32 24, i32 39" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_1)   --->   "%xor_ln52_1 = xor i1 %tmp_57, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.14ns)   --->   "%icmp_ln52_1 = icmp_ne  i16 %tmp_4, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52_1 = and i1 %icmp_ln52_1, i1 %xor_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%select_ln52_27 = select i1 %and_ln52_1, i6 63, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'select' 'select_ln52_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%or_ln52_1 = or i1 %and_ln52_1, i1 %tmp_57" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node storemerge)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52_27, i6 %and_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns) (out node of the LUT)   --->   "%storemerge = select i1 %icmp_ln51_1, i6 %select_ln52_1, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'select' 'storemerge' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %storemerge, i6 %out_data_0_0_0_0_0_load" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 40 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] ( I:3.62ns O:3.62ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %layer4_out, i12 %tmp_6" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 41 'write' 'write_ln57' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 900> <FIFO>
ST_1 : Operation 42 [1/1] (2.12ns)   --->   "%i = add i10 %i1_load, i10 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.12ns)   --->   "%icmp_ln41 = icmp_eq  i10 %i1_load, i10 899" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 43 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln41 = store i10 %i, i10 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 44 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 45 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 46 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 11.369ns
The critical path consists of the following:
	fifo read operation ('layer2_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer2_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [13]  (3.626 ns)
	'icmp' operation 1 bit ('icmp_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [22]  (2.146 ns)
	'and' operation 1 bit ('and_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [23]  (0.978 ns)
	'or' operation 1 bit ('or_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [25]  (0.000 ns)
	'select' operation 6 bit ('select_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [26]  (0.000 ns)
	'select' operation 6 bit ('out_data_0_0_0_0_0_load', firmware/nnet_utils/nnet_activation_stream.h:51) [27]  (0.993 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer4_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [41]  (3.626 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
