[12/13 21:55:39      0s] 
[12/13 21:55:39      0s] Cadence Innovus(TM) Implementation System.
[12/13 21:55:39      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/13 21:55:39      0s] 
[12/13 21:55:39      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/13 21:55:39      0s] Options:	
[12/13 21:55:39      0s] Date:		Sat Dec 13 21:55:39 2025
[12/13 21:55:39      0s] Host:		ruby (x86_64 w/Linux 4.18.0-553.87.1.el8_10.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2690 v3 @ 2.60GHz 30720KB)
[12/13 21:55:39      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[12/13 21:55:39      0s] 
[12/13 21:55:39      0s] License:
[12/13 21:55:39      0s] 		[21:55:39.435658] Configured Lic search path (21.01-s002): 6055@cmclicense.eecs.yorku.ca:7055@cmclicense.eecs.yorku.ca

[12/13 21:55:39      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/13 21:55:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/13 21:55:52     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/13 21:55:55     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/13 21:55:55     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/13 21:55:55     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/13 21:55:55     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/13 21:55:55     14s] @(#)CDS: CPE v21.17-s068
[12/13 21:55:55     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/13 21:55:55     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/13 21:55:55     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/13 21:55:55     14s] @(#)CDS: RCDB 11.15.0
[12/13 21:55:55     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/13 21:55:55     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/13 21:55:55     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_753242_ruby_salwan99_LGBoXW.

[12/13 21:55:55     14s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[12/13 21:55:57     16s] 
[12/13 21:55:57     16s] **INFO:  MMMC transition support version v31-84 
[12/13 21:55:57     16s] 
[12/13 21:55:57     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/13 21:55:57     16s] <CMD> suppressMessage ENCEXT-2799
[12/13 21:55:57     16s] <CMD> getVersion
[12/13 21:55:57     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
		{-window "window coordinates" "" list optional}
		{-window_size "window size in microns" "" string optional}
	
	}
[12/13 21:55:57     17s] [INFO] Loading Pegasus 22.23 fill procedures
[12/13 21:55:57     17s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/13 21:55:57     17s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/13 21:55:57     17s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[12/13 21:55:57     17s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[12/13 21:55:57     17s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[12/13 21:55:57     17s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[12/13 21:55:58     17s] <CMD> win
[12/13 21:56:32     20s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/13 21:56:32     20s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 21:56:32     20s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 21:56:32     20s] <CMD> set _timing_save_restore_compression_mode hybrid
[12/13 21:56:32     20s] <CMD> set conf_qxconf_file NULL
[12/13 21:56:32     20s] <CMD> set conf_qxlib_file NULL
[12/13 21:56:32     20s] <CMD> set defHierChar /
[12/13 21:56:32     20s] <CMD> set distributed_client_message_echo 1
[12/13 21:56:32     20s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/13 21:56:32     20s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[12/13 21:56:32     20s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[12/13 21:56:32     20s] <CMD> set init_lef_file {
    "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef"
    "/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef"
}
[12/13 21:56:32     20s] <CMD> set init_verilog ../Synthesis/netlist/genus_alu_32bit.v
[12/13 21:56:32     20s] <CMD> set init_top_cell alu_32bit
[12/13 21:56:32     20s] <CMD> set init_mmmc_file ./scripts/mmmc.view
[12/13 21:56:32     20s] <CMD> set init_pwr_net VDD
[12/13 21:56:32     20s] <CMD> set init_gnd_net VSS
[12/13 21:56:32     20s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 21:56:32     20s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 21:56:32     20s] <CMD> set latch_time_borrow_mode max_borrow
[12/13 21:56:32     20s] <CMD> set pegDefaultResScaleFactor 1.000000
[12/13 21:56:32     20s] <CMD> set pegDetailResScaleFactor 1.000000
[12/13 21:56:32     20s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 21:56:32     20s] <CMD> get_message -id GLOBAL-100 -suppress
[12/13 21:56:32     20s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/13 21:56:32     20s] <CMD> set timing_library_float_precision_tol 0.000010
[12/13 21:56:32     20s] <CMD> set timing_library_load_pin_cap_indices {}
[12/13 21:56:32     20s] <CMD> set timing_library_write_library_to_directory {}
[12/13 21:56:32     20s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[12/13 21:56:41     21s] <CMD> init_design
[12/13 21:56:41     21s] #% Begin Load MMMC data ... (date=12/13 21:56:41, mem=1027.0M)
[12/13 21:56:41     21s] #% End Load MMMC data ... (date=12/13 21:56:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1027.7M, current mem=1027.7M)
[12/13 21:56:41     21s] 
[12/13 21:56:41     21s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[12/13 21:56:41     21s] 
[12/13 21:56:41     21s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[12/13 21:56:41     21s] Set DBUPerIGU to M2 pitch 400.
[12/13 21:56:41     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/13 21:56:41     21s] Type 'man IMPLF-200' for more detail.
[12/13 21:56:41     21s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/13 21:56:41     21s] Loading view definition file from ./scripts/mmmc.view
[12/13 21:56:41     21s] Reading max_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[12/13 21:56:41     22s] Read 489 cells in library 'slow_vdd1v0' 
[12/13 21:56:41     22s] Reading max_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib' ...
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
[12/13 21:56:42     22s] Read 489 cells in library 'slow_vdd1v2' 
[12/13 21:56:42     22s] Reading min_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[12/13 21:56:42     23s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/13 21:56:42     23s] Read 489 cells in library 'fast_vdd1v2' 
[12/13 21:56:42     23s] Reading min_timing timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[12/13 21:56:43     23s] Read 489 cells in library 'fast_vdd1v0' 
[12/13 21:56:43     23s] Ending "PreSetAnalysisView" (total cpu=0:00:01.9, real=0:00:02.0, peak res=1119.4M, current mem=1057.0M)
[12/13 21:56:43     23s] *** End library_loading (cpu=0.03min, real=0.03min, mem=45.4M, fe_cpu=0.40min, fe_real=1.07min, fe_mem=1138.7M) ***
[12/13 21:56:43     23s] #% Begin Load netlist data ... (date=12/13 21:56:43, mem=1057.0M)
[12/13 21:56:43     23s] *** Begin netlist parsing (mem=1138.7M) ***
[12/13 21:56:43     23s] Created 489 new cells from 4 timing libraries.
[12/13 21:56:43     23s] Reading netlist ...
[12/13 21:56:43     23s] Backslashed names will retain backslash and a trailing blank character.
[12/13 21:56:43     23s] Reading verilog netlist '../Synthesis/netlist/genus_alu_32bit.v'
[12/13 21:56:43     23s] 
[12/13 21:56:43     23s] *** Memory Usage v#1 (Current mem = 1138.695M, initial mem = 486.922M) ***
[12/13 21:56:43     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1138.7M) ***
[12/13 21:56:43     23s] #% End Load netlist data ... (date=12/13 21:56:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.9M, current mem=1079.9M)
[12/13 21:56:43     23s] Set top cell to alu_32bit.
[12/13 21:56:43     24s] Hooked 1956 DB cells to tlib cells.
[12/13 21:56:43     24s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1105.2M, current mem=1105.2M)
[12/13 21:56:43     24s] Starting recursive module instantiation check.
[12/13 21:56:43     24s] No recursion found.
[12/13 21:56:43     24s] Building hierarchical netlist for Cell alu_32bit ...
[12/13 21:56:43     24s] *** Netlist is unique.
[12/13 21:56:43     24s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[12/13 21:56:43     24s] ** info: there are 2147 modules.
[12/13 21:56:43     24s] ** info: there are 367 stdCell insts.
[12/13 21:56:43     24s] 
[12/13 21:56:43     24s] *** Memory Usage v#1 (Current mem = 1208.109M, initial mem = 486.922M) ***
[12/13 21:56:43     24s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 21:56:43     24s] Type 'man IMPFP-3961' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 21:56:43     24s] Type 'man IMPFP-3961' for more detail.
[12/13 21:56:43     24s] Start create_tracks
[12/13 21:56:43     24s] Extraction setup Started 
[12/13 21:56:43     24s] 
[12/13 21:56:43     24s] Trim Metal Layers:
[12/13 21:56:43     24s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/13 21:56:43     24s] Type 'man IMPEXT-2773' for more detail.
[12/13 21:56:43     24s] **WARN: (EMS-27):	Message (IMPEXT-2773) has exceeded the current message display limit of 20.
[12/13 21:56:43     24s] To increase the message display limit, refer to the product command reference manual.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/13 21:56:43     24s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[12/13 21:56:43     24s] To increase the message display limit, refer to the product command reference manual.
[12/13 21:56:43     24s] Summary of Active RC-Corners : 
[12/13 21:56:43     24s]  
[12/13 21:56:43     24s]  Analysis View: worst_case
[12/13 21:56:43     24s]     RC-Corner Name        : rc_best
[12/13 21:56:43     24s]     RC-Corner Index       : 0
[12/13 21:56:43     24s]     RC-Corner Temperature : 25 Celsius
[12/13 21:56:43     24s]     RC-Corner Cap Table   : ''
[12/13 21:56:43     24s]     RC-Corner PreRoute Res Factor         : 1
[12/13 21:56:43     24s]     RC-Corner PreRoute Cap Factor         : 1
[12/13 21:56:43     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/13 21:56:43     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/13 21:56:43     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/13 21:56:43     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/13 21:56:43     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/13 21:56:43     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/13 21:56:43     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/13 21:56:43     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/13 21:56:43     24s]  
[12/13 21:56:43     24s]  Analysis View: best_case
[12/13 21:56:43     24s]     RC-Corner Name        : rc_worst
[12/13 21:56:43     24s]     RC-Corner Index       : 1
[12/13 21:56:43     24s]     RC-Corner Temperature : 25 Celsius
[12/13 21:56:43     24s]     RC-Corner Cap Table   : ''
[12/13 21:56:43     24s]     RC-Corner PreRoute Res Factor         : 1
[12/13 21:56:43     24s]     RC-Corner PreRoute Cap Factor         : 1
[12/13 21:56:43     24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/13 21:56:43     24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/13 21:56:43     24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/13 21:56:43     24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/13 21:56:43     24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/13 21:56:43     24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/13 21:56:43     24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/13 21:56:43     24s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/13 21:56:43     24s] 
[12/13 21:56:43     24s] Trim Metal Layers:
[12/13 21:56:43     24s] LayerId::1 widthSet size::1
[12/13 21:56:43     24s] LayerId::2 widthSet size::1
[12/13 21:56:43     24s] LayerId::3 widthSet size::1
[12/13 21:56:43     24s] LayerId::4 widthSet size::1
[12/13 21:56:43     24s] LayerId::5 widthSet size::1
[12/13 21:56:43     24s] LayerId::6 widthSet size::1
[12/13 21:56:43     24s] LayerId::7 widthSet size::1
[12/13 21:56:43     24s] LayerId::8 widthSet size::1
[12/13 21:56:43     24s] LayerId::9 widthSet size::1
[12/13 21:56:43     24s] LayerId::10 widthSet size::1
[12/13 21:56:43     24s] LayerId::11 widthSet size::1
[12/13 21:56:43     24s] Updating RC grid for preRoute extraction ...
[12/13 21:56:43     24s] eee: pegSigSF::1.070000
[12/13 21:56:43     24s] Initializing multi-corner resistance tables ...
[12/13 21:56:43     24s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/13 21:56:43     24s] {RT rc_best 0 11 11 {8 0} {10 0} 2}
[12/13 21:56:43     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/13 21:56:43     24s] *Info: initialize multi-corner CTS.
[12/13 21:56:44     24s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1385.4M, current mem=1120.0M)
[12/13 21:56:44     24s] Reading timing constraints file '../Synthesis/netlist/genus_alu_32bit.sdc' ...
[12/13 21:56:44     24s] Current (total cpu=0:00:24.6, real=0:01:05, peak res=1400.2M, current mem=1400.2M)
[12/13 21:56:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/netlist/genus_alu_32bit.sdc, Line 9).
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/netlist/genus_alu_32bit.sdc, Line 10).
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] **WARN: (TCLCMD-1142):	Virtual clock 'clk' is being created with no source objects. (File ../Synthesis/netlist/genus_alu_32bit.sdc, Line 15).
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] INFO (CTE): Reading of timing constraints file ../Synthesis/netlist/genus_alu_32bit.sdc completed, with 3 WARNING
[12/13 21:56:44     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
[12/13 21:56:44     24s] Current (total cpu=0:00:24.6, real=0:01:05, peak res=1421.4M, current mem=1421.4M)
[12/13 21:56:44     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/13 21:56:44     24s] Summary for sequential cells identification: 
[12/13 21:56:44     24s]   Identified SBFF number: 104
[12/13 21:56:44     24s]   Identified MBFF number: 0
[12/13 21:56:44     24s]   Identified SB Latch number: 0
[12/13 21:56:44     24s]   Identified MB Latch number: 0
[12/13 21:56:44     24s]   Not identified SBFF number: 16
[12/13 21:56:44     24s]   Not identified MBFF number: 0
[12/13 21:56:44     24s]   Not identified SB Latch number: 0
[12/13 21:56:44     24s]   Not identified MB Latch number: 0
[12/13 21:56:44     24s]   Number of sequential cells which are not FFs: 32
[12/13 21:56:44     24s] Total number of combinational cells: 318
[12/13 21:56:44     24s] Total number of sequential cells: 152
[12/13 21:56:44     24s] Total number of tristate cells: 10
[12/13 21:56:44     24s] Total number of level shifter cells: 0
[12/13 21:56:44     24s] Total number of power gating cells: 0
[12/13 21:56:44     24s] Total number of isolation cells: 0
[12/13 21:56:44     24s] Total number of power switch cells: 0
[12/13 21:56:44     24s] Total number of pulse generator cells: 0
[12/13 21:56:44     24s] Total number of always on buffers: 0
[12/13 21:56:44     24s] Total number of retention cells: 0
[12/13 21:56:44     24s] Total number of physical cells: 9
[12/13 21:56:44     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[12/13 21:56:44     24s] Total number of usable buffers: 16
[12/13 21:56:44     24s] List of unusable buffers:
[12/13 21:56:44     24s] Total number of unusable buffers: 0
[12/13 21:56:44     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[12/13 21:56:44     24s] Total number of usable inverters: 19
[12/13 21:56:44     24s] List of unusable inverters:
[12/13 21:56:44     24s] Total number of unusable inverters: 0
[12/13 21:56:44     24s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[12/13 21:56:44     24s] Total number of identified usable delay cells: 8
[12/13 21:56:44     24s] List of identified unusable delay cells:
[12/13 21:56:44     24s] Total number of identified unusable delay cells: 0
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Deleting Cell Server Begin ...
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Deleting Cell Server End ...
[12/13 21:56:44     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.9M, current mem=1443.9M)
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/13 21:56:44     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/13 21:56:44     24s] Summary for sequential cells identification: 
[12/13 21:56:44     24s]   Identified SBFF number: 104
[12/13 21:56:44     24s]   Identified MBFF number: 0
[12/13 21:56:44     24s]   Identified SB Latch number: 0
[12/13 21:56:44     24s]   Identified MB Latch number: 0
[12/13 21:56:44     24s]   Not identified SBFF number: 16
[12/13 21:56:44     24s]   Not identified MBFF number: 0
[12/13 21:56:44     24s]   Not identified SB Latch number: 0
[12/13 21:56:44     24s]   Not identified MB Latch number: 0
[12/13 21:56:44     24s]   Number of sequential cells which are not FFs: 32
[12/13 21:56:44     24s]  Visiting view : worst_case
[12/13 21:56:44     24s]    : PowerDomain = none : Weighted F : unweighted  = 37.90 (1.000) with rcCorner = 0
[12/13 21:56:44     24s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[12/13 21:56:44     24s]  Visiting view : best_case
[12/13 21:56:44     24s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 1
[12/13 21:56:44     24s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/13 21:56:44     24s] TLC MultiMap info (StdDelay):
[12/13 21:56:44     24s]   : min_delay + min_timing + 1 + no RcCorner := 4.5ps
[12/13 21:56:44     24s]   : min_delay + min_timing + 1 + rc_worst := 9.9ps
[12/13 21:56:44     24s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[12/13 21:56:44     24s]   : max_delay + max_timing + 1 + rc_best := 37.9ps
[12/13 21:56:44     24s]  Setting StdDelay to: 37.9ps
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Deleting Cell Server Begin ...
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] TimeStamp Deleting Cell Server End ...
[12/13 21:56:44     24s] 
[12/13 21:56:44     24s] *** Summary of all messages that are not suppressed in this session:
[12/13 21:56:44     24s] Severity  ID               Count  Summary                                  
[12/13 21:56:44     24s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/13 21:56:44     24s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/13 21:56:44     24s] WARNING   IMPEXT-2766         22  The sheet resistance for layer %s is not...
[12/13 21:56:44     24s] WARNING   IMPEXT-2773         22  The via resistance between layers %s and...
[12/13 21:56:44     24s] WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
[12/13 21:56:44     24s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/13 21:56:44     24s] WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
[12/13 21:56:44     24s] *** Message Summary: 90 warning(s), 0 error(s)
[12/13 21:56:44     24s] 
[12/13 21:56:55     26s] <CMD> fit
[12/13 21:57:03     26s] <CMD> getIoFlowFlag
[12/13 21:57:33     29s] <CMD> setIoFlowFlag 0
[12/13 21:57:33     29s] <CMD> floorPlan -site CoreSite -r 0.925038639876 0.699934 5 5 5 5
[12/13 21:57:33     29s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 21:57:33     29s] Type 'man IMPFP-3961' for more detail.
[12/13 21:57:33     29s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/13 21:57:33     29s] Type 'man IMPFP-3961' for more detail.
[12/13 21:57:33     29s] Start create_tracks
[12/13 21:57:33     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/13 21:57:33     29s] <CMD> uiSetTool select
[12/13 21:57:33     29s] <CMD> getIoFlowFlag
[12/13 21:57:33     29s] <CMD> fit
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingLayers {}
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingLayers {}
[12/13 21:57:45     30s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingOffset 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingThreshold 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeRingLayers {}
[12/13 21:57:45     30s] <CMD> set sprCreateIeStripeWidth 10.0
[12/13 21:57:45     30s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/13 21:58:23     34s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/13 21:58:23     34s] The ring targets are set to core/block ring wires.
[12/13 21:58:23     34s] addRing command will consider rows while creating rings.
[12/13 21:58:23     34s] addRing command will disallow rings to go over rows.
[12/13 21:58:23     34s] addRing command will ignore shorts while creating rings.
[12/13 21:58:23     34s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/13 21:58:23     34s] 
[12/13 21:58:23     34s] 
[12/13 21:58:23     34s] viaInitial starts at Sat Dec 13 21:58:23 2025
viaInitial ends at Sat Dec 13 21:58:23 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2165.0M)
[12/13 21:58:23     34s] Ring generation is complete.
[12/13 21:58:23     34s] vias are now being generated.
[12/13 21:58:23     34s] addRing created 8 wires.
[12/13 21:58:23     34s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/13 21:58:23     34s] +--------+----------------+----------------+
[12/13 21:58:23     34s] |  Layer |     Created    |     Deleted    |
[12/13 21:58:23     34s] +--------+----------------+----------------+
[12/13 21:58:23     34s] | Metal1 |        4       |       NA       |
[12/13 21:58:23     34s] |  Via1  |        8       |        0       |
[12/13 21:58:23     34s] | Metal2 |        4       |       NA       |
[12/13 21:58:23     34s] +--------+----------------+----------------+
[12/13 21:58:54     37s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/13 21:58:54     37s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[12/13 21:58:54     37s] *** Begin SPECIAL ROUTE on Sat Dec 13 21:58:54 2025 ***
[12/13 21:58:54     37s] SPECIAL ROUTE ran on directory: /eecs/home/salwan99/Desktop/VLSI4612/RTL-to-GDS_32BitALU/Part2a_32BitALU/PnR
[12/13 21:58:54     37s] SPECIAL ROUTE ran on machine: ruby (Linux 4.18.0-553.87.1.el8_10.x86_64 Xeon 3.50Ghz)
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s] Begin option processing ...
[12/13 21:58:54     37s] srouteConnectPowerBump set to false
[12/13 21:58:54     37s] routeSelectNet set to "VDD VSS"
[12/13 21:58:54     37s] routeSpecial set to true
[12/13 21:58:54     37s] srouteBlockPin set to "useLef"
[12/13 21:58:54     37s] srouteBottomLayerLimit set to 1
[12/13 21:58:54     37s] srouteBottomTargetLayerLimit set to 1
[12/13 21:58:54     37s] srouteConnectConverterPin set to false
[12/13 21:58:54     37s] srouteCrossoverViaBottomLayer set to 1
[12/13 21:58:54     37s] srouteCrossoverViaTopLayer set to 11
[12/13 21:58:54     37s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/13 21:58:54     37s] srouteFollowCorePinEnd set to 3
[12/13 21:58:54     37s] srouteJogControl set to "preferWithChanges differentLayer"
[12/13 21:58:54     37s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/13 21:58:54     37s] sroutePadPinAllPorts set to true
[12/13 21:58:54     37s] sroutePreserveExistingRoutes set to true
[12/13 21:58:54     37s] srouteRoutePowerBarPortOnBothDir set to true
[12/13 21:58:54     37s] srouteStopBlockPin set to "nearestTarget"
[12/13 21:58:54     37s] srouteTopLayerLimit set to 11
[12/13 21:58:54     37s] srouteTopTargetLayerLimit set to 11
[12/13 21:58:54     37s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3694.00 megs.
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s] Reading DB technology information...
[12/13 21:58:54     37s] Finished reading DB technology information.
[12/13 21:58:54     37s] Reading floorplan and netlist information...
[12/13 21:58:54     37s] Finished reading floorplan and netlist information.
[12/13 21:58:54     37s] Read in 24 layers, 11 routing layers, 1 overlap layer
[12/13 21:58:54     37s] Read in 2 nondefault rules, 0 used
[12/13 21:58:54     37s] Read in 583 macros, 26 used
[12/13 21:58:54     37s] Read in 26 components
[12/13 21:58:54     37s]   26 core components: 26 unplaced, 0 placed, 0 fixed
[12/13 21:58:54     37s] Read in 102 logical pins
[12/13 21:58:54     37s] Read in 102 nets
[12/13 21:58:54     37s] Read in 2 special nets, 2 routed
[12/13 21:58:54     37s] 2 nets selected.
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s] Begin power routing ...
[12/13 21:58:54     37s] #create default rule from bind_ndr_rule rule=0x7fd47bdd81c0 0x7fd42ef78568
[12/13 21:58:54     37s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/13 21:58:54     37s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[12/13 21:58:54     37s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/13 21:58:54     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/13 21:58:54     37s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/13 21:58:54     37s] Type 'man IMPSR-1256' for more detail.
[12/13 21:58:54     37s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/13 21:58:54     37s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[12/13 21:58:54     37s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/13 21:58:54     37s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/13 21:58:54     37s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/13 21:58:54     37s] Type 'man IMPSR-1256' for more detail.
[12/13 21:58:54     37s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] CPU time for VDD FollowPin 0 seconds
[12/13 21:58:54     37s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[12/13 21:58:54     37s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/13 21:58:54     37s] CPU time for VSS FollowPin 0 seconds
[12/13 21:58:54     37s]   Number of IO ports routed: 0
[12/13 21:58:54     37s]   Number of Block ports routed: 0
[12/13 21:58:54     37s]   Number of Stripe ports routed: 0
[12/13 21:58:54     37s]   Number of Core ports routed: 42
[12/13 21:58:54     37s]   Number of Pad ports routed: 0
[12/13 21:58:54     37s]   Number of Power Bump ports routed: 0
[12/13 21:58:54     37s]   Number of Followpin connections: 21
[12/13 21:58:54     37s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3728.00 megs.
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s]  Begin updating DB with routing results ...
[12/13 21:58:54     37s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/13 21:58:54     37s] Pin and blockage extraction finished
[12/13 21:58:54     37s] 
[12/13 21:58:54     37s] sroute created 63 wires.
[12/13 21:58:54     37s] ViaGen created 42 vias, deleted 0 via to avoid violation.
[12/13 21:58:54     37s] +--------+----------------+----------------+
[12/13 21:58:54     37s] |  Layer |     Created    |     Deleted    |
[12/13 21:58:54     37s] +--------+----------------+----------------+
[12/13 21:58:54     37s] | Metal1 |       63       |       NA       |
[12/13 21:58:54     37s] |  Via1  |       42       |        0       |
[12/13 21:58:54     37s] +--------+----------------+----------------+
[12/13 21:59:33     41s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/13 21:59:33     41s] <CMD> setEndCapMode -reset
[12/13 21:59:33     41s] <CMD> setEndCapMode -boundary_tap false
[12/13 21:59:33     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/13 21:59:33     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[12/13 21:59:33     41s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/13 21:59:33     41s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[12/13 21:59:33     41s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/13 21:59:33     41s] <CMD> setPlaceMode -reset
[12/13 21:59:33     41s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/13 21:59:33     41s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/13 21:59:33     41s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/13 21:59:41     42s] <CMD> setPlaceMode -fp false
[12/13 21:59:41     42s] <CMD> place_design
[12/13 21:59:41     42s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:42.5/0:04:00.7 (0.2), mem = 2192.8M
[12/13 21:59:41     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 21:59:41     43s] AAE DB initialization (MEM=2206.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/13 21:59:41     43s] #################################################################################
[12/13 21:59:41     43s] # Design Stage: PreRoute
[12/13 21:59:41     43s] # Design Name: alu_32bit
[12/13 21:59:41     43s] # Design Mode: 90nm
[12/13 21:59:41     43s] # Analysis Mode: MMMC Non-OCV 
[12/13 21:59:41     43s] # Parasitics Mode: No SPEF/RCDB 
[12/13 21:59:41     43s] # Signoff Settings: SI Off 
[12/13 21:59:41     43s] #################################################################################
[12/13 21:59:42     43s] Calculate delays in BcWc mode...
[12/13 21:59:42     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2279.3M, InitMEM = 2278.2M)
[12/13 21:59:42     43s] Start delay calculation (fullDC) (1 T). (MEM=2279.26)
[12/13 21:59:42     43s] Start AAE Lib Loading. (MEM=2290.77)
[12/13 21:59:42     43s] End AAE Lib Loading. (MEM=2328.93 CPU=0:00:00.0 Real=0:00:00.0)
[12/13 21:59:42     43s] End AAE Lib Interpolated Model. (MEM=2328.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 21:59:42     43s] Total number of fetched objects 468
[12/13 21:59:42     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 21:59:42     43s] End delay calculation. (MEM=2443.87 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 21:59:42     43s] End delay calculation (fullDC). (MEM=2443.87 CPU=0:00:00.2 REAL=0:00:00.0)
[12/13 21:59:42     43s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2443.9M) ***
[12/13 21:59:42     43s] #Start colorize_geometry on Sat Dec 13 21:59:42 2025
[12/13 21:59:42     43s] #
[12/13 21:59:42     43s] ### Time Record (colorize_geometry) is installed.
[12/13 21:59:42     43s] ### Time Record (Pre Callback) is installed.
[12/13 21:59:42     43s] ### Time Record (Pre Callback) is uninstalled.
[12/13 21:59:42     43s] ### Time Record (DB Import) is installed.
[12/13 21:59:42     43s] ### info: trigger incremental cell import ( 583 new cells ).
[12/13 21:59:42     43s] ### info: trigger incremental reloading library data ( #cell = 583 ).
[12/13 21:59:42     43s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=407492266 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/13 21:59:42     43s] ### Time Record (DB Import) is uninstalled.
[12/13 21:59:42     43s] ### Time Record (DB Export) is installed.
[12/13 21:59:42     43s] Extracting standard cell pins and blockage ...... 
[12/13 21:59:42     43s] Pin and blockage extraction finished
[12/13 21:59:42     43s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=407492266 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/13 21:59:42     43s] ### Time Record (DB Export) is uninstalled.
[12/13 21:59:42     43s] ### Time Record (Post Callback) is installed.
[12/13 21:59:42     43s] ### Time Record (Post Callback) is uninstalled.
[12/13 21:59:42     43s] #
[12/13 21:59:42     43s] #colorize_geometry statistics:
[12/13 21:59:42     43s] #Cpu time = 00:00:00
[12/13 21:59:42     43s] #Elapsed time = 00:00:00
[12/13 21:59:42     43s] #Increased memory = 31.03 (MB)
[12/13 21:59:42     43s] #Total memory = 1926.19 (MB)
[12/13 21:59:42     43s] #Peak memory = 1928.99 (MB)
[12/13 21:59:42     43s] #Number of warnings = 0
[12/13 21:59:42     43s] #Total number of warnings = 0
[12/13 21:59:42     43s] #Number of fails = 0
[12/13 21:59:42     43s] #Total number of fails = 0
[12/13 21:59:42     43s] #Complete colorize_geometry on Sat Dec 13 21:59:42 2025
[12/13 21:59:42     43s] #
[12/13 21:59:42     43s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/13 21:59:42     43s] ### Time Record (colorize_geometry) is uninstalled.
[12/13 21:59:42     43s] ### 
[12/13 21:59:42     43s] ###   Scalability Statistics
[12/13 21:59:42     43s] ### 
[12/13 21:59:42     43s] ### ------------------------+----------------+----------------+----------------+
[12/13 21:59:42     43s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/13 21:59:42     43s] ### ------------------------+----------------+----------------+----------------+
[12/13 21:59:42     43s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/13 21:59:42     43s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/13 21:59:42     43s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/13 21:59:42     43s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/13 21:59:42     43s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/13 21:59:42     43s] ### ------------------------+----------------+----------------+----------------+
[12/13 21:59:42     43s] ### 
[12/13 21:59:42     43s] *** Starting placeDesign default flow ***
[12/13 21:59:42     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.7 mem=2434.4M
[12/13 21:59:42     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.7 mem=2434.4M
[12/13 21:59:42     43s] *** Start deleteBufferTree ***
[12/13 21:59:42     43s] Info: Detect buffers to remove automatically.
[12/13 21:59:42     43s] Analyzing netlist ...
[12/13 21:59:42     43s] Updating netlist
[12/13 21:59:42     43s] 
[12/13 21:59:42     43s] *summary: 65 instances (buffers/inverters) removed
[12/13 21:59:42     43s] *** Finish deleteBufferTree (0:00:00.1) ***
[12/13 21:59:42     43s] **INFO: Enable pre-place timing setting for timing analysis
[12/13 21:59:42     43s] Set Using Default Delay Limit as 101.
[12/13 21:59:42     43s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/13 21:59:42     43s] Set Default Net Delay as 0 ps.
[12/13 21:59:42     43s] Set Default Net Load as 0 pF. 
[12/13 21:59:42     43s] Set Default Input Pin Transition as 1 ps.
[12/13 21:59:42     43s] **INFO: Analyzing IO path groups for slack adjustment
[12/13 21:59:42     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 21:59:42     43s] #################################################################################
[12/13 21:59:42     43s] # Design Stage: PreRoute
[12/13 21:59:42     43s] # Design Name: alu_32bit
[12/13 21:59:42     43s] # Design Mode: 90nm
[12/13 21:59:42     43s] # Analysis Mode: MMMC Non-OCV 
[12/13 21:59:42     43s] # Parasitics Mode: No SPEF/RCDB 
[12/13 21:59:42     43s] # Signoff Settings: SI Off 
[12/13 21:59:42     43s] #################################################################################
[12/13 21:59:42     43s] Calculate delays in BcWc mode...
[12/13 21:59:42     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2436.1M, InitMEM = 2436.1M)
[12/13 21:59:42     43s] Start delay calculation (fullDC) (1 T). (MEM=2436.12)
[12/13 21:59:42     43s] End AAE Lib Interpolated Model. (MEM=2447.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 21:59:42     43s] Total number of fetched objects 403
[12/13 21:59:42     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 21:59:42     44s] End delay calculation. (MEM=2487.33 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 21:59:42     44s] End delay calculation (fullDC). (MEM=2487.33 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 21:59:42     44s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2487.3M) ***
[12/13 21:59:43     44s] **INFO: Disable pre-place timing setting for timing analysis
[12/13 21:59:43     44s] Set Using Default Delay Limit as 1000.
[12/13 21:59:43     44s] Set Default Net Delay as 1000 ps.
[12/13 21:59:43     44s] Set Default Input Pin Transition as 0.1 ps.
[12/13 21:59:43     44s] Set Default Net Load as 0.5 pF. 
[12/13 21:59:43     44s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/13 21:59:43     44s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2477.8M, EPOCH TIME: 1765681183.051459
[12/13 21:59:43     44s] Deleted 0 physical inst  (cell - / prefix -).
[12/13 21:59:43     44s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2477.8M, EPOCH TIME: 1765681183.051614
[12/13 21:59:43     44s] INFO: #ExclusiveGroups=0
[12/13 21:59:43     44s] INFO: There are no Exclusive Groups.
[12/13 21:59:43     44s] *** Starting "NanoPlace(TM) placement v#7 (mem=2477.8M)" ...
[12/13 21:59:43     44s] Wait...
[12/13 21:59:45     46s] *** Build Buffered Sizing Timing Model
[12/13 21:59:45     46s] (cpu=0:00:02.0 mem=2485.8M) ***
[12/13 21:59:45     46s] *** Build Virtual Sizing Timing Model
[12/13 21:59:45     46s] (cpu=0:00:02.1 mem=2485.8M) ***
[12/13 21:59:45     46s] No user-set net weight.
[12/13 21:59:45     46s] Net fanout histogram:
[12/13 21:59:45     46s] 2		: 321 (79.7%) nets
[12/13 21:59:45     46s] 3		: 4 (1.0%) nets
[12/13 21:59:45     46s] 4     -	14	: 68 (16.9%) nets
[12/13 21:59:45     46s] 15    -	39	: 10 (2.5%) nets
[12/13 21:59:45     46s] 40    -	79	: 0 (0.0%) nets
[12/13 21:59:45     46s] 80    -	159	: 0 (0.0%) nets
[12/13 21:59:45     46s] 160   -	319	: 0 (0.0%) nets
[12/13 21:59:45     46s] 320   -	639	: 0 (0.0%) nets
[12/13 21:59:45     46s] 640   -	1279	: 0 (0.0%) nets
[12/13 21:59:45     46s] 1280  -	2559	: 0 (0.0%) nets
[12/13 21:59:45     46s] 2560  -	5119	: 0 (0.0%) nets
[12/13 21:59:45     46s] 5120+		: 0 (0.0%) nets
[12/13 21:59:45     46s] no activity file in design. spp won't run.
[12/13 21:59:45     46s] Options: timingDriven ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
[12/13 21:59:45     46s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/13 21:59:45     46s] Define the scan chains before using this option.
[12/13 21:59:45     46s] Type 'man IMPSP-9042' for more detail.
[12/13 21:59:45     46s] Processing tracks to init pin-track alignment.
[12/13 21:59:45     46s] z: 2, totalTracks: 1
[12/13 21:59:45     46s] z: 4, totalTracks: 1
[12/13 21:59:45     46s] z: 6, totalTracks: 1
[12/13 21:59:45     46s] z: 8, totalTracks: 1
[12/13 21:59:45     46s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 21:59:45     46s] All LLGs are deleted
[12/13 21:59:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:45     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2485.8M, EPOCH TIME: 1765681185.281670
[12/13 21:59:45     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2485.8M, EPOCH TIME: 1765681185.281861
[12/13 21:59:45     46s] # Building alu_32bit llgBox search-tree.
[12/13 21:59:45     46s] #std cell=302 (0 fixed + 302 movable) #buf cell=0 #inv cell=35 #block=0 (0 floating + 0 preplaced)
[12/13 21:59:45     46s] #ioInst=0 #net=403 #term=1385 #term/net=3.44, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
[12/13 21:59:45     46s] stdCell: 302 single + 0 double + 0 multi
[12/13 21:59:45     46s] Total standard cell length = 0.3802 (mm), area = 0.0007 (mm^2)
[12/13 21:59:45     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2485.8M, EPOCH TIME: 1765681185.282154
[12/13 21:59:45     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:45     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:45     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2485.8M, EPOCH TIME: 1765681185.283218
[12/13 21:59:45     46s] Max number of tech site patterns supported in site array is 256.
[12/13 21:59:45     46s] Core basic site is CoreSite
[12/13 21:59:45     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2485.8M, EPOCH TIME: 1765681185.304711
[12/13 21:59:45     46s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7fd42ef1ba40.
[12/13 21:59:45     46s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/13 21:59:45     46s] After signature check, allow fast init is false, keep pre-filter is false.
[12/13 21:59:45     46s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/13 21:59:45     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:2613.8M, EPOCH TIME: 1765681185.307771
[12/13 21:59:45     46s] Use non-trimmed site array because memory saving is not enough.
[12/13 21:59:45     46s] SiteArray: non-trimmed site array dimensions = 20 x 204
[12/13 21:59:45     46s] SiteArray: use 28,672 bytes
[12/13 21:59:45     46s] SiteArray: current memory after site array memory allocation 2613.8M
[12/13 21:59:45     46s] SiteArray: FP blocked sites are writable
[12/13 21:59:45     46s] Estimated cell power/ground rail width = 0.160 um
[12/13 21:59:45     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 21:59:45     46s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2613.8M, EPOCH TIME: 1765681185.308283
[12/13 21:59:45     46s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.308338
[12/13 21:59:45     46s] SiteArray: number of non floorplan blocked sites for llg default is 4080
[12/13 21:59:45     46s] Atter site array init, number of instance map data is 0.
[12/13 21:59:45     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:2613.8M, EPOCH TIME: 1765681185.308689
[12/13 21:59:45     46s] 
[12/13 21:59:45     46s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 21:59:45     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.027, MEM:2613.8M, EPOCH TIME: 1765681185.309065
[12/13 21:59:45     46s] 
[12/13 21:59:45     46s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 21:59:45     46s] Average module density = 0.466.
[12/13 21:59:45     46s] Density for the design = 0.466.
[12/13 21:59:45     46s]        = stdcell_area 1901 sites (650 um^2) / alloc_area 4080 sites (1395 um^2).
[12/13 21:59:45     46s] Pin Density = 0.3395.
[12/13 21:59:45     46s]             = total # of pins 1385 / total area 4080.
[12/13 21:59:45     46s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2613.8M, EPOCH TIME: 1765681185.309437
[12/13 21:59:45     46s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.309544
[12/13 21:59:45     46s] OPERPROF: Starting pre-place ADS at level 1, MEM:2613.8M, EPOCH TIME: 1765681185.309610
[12/13 21:59:45     46s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2613.8M, EPOCH TIME: 1765681185.309811
[12/13 21:59:45     46s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2613.8M, EPOCH TIME: 1765681185.309847
[12/13 21:59:45     46s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.309895
[12/13 21:59:45     46s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2613.8M, EPOCH TIME: 1765681185.309926
[12/13 21:59:45     46s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2613.8M, EPOCH TIME: 1765681185.309952
[12/13 21:59:45     46s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.309989
[12/13 21:59:45     46s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2613.8M, EPOCH TIME: 1765681185.310022
[12/13 21:59:45     46s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.310049
[12/13 21:59:45     46s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.310076
[12/13 21:59:45     46s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2613.8M, EPOCH TIME: 1765681185.310105
[12/13 21:59:45     46s] ADSU 0.466 -> 0.522. site 4080.000 -> 3644.000. GS 13.680
[12/13 21:59:45     46s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.001, REAL:0.001, MEM:2613.8M, EPOCH TIME: 1765681185.310427
[12/13 21:59:45     46s] OPERPROF: Starting spMPad at level 1, MEM:2600.8M, EPOCH TIME: 1765681185.310762
[12/13 21:59:45     46s] OPERPROF:   Starting spContextMPad at level 2, MEM:2600.8M, EPOCH TIME: 1765681185.310814
[12/13 21:59:45     46s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2600.8M, EPOCH TIME: 1765681185.310844
[12/13 21:59:45     46s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2600.8M, EPOCH TIME: 1765681185.310872
[12/13 21:59:45     46s] Initial padding reaches pin density 0.473 for top
[12/13 21:59:45     46s] InitPadU 0.522 -> 0.948 for top
[12/13 21:59:45     46s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2600.8M, EPOCH TIME: 1765681185.311681
[12/13 21:59:45     46s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2600.8M, EPOCH TIME: 1765681185.311773
[12/13 21:59:45     46s] === lastAutoLevel = 6 
[12/13 21:59:45     46s] OPERPROF: Starting spInitNetWt at level 1, MEM:2600.8M, EPOCH TIME: 1765681185.311953
[12/13 21:59:45     46s] no activity file in design. spp won't run.
[12/13 21:59:45     46s] [spp] 0
[12/13 21:59:45     46s] [adp] 0:1:1:3
[12/13 21:59:45     46s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.148, REAL:0.149, MEM:2619.4M, EPOCH TIME: 1765681185.460669
[12/13 21:59:45     46s] OPERPROF: Starting npMain at level 1, MEM:2621.4M, EPOCH TIME: 1765681185.500711
[12/13 21:59:46     46s] OPERPROF:   Starting npPlace at level 2, MEM:2646.4M, EPOCH TIME: 1765681186.503939
[12/13 21:59:46     46s] Iteration  1: Total net bbox = 1.408e-12 (1.41e-12 0.00e+00)
[12/13 21:59:46     46s]               Est.  stn bbox = 1.618e-12 (1.62e-12 0.00e+00)
[12/13 21:59:46     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2646.4M
[12/13 21:59:46     46s] Iteration  2: Total net bbox = 1.408e-12 (1.41e-12 0.00e+00)
[12/13 21:59:46     46s]               Est.  stn bbox = 1.618e-12 (1.62e-12 0.00e+00)
[12/13 21:59:46     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2646.4M
[12/13 21:59:46     46s] exp_mt_sequential is set from setPlaceMode option to 1
[12/13 21:59:46     46s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/13 21:59:46     46s] place_exp_mt_interval set to default 32
[12/13 21:59:46     46s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/13 21:59:46     46s] Iteration  3: Total net bbox = 1.861e+00 (1.02e+00 8.40e-01)
[12/13 21:59:46     46s]               Est.  stn bbox = 2.586e+00 (1.43e+00 1.15e+00)
[12/13 21:59:46     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2664.8M
[12/13 21:59:46     46s] Total number of setup views is 1.
[12/13 21:59:46     46s] Total number of active setup views is 1.
[12/13 21:59:46     46s] Active setup views:
[12/13 21:59:46     46s]     worst_case
[12/13 21:59:46     46s] Iteration  4: Total net bbox = 7.916e+02 (3.98e+02 3.94e+02)
[12/13 21:59:46     46s]               Est.  stn bbox = 1.279e+03 (6.59e+02 6.20e+02)
[12/13 21:59:46     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2664.8M
[12/13 21:59:46     46s] Iteration  5: Total net bbox = 1.258e+03 (7.40e+02 5.18e+02)
[12/13 21:59:46     46s]               Est.  stn bbox = 1.944e+03 (1.12e+03 8.23e+02)
[12/13 21:59:46     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2664.8M
[12/13 21:59:46     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.225, REAL:0.230, MEM:2664.8M, EPOCH TIME: 1765681186.733535
[12/13 21:59:46     46s] OPERPROF: Finished npMain at level 1, CPU:0.229, REAL:1.234, MEM:2664.8M, EPOCH TIME: 1765681186.734398
[12/13 21:59:46     46s] Legalizing MH Cells... 0 / 0 (level 6)
[12/13 21:59:46     46s] No instances found in the vector
[12/13 21:59:46     46s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2664.8M, DRC: 0)
[12/13 21:59:46     46s] 0 (out of 0) MH cells were successfully legalized.
[12/13 21:59:46     46s] OPERPROF: Starting npMain at level 1, MEM:2664.8M, EPOCH TIME: 1765681186.734731
[12/13 21:59:46     46s] OPERPROF:   Starting npPlace at level 2, MEM:2664.8M, EPOCH TIME: 1765681186.737566
[12/13 21:59:46     46s] Iteration  6: Total net bbox = 1.860e+03 (9.68e+02 8.92e+02)
[12/13 21:59:46     46s]               Est.  stn bbox = 2.596e+03 (1.37e+03 1.22e+03)
[12/13 21:59:46     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2681.8M
[12/13 21:59:47     47s] Iteration  7: Total net bbox = 2.209e+03 (1.17e+03 1.04e+03)
[12/13 21:59:47     47s]               Est.  stn bbox = 2.952e+03 (1.58e+03 1.37e+03)
[12/13 21:59:47     47s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2681.8M
[12/13 21:59:47     47s] GP RA stats: MHOnly 0 nrInst 302 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/13 21:59:47     47s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2698.8M, EPOCH TIME: 1765681187.302010
[12/13 21:59:47     47s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2698.8M, EPOCH TIME: 1765681187.302070
[12/13 21:59:47     47s] Iteration  8: Total net bbox = 2.019e+03 (1.05e+03 9.68e+02)
[12/13 21:59:47     47s]               Est.  stn bbox = 2.708e+03 (1.42e+03 1.29e+03)
[12/13 21:59:47     47s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2698.8M
[12/13 21:59:47     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.524, REAL:0.565, MEM:2698.8M, EPOCH TIME: 1765681187.302503
[12/13 21:59:47     47s] OPERPROF: Finished npMain at level 1, CPU:0.528, REAL:0.569, MEM:2682.8M, EPOCH TIME: 1765681187.303777
[12/13 21:59:47     47s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2682.8M, EPOCH TIME: 1765681187.303954
[12/13 21:59:47     47s] Starting Early Global Route rough congestion estimation: mem = 2682.8M
[12/13 21:59:47     47s] (I)      ==================== Layers =====================
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/13 21:59:47     47s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/13 21:59:47     47s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/13 21:59:47     47s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/13 21:59:47     47s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      Started Import and model ( Curr Mem: 2682.79 MB )
[12/13 21:59:47     47s] (I)      Default pattern map key = alu_32bit_default.
[12/13 21:59:47     47s] (I)      == Non-default Options ==
[12/13 21:59:47     47s] (I)      Print mode                                         : 2
[12/13 21:59:47     47s] (I)      Stop if highly congested                           : false
[12/13 21:59:47     47s] (I)      Maximum routing layer                              : 11
[12/13 21:59:47     47s] (I)      Assign partition pins                              : false
[12/13 21:59:47     47s] (I)      Support large GCell                                : true
[12/13 21:59:47     47s] (I)      Number of threads                                  : 1
[12/13 21:59:47     47s] (I)      Number of rows per GCell                           : 2
[12/13 21:59:47     47s] (I)      Max num rows per GCell                             : 32
[12/13 21:59:47     47s] (I)      Method to set GCell size                           : row
[12/13 21:59:47     47s] (I)      Counted 121 PG shapes. We will not process PG shapes layer by layer.
[12/13 21:59:47     47s] (I)      Use row-based GCell size
[12/13 21:59:47     47s] (I)      Use row-based GCell align
[12/13 21:59:47     47s] (I)      layer 0 area = 80000
[12/13 21:59:47     47s] (I)      layer 1 area = 80000
[12/13 21:59:47     47s] (I)      layer 2 area = 80000
[12/13 21:59:47     47s] (I)      layer 3 area = 80000
[12/13 21:59:47     47s] (I)      layer 4 area = 80000
[12/13 21:59:47     47s] (I)      layer 5 area = 80000
[12/13 21:59:47     47s] (I)      layer 6 area = 80000
[12/13 21:59:47     47s] (I)      layer 7 area = 80000
[12/13 21:59:47     47s] (I)      layer 8 area = 80000
[12/13 21:59:47     47s] (I)      layer 9 area = 400000
[12/13 21:59:47     47s] (I)      layer 10 area = 400000
[12/13 21:59:47     47s] (I)      GCell unit size   : 3420
[12/13 21:59:47     47s] (I)      GCell multiplier  : 2
[12/13 21:59:47     47s] (I)      GCell row height  : 3420
[12/13 21:59:47     47s] (I)      Actual row height : 3420
[12/13 21:59:47     47s] (I)      GCell align ref   : 10000 10260
[12/13 21:59:47     47s] [NR-eGR] Track table information for default rule: 
[12/13 21:59:47     47s] [NR-eGR] Metal1 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal2 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal3 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal4 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal5 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal6 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal7 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal8 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal9 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal10 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal11 has single uniform track structure
[12/13 21:59:47     47s] (I)      ==================== Default via =====================
[12/13 21:59:47     47s] (I)      +----+------------------+----------------------------+
[12/13 21:59:47     47s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/13 21:59:47     47s] (I)      +----+------------------+----------------------------+
[12/13 21:59:47     47s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/13 21:59:47     47s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/13 21:59:47     47s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/13 21:59:47     47s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/13 21:59:47     47s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/13 21:59:47     47s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/13 21:59:47     47s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/13 21:59:47     47s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/13 21:59:47     47s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/13 21:59:47     47s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/13 21:59:47     47s] (I)      +----+------------------+----------------------------+
[12/13 21:59:47     47s] [NR-eGR] Read 54 PG shapes
[12/13 21:59:47     47s] [NR-eGR] Read 0 clock shapes
[12/13 21:59:47     47s] [NR-eGR] Read 0 other shapes
[12/13 21:59:47     47s] [NR-eGR] #Routing Blockages  : 0
[12/13 21:59:47     47s] [NR-eGR] #Instance Blockages : 0
[12/13 21:59:47     47s] [NR-eGR] #PG Blockages       : 54
[12/13 21:59:47     47s] [NR-eGR] #Halo Blockages     : 0
[12/13 21:59:47     47s] [NR-eGR] #Boundary Blockages : 0
[12/13 21:59:47     47s] [NR-eGR] #Clock Blockages    : 0
[12/13 21:59:47     47s] [NR-eGR] #Other Blockages    : 0
[12/13 21:59:47     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 21:59:47     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 21:59:47     47s] [NR-eGR] Read 369 nets ( ignored 0 )
[12/13 21:59:47     47s] (I)      early_global_route_priority property id does not exist.
[12/13 21:59:47     47s] (I)      Read Num Blocks=54  Num Prerouted Wires=0  Num CS=0
[12/13 21:59:47     47s] (I)      Layer 1 (V) : #blockages 54 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Number of ignored nets                =      0
[12/13 21:59:47     47s] (I)      Number of connected nets              =      0
[12/13 21:59:47     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[12/13 21:59:47     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 21:59:47     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Ndr track 0 does not exist
[12/13 21:59:47     47s] (I)      ---------------------Grid Graph Info--------------------
[12/13 21:59:47     47s] (I)      Routing area        : (0, 0) - (101600, 88920)
[12/13 21:59:47     47s] (I)      Core area           : (10000, 10260) - (91600, 78660)
[12/13 21:59:47     47s] (I)      Site width          :   400  (dbu)
[12/13 21:59:47     47s] (I)      Row height          :  3420  (dbu)
[12/13 21:59:47     47s] (I)      GCell row height    :  3420  (dbu)
[12/13 21:59:47     47s] (I)      GCell width         :  6840  (dbu)
[12/13 21:59:47     47s] (I)      GCell height        :  6840  (dbu)
[12/13 21:59:47     47s] (I)      Grid                :    15    13    11
[12/13 21:59:47     47s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/13 21:59:47     47s] (I)      Vertical capacity   :     0  6840     0  6840     0  6840     0  6840     0  6840     0
[12/13 21:59:47     47s] (I)      Horizontal capacity :     0     0  6840     0  6840     0  6840     0  6840     0  6840
[12/13 21:59:47     47s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/13 21:59:47     47s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/13 21:59:47     47s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/13 21:59:47     47s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/13 21:59:47     47s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[12/13 21:59:47     47s] (I)      Num tracks per GCell: 28.50 17.10 18.00 17.10 18.00 17.10 18.00 17.10 18.00  6.84  7.20
[12/13 21:59:47     47s] (I)      Total num of tracks :   234   254   234   254   234   254   234   254   234   101    93
[12/13 21:59:47     47s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/13 21:59:47     47s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/13 21:59:47     47s] (I)      --------------------------------------------------------
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] [NR-eGR] ============ Routing rule table ============
[12/13 21:59:47     47s] [NR-eGR] Rule id: 0  Nets: 369
[12/13 21:59:47     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/13 21:59:47     47s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/13 21:59:47     47s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/13 21:59:47     47s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/13 21:59:47     47s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/13 21:59:47     47s] [NR-eGR] ========================================
[12/13 21:59:47     47s] [NR-eGR] 
[12/13 21:59:47     47s] (I)      =============== Blocked Tracks ===============
[12/13 21:59:47     47s] (I)      +-------+---------+----------+---------------+
[12/13 21:59:47     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 21:59:47     47s] (I)      +-------+---------+----------+---------------+
[12/13 21:59:47     47s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     2 |    3302 |      364 |        11.02% |
[12/13 21:59:47     47s] (I)      |     3 |    3510 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     4 |    3302 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     5 |    3510 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     6 |    3302 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     7 |    3510 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     8 |    3302 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     9 |    3510 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |    10 |    1313 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |    11 |    1395 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      +-------+---------+----------+---------------+
[12/13 21:59:47     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2682.79 MB )
[12/13 21:59:47     47s] (I)      Reset routing kernel
[12/13 21:59:47     47s] (I)      numLocalWires=341  numGlobalNetBranches=85  numLocalNetBranches=86
[12/13 21:59:47     47s] (I)      totalPins=1249  totalGlobalPin=992 (79.42%)
[12/13 21:59:47     47s] (I)      total 2D Cap : 29612 = (15435 H, 14177 V)
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1a Route ============
[12/13 21:59:47     47s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/13 21:59:47     47s] (I)      Usage: 923 = (474 H, 449 V) = (3.07% H, 3.17% V) = (1.621e+03um H, 1.536e+03um V)
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1b Route ============
[12/13 21:59:47     47s] (I)      Usage: 923 = (474 H, 449 V) = (3.07% H, 3.17% V) = (1.621e+03um H, 1.536e+03um V)
[12/13 21:59:47     47s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/13 21:59:47     47s] Finished Early Global Route rough congestion estimation: mem = 2682.8M
[12/13 21:59:47     47s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.018, REAL:0.018, MEM:2682.8M, EPOCH TIME: 1765681187.321914
[12/13 21:59:47     47s] earlyGlobalRoute rough estimation gcell size 2 row height
[12/13 21:59:47     47s] OPERPROF: Starting CDPad at level 1, MEM:2682.8M, EPOCH TIME: 1765681187.321990
[12/13 21:59:47     47s] CDPadU 0.947 -> 0.947. R=0.521, N=302, GS=3.420
[12/13 21:59:47     47s] OPERPROF: Finished CDPad at level 1, CPU:0.002, REAL:0.002, MEM:2682.8M, EPOCH TIME: 1765681187.324189
[12/13 21:59:47     47s] OPERPROF: Starting npMain at level 1, MEM:2682.8M, EPOCH TIME: 1765681187.324346
[12/13 21:59:47     47s] OPERPROF:   Starting npPlace at level 2, MEM:2682.8M, EPOCH TIME: 1765681187.326724
[12/13 21:59:47     47s] OPERPROF:   Finished npPlace at level 2, CPU:0.003, REAL:0.004, MEM:2682.8M, EPOCH TIME: 1765681187.330262
[12/13 21:59:47     47s] OPERPROF: Finished npMain at level 1, CPU:0.007, REAL:0.007, MEM:2682.8M, EPOCH TIME: 1765681187.331403
[12/13 21:59:47     47s] Global placement CDP skipped at cutLevel 7.
[12/13 21:59:47     47s] Iteration  9: Total net bbox = 3.201e+03 (1.62e+03 1.58e+03)
[12/13 21:59:47     47s]               Est.  stn bbox = 4.041e+03 (2.05e+03 1.99e+03)
[12/13 21:59:47     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2682.8M
[12/13 21:59:47     47s] [adp] clock
[12/13 21:59:47     47s] [adp] weight, nr nets, wire length
[12/13 21:59:47     47s] [adp]      0        0  0.000000
[12/13 21:59:47     47s] [adp] data
[12/13 21:59:47     47s] [adp] weight, nr nets, wire length
[12/13 21:59:47     47s] [adp]      0      403  3240.917000
[12/13 21:59:47     47s] [adp] 0.000000|0.000000|0.000000
[12/13 21:59:47     47s] Iteration 10: Total net bbox = 3.201e+03 (1.62e+03 1.58e+03)
[12/13 21:59:47     47s]               Est.  stn bbox = 4.041e+03 (2.05e+03 1.99e+03)
[12/13 21:59:47     47s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2682.8M
[12/13 21:59:47     47s] *** cost = 3.201e+03 (1.62e+03 1.58e+03) (cpu for global=0:00:00.8) real=0:00:02.0***
[12/13 21:59:47     47s] Saved padding area to DB
[12/13 21:59:47     47s] All LLGs are deleted
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2682.8M, EPOCH TIME: 1765681187.334027
[12/13 21:59:47     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.334186
[12/13 21:59:47     47s] Solver runtime cpu: 0:00:00.8 real: 0:00:00.8
[12/13 21:59:47     47s] Core Placement runtime cpu: 0:00:00.8 real: 0:00:02.0
[12/13 21:59:47     47s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/13 21:59:47     47s] Type 'man IMPSP-9025' for more detail.
[12/13 21:59:47     47s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2682.8M, EPOCH TIME: 1765681187.335660
[12/13 21:59:47     47s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2682.8M, EPOCH TIME: 1765681187.335738
[12/13 21:59:47     47s] Processing tracks to init pin-track alignment.
[12/13 21:59:47     47s] z: 2, totalTracks: 1
[12/13 21:59:47     47s] z: 4, totalTracks: 1
[12/13 21:59:47     47s] z: 6, totalTracks: 1
[12/13 21:59:47     47s] z: 8, totalTracks: 1
[12/13 21:59:47     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 21:59:47     47s] All LLGs are deleted
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2682.8M, EPOCH TIME: 1765681187.338391
[12/13 21:59:47     47s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.338517
[12/13 21:59:47     47s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2682.8M, EPOCH TIME: 1765681187.338613
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2682.8M, EPOCH TIME: 1765681187.339729
[12/13 21:59:47     47s] Max number of tech site patterns supported in site array is 256.
[12/13 21:59:47     47s] Core basic site is CoreSite
[12/13 21:59:47     47s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2682.8M, EPOCH TIME: 1765681187.361489
[12/13 21:59:47     47s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 21:59:47     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 21:59:47     47s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.361662
[12/13 21:59:47     47s] Fast DP-INIT is on for default
[12/13 21:59:47     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 21:59:47     47s] Atter site array init, number of instance map data is 0.
[12/13 21:59:47     47s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.022, REAL:0.022, MEM:2682.8M, EPOCH TIME: 1765681187.362218
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 21:59:47     47s] OPERPROF:       Starting CMU at level 4, MEM:2682.8M, EPOCH TIME: 1765681187.362437
[12/13 21:59:47     47s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.362753
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] Bad Lib Cell Checking (CMU) is done! (0)
[12/13 21:59:47     47s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.024, MEM:2682.8M, EPOCH TIME: 1765681187.362860
[12/13 21:59:47     47s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2682.8M, EPOCH TIME: 1765681187.362897
[12/13 21:59:47     47s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.363187
[12/13 21:59:47     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2682.8MB).
[12/13 21:59:47     47s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.027, REAL:0.028, MEM:2682.8M, EPOCH TIME: 1765681187.363413
[12/13 21:59:47     47s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.028, REAL:0.028, MEM:2682.8M, EPOCH TIME: 1765681187.363453
[12/13 21:59:47     47s] TDRefine: refinePlace mode is spiral
[12/13 21:59:47     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.753242.1
[12/13 21:59:47     47s] OPERPROF: Starting RefinePlace at level 1, MEM:2682.8M, EPOCH TIME: 1765681187.363526
[12/13 21:59:47     47s] *** Starting refinePlace (0:00:47.3 mem=2682.8M) ***
[12/13 21:59:47     47s] Total net bbox length = 3.241e+03 (1.604e+03 1.637e+03) (ext = 1.096e+03)
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 21:59:47     47s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/13 21:59:47     47s] (I)      Default pattern map key = alu_32bit_default.
[12/13 21:59:47     47s] (I)      Default pattern map key = alu_32bit_default.
[12/13 21:59:47     47s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2682.8M, EPOCH TIME: 1765681187.366063
[12/13 21:59:47     47s] Starting refinePlace ...
[12/13 21:59:47     47s] (I)      Default pattern map key = alu_32bit_default.
[12/13 21:59:47     47s] (I)      Default pattern map key = alu_32bit_default.
[12/13 21:59:47     47s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2682.8M, EPOCH TIME: 1765681187.368676
[12/13 21:59:47     47s] DDP initSite1 nrRow 20 nrJob 20
[12/13 21:59:47     47s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2682.8M, EPOCH TIME: 1765681187.368727
[12/13 21:59:47     47s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.368772
[12/13 21:59:47     47s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2682.8M, EPOCH TIME: 1765681187.368805
[12/13 21:59:47     47s] DDP markSite nrRow 20 nrJob 20
[12/13 21:59:47     47s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.368855
[12/13 21:59:47     47s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.368889
[12/13 21:59:47     47s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2682.8M, EPOCH TIME: 1765681187.369041
[12/13 21:59:47     47s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2682.8M, EPOCH TIME: 1765681187.369075
[12/13 21:59:47     47s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.369211
[12/13 21:59:47     47s] ** Cut row section cpu time 0:00:00.0.
[12/13 21:59:47     47s]  ** Cut row section real time 0:00:00.0.
[12/13 21:59:47     47s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2682.8M, EPOCH TIME: 1765681187.369261
[12/13 21:59:47     47s]   Spread Effort: high, standalone mode, useDDP on.
[12/13 21:59:47     47s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2682.8MB) @(0:00:47.3 - 0:00:47.3).
[12/13 21:59:47     47s] Move report: preRPlace moves 302 insts, mean move: 0.06 um, max move: 0.63 um 
[12/13 21:59:47     47s] 	Max move on inst (g8146__4733): (29.02, 17.08) --> (28.40, 17.10)
[12/13 21:59:47     47s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: AOI32X1
[12/13 21:59:47     47s] wireLenOptFixPriorityInst 0 inst fixed
[12/13 21:59:47     47s] Placement tweakage begins.
[12/13 21:59:47     47s] wire length = 4.511e+03
[12/13 21:59:47     47s] wire length = 4.502e+03
[12/13 21:59:47     47s] Placement tweakage ends.
[12/13 21:59:47     47s] Move report: tweak moves 41 insts, mean move: 2.24 um, max move: 5.20 um 
[12/13 21:59:47     47s] 	Max move on inst (g8234): (34.20, 17.10) --> (39.40, 17.10)
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/13 21:59:47     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fd42ef1ba40.
[12/13 21:59:47     47s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/13 21:59:47     47s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/13 21:59:47     47s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/13 21:59:47     47s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/13 21:59:47     47s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2650.8MB) @(0:00:47.4 - 0:00:47.4).
[12/13 21:59:47     47s] Move report: Detail placement moves 302 insts, mean move: 0.35 um, max move: 5.08 um 
[12/13 21:59:47     47s] 	Max move on inst (g8234): (34.32, 17.10) --> (39.40, 17.10)
[12/13 21:59:47     47s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2650.8MB
[12/13 21:59:47     47s] Statistics of distance of Instance movement in refine placement:
[12/13 21:59:47     47s]   maximum (X+Y) =         5.08 um
[12/13 21:59:47     47s]   inst (g8234) with max move: (34.3205, 17.104) -> (39.4, 17.1)
[12/13 21:59:47     47s]   mean    (X+Y) =         0.35 um
[12/13 21:59:47     47s] Summary Report:
[12/13 21:59:47     47s] Instances move: 302 (out of 302 movable)
[12/13 21:59:47     47s] Instances flipped: 0
[12/13 21:59:47     47s] Mean displacement: 0.35 um
[12/13 21:59:47     47s] Max displacement: 5.08 um (Instance: g8234) (34.3205, 17.104) -> (39.4, 17.1)
[12/13 21:59:47     47s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/13 21:59:47     47s] Total instances moved : 302
[12/13 21:59:47     47s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.043, REAL:0.042, MEM:2650.8M, EPOCH TIME: 1765681187.408144
[12/13 21:59:47     47s] Total net bbox length = 3.237e+03 (1.591e+03 1.646e+03) (ext = 1.085e+03)
[12/13 21:59:47     47s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2650.8MB
[12/13 21:59:47     47s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2650.8MB) @(0:00:47.3 - 0:00:47.4).
[12/13 21:59:47     47s] *** Finished refinePlace (0:00:47.4 mem=2650.8M) ***
[12/13 21:59:47     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.753242.1
[12/13 21:59:47     47s] OPERPROF: Finished RefinePlace at level 1, CPU:0.046, REAL:0.045, MEM:2650.8M, EPOCH TIME: 1765681187.408574
[12/13 21:59:47     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2650.8M, EPOCH TIME: 1765681187.408615
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] All LLGs are deleted
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2650.8M, EPOCH TIME: 1765681187.409279
[12/13 21:59:47     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2650.8M, EPOCH TIME: 1765681187.409399
[12/13 21:59:47     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2650.8M, EPOCH TIME: 1765681187.410573
[12/13 21:59:47     47s] *** End of Placement (cpu=0:00:03.3, real=0:00:04.0, mem=2650.8M) ***
[12/13 21:59:47     47s] Processing tracks to init pin-track alignment.
[12/13 21:59:47     47s] z: 2, totalTracks: 1
[12/13 21:59:47     47s] z: 4, totalTracks: 1
[12/13 21:59:47     47s] z: 6, totalTracks: 1
[12/13 21:59:47     47s] z: 8, totalTracks: 1
[12/13 21:59:47     47s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 21:59:47     47s] All LLGs are deleted
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2650.8M, EPOCH TIME: 1765681187.413193
[12/13 21:59:47     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2650.8M, EPOCH TIME: 1765681187.413309
[12/13 21:59:47     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2650.8M, EPOCH TIME: 1765681187.413398
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2650.8M, EPOCH TIME: 1765681187.414532
[12/13 21:59:47     47s] Max number of tech site patterns supported in site array is 256.
[12/13 21:59:47     47s] Core basic site is CoreSite
[12/13 21:59:47     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2650.8M, EPOCH TIME: 1765681187.436624
[12/13 21:59:47     47s] After signature check, allow fast init is true, keep pre-filter is true.
[12/13 21:59:47     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/13 21:59:47     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2650.8M, EPOCH TIME: 1765681187.436797
[12/13 21:59:47     47s] Fast DP-INIT is on for default
[12/13 21:59:47     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 21:59:47     47s] Atter site array init, number of instance map data is 0.
[12/13 21:59:47     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:2650.8M, EPOCH TIME: 1765681187.437339
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 21:59:47     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:2650.8M, EPOCH TIME: 1765681187.437592
[12/13 21:59:47     47s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2650.8M, EPOCH TIME: 1765681187.437703
[12/13 21:59:47     47s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2650.8M, EPOCH TIME: 1765681187.437800
[12/13 21:59:47     47s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:2666.8M, EPOCH TIME: 1765681187.438331
[12/13 21:59:47     47s] default core: bins with density > 0.750 =  0.00 % ( 0 / 6 )
[12/13 21:59:47     47s] Density distribution unevenness ratio = 4.624%
[12/13 21:59:47     47s] Density distribution unevenness ratio (U70) = 0.000%
[12/13 21:59:47     47s] Density distribution unevenness ratio (U80) = 0.000%
[12/13 21:59:47     47s] Density distribution unevenness ratio (U90) = 0.000%
[12/13 21:59:47     47s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2666.8M, EPOCH TIME: 1765681187.438437
[12/13 21:59:47     47s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2666.8M, EPOCH TIME: 1765681187.438471
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] All LLGs are deleted
[12/13 21:59:47     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 21:59:47     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2666.8M, EPOCH TIME: 1765681187.438992
[12/13 21:59:47     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2666.8M, EPOCH TIME: 1765681187.439099
[12/13 21:59:47     47s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2666.8M, EPOCH TIME: 1765681187.439864
[12/13 21:59:47     47s] *** Free Virtual Timing Model ...(mem=2666.8M)
[12/13 21:59:47     47s] Starting IO pin assignment...
[12/13 21:59:47     47s] The design is not routed. Using placement based method for pin assignment.
[12/13 21:59:47     47s] Completed IO pin assignment.
[12/13 21:59:47     47s] **INFO: Enable pre-place timing setting for timing analysis
[12/13 21:59:47     47s] Set Using Default Delay Limit as 101.
[12/13 21:59:47     47s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/13 21:59:47     47s] Set Default Net Delay as 0 ps.
[12/13 21:59:47     47s] Set Default Net Load as 0 pF. 
[12/13 21:59:47     47s] **INFO: Analyzing IO path groups for slack adjustment
[12/13 21:59:47     47s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/13 21:59:47     47s] #################################################################################
[12/13 21:59:47     47s] # Design Stage: PreRoute
[12/13 21:59:47     47s] # Design Name: alu_32bit
[12/13 21:59:47     47s] # Design Mode: 90nm
[12/13 21:59:47     47s] # Analysis Mode: MMMC Non-OCV 
[12/13 21:59:47     47s] # Parasitics Mode: No SPEF/RCDB 
[12/13 21:59:47     47s] # Signoff Settings: SI Off 
[12/13 21:59:47     47s] #################################################################################
[12/13 21:59:47     47s] Calculate delays in BcWc mode...
[12/13 21:59:47     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 2655.3M, InitMEM = 2655.3M)
[12/13 21:59:47     47s] Start delay calculation (fullDC) (1 T). (MEM=2655.28)
[12/13 21:59:47     47s] End AAE Lib Interpolated Model. (MEM=2666.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 21:59:47     47s] Total number of fetched objects 403
[12/13 21:59:47     47s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/13 21:59:47     47s] End delay calculation. (MEM=2714.49 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 21:59:47     47s] End delay calculation (fullDC). (MEM=2714.49 CPU=0:00:00.1 REAL=0:00:00.0)
[12/13 21:59:47     47s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2714.5M) ***
[12/13 21:59:47     47s] **INFO: Disable pre-place timing setting for timing analysis
[12/13 21:59:47     47s] Set Using Default Delay Limit as 1000.
[12/13 21:59:47     47s] Set Default Net Delay as 1000 ps.
[12/13 21:59:47     47s] Set Default Net Load as 0.5 pF. 
[12/13 21:59:47     47s] Info: Disable timing driven in postCTS congRepair.
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] Starting congRepair ...
[12/13 21:59:47     47s] User Input Parameters:
[12/13 21:59:47     47s] - Congestion Driven    : On
[12/13 21:59:47     47s] - Timing Driven        : Off
[12/13 21:59:47     47s] - Area-Violation Based : On
[12/13 21:59:47     47s] - Start Rollback Level : -5
[12/13 21:59:47     47s] - Legalized            : On
[12/13 21:59:47     47s] - Window Based         : Off
[12/13 21:59:47     47s] - eDen incr mode       : Off
[12/13 21:59:47     47s] - Small incr mode      : Off
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2705.0M, EPOCH TIME: 1765681187.787583
[12/13 21:59:47     47s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2705.0M, EPOCH TIME: 1765681187.792046
[12/13 21:59:47     47s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2705.0M, EPOCH TIME: 1765681187.792100
[12/13 21:59:47     47s] Starting Early Global Route congestion estimation: mem = 2705.0M
[12/13 21:59:47     47s] (I)      ==================== Layers =====================
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/13 21:59:47     47s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/13 21:59:47     47s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/13 21:59:47     47s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/13 21:59:47     47s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/13 21:59:47     47s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/13 21:59:47     47s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/13 21:59:47     47s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/13 21:59:47     47s] (I)      +-----+----+---------+---------+--------+-------+
[12/13 21:59:47     47s] (I)      Started Import and model ( Curr Mem: 2704.97 MB )
[12/13 21:59:47     47s] (I)      Default pattern map key = alu_32bit_default.
[12/13 21:59:47     47s] (I)      == Non-default Options ==
[12/13 21:59:47     47s] (I)      Maximum routing layer                              : 11
[12/13 21:59:47     47s] (I)      Number of threads                                  : 1
[12/13 21:59:47     47s] (I)      Use non-blocking free Dbs wires                    : false
[12/13 21:59:47     47s] (I)      Method to set GCell size                           : row
[12/13 21:59:47     47s] (I)      Counted 121 PG shapes. We will not process PG shapes layer by layer.
[12/13 21:59:47     47s] (I)      Use row-based GCell size
[12/13 21:59:47     47s] (I)      Use row-based GCell align
[12/13 21:59:47     47s] (I)      layer 0 area = 80000
[12/13 21:59:47     47s] (I)      layer 1 area = 80000
[12/13 21:59:47     47s] (I)      layer 2 area = 80000
[12/13 21:59:47     47s] (I)      layer 3 area = 80000
[12/13 21:59:47     47s] (I)      layer 4 area = 80000
[12/13 21:59:47     47s] (I)      layer 5 area = 80000
[12/13 21:59:47     47s] (I)      layer 6 area = 80000
[12/13 21:59:47     47s] (I)      layer 7 area = 80000
[12/13 21:59:47     47s] (I)      layer 8 area = 80000
[12/13 21:59:47     47s] (I)      layer 9 area = 400000
[12/13 21:59:47     47s] (I)      layer 10 area = 400000
[12/13 21:59:47     47s] (I)      GCell unit size   : 3420
[12/13 21:59:47     47s] (I)      GCell multiplier  : 1
[12/13 21:59:47     47s] (I)      GCell row height  : 3420
[12/13 21:59:47     47s] (I)      Actual row height : 3420
[12/13 21:59:47     47s] (I)      GCell align ref   : 10000 10260
[12/13 21:59:47     47s] [NR-eGR] Track table information for default rule: 
[12/13 21:59:47     47s] [NR-eGR] Metal1 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal2 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal3 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal4 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal5 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal6 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal7 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal8 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal9 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal10 has single uniform track structure
[12/13 21:59:47     47s] [NR-eGR] Metal11 has single uniform track structure
[12/13 21:59:47     47s] (I)      ==================== Default via =====================
[12/13 21:59:47     47s] (I)      +----+------------------+----------------------------+
[12/13 21:59:47     47s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/13 21:59:47     47s] (I)      +----+------------------+----------------------------+
[12/13 21:59:47     47s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/13 21:59:47     47s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/13 21:59:47     47s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/13 21:59:47     47s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/13 21:59:47     47s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/13 21:59:47     47s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/13 21:59:47     47s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/13 21:59:47     47s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/13 21:59:47     47s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/13 21:59:47     47s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/13 21:59:47     47s] (I)      +----+------------------+----------------------------+
[12/13 21:59:47     47s] [NR-eGR] Read 54 PG shapes
[12/13 21:59:47     47s] [NR-eGR] Read 0 clock shapes
[12/13 21:59:47     47s] [NR-eGR] Read 0 other shapes
[12/13 21:59:47     47s] [NR-eGR] #Routing Blockages  : 0
[12/13 21:59:47     47s] [NR-eGR] #Instance Blockages : 0
[12/13 21:59:47     47s] [NR-eGR] #PG Blockages       : 54
[12/13 21:59:47     47s] [NR-eGR] #Halo Blockages     : 0
[12/13 21:59:47     47s] [NR-eGR] #Boundary Blockages : 0
[12/13 21:59:47     47s] [NR-eGR] #Clock Blockages    : 0
[12/13 21:59:47     47s] [NR-eGR] #Other Blockages    : 0
[12/13 21:59:47     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/13 21:59:47     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/13 21:59:47     47s] [NR-eGR] Read 403 nets ( ignored 0 )
[12/13 21:59:47     47s] (I)      early_global_route_priority property id does not exist.
[12/13 21:59:47     47s] (I)      Read Num Blocks=54  Num Prerouted Wires=0  Num CS=0
[12/13 21:59:47     47s] (I)      Layer 1 (V) : #blockages 54 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/13 21:59:47     47s] (I)      Number of ignored nets                =      0
[12/13 21:59:47     47s] (I)      Number of connected nets              =      0
[12/13 21:59:47     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of clock nets                  =      0.  Ignored: No
[12/13 21:59:47     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/13 21:59:47     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/13 21:59:47     47s] (I)      Ndr track 0 does not exist
[12/13 21:59:47     47s] (I)      ---------------------Grid Graph Info--------------------
[12/13 21:59:47     47s] (I)      Routing area        : (0, 0) - (101600, 88920)
[12/13 21:59:47     47s] (I)      Core area           : (10000, 10260) - (91600, 78660)
[12/13 21:59:47     47s] (I)      Site width          :   400  (dbu)
[12/13 21:59:47     47s] (I)      Row height          :  3420  (dbu)
[12/13 21:59:47     47s] (I)      GCell row height    :  3420  (dbu)
[12/13 21:59:47     47s] (I)      GCell width         :  3420  (dbu)
[12/13 21:59:47     47s] (I)      GCell height        :  3420  (dbu)
[12/13 21:59:47     47s] (I)      Grid                :    29    26    11
[12/13 21:59:47     47s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/13 21:59:47     47s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/13 21:59:47     47s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/13 21:59:47     47s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/13 21:59:47     47s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/13 21:59:47     47s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/13 21:59:47     47s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/13 21:59:47     47s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   950
[12/13 21:59:47     47s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/13 21:59:47     47s] (I)      Total num of tracks :   234   254   234   254   234   254   234   254   234   101    93
[12/13 21:59:47     47s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/13 21:59:47     47s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/13 21:59:47     47s] (I)      --------------------------------------------------------
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] [NR-eGR] ============ Routing rule table ============
[12/13 21:59:47     47s] [NR-eGR] Rule id: 0  Nets: 403
[12/13 21:59:47     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/13 21:59:47     47s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/13 21:59:47     47s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/13 21:59:47     47s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/13 21:59:47     47s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/13 21:59:47     47s] [NR-eGR] ========================================
[12/13 21:59:47     47s] [NR-eGR] 
[12/13 21:59:47     47s] (I)      =============== Blocked Tracks ===============
[12/13 21:59:47     47s] (I)      +-------+---------+----------+---------------+
[12/13 21:59:47     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/13 21:59:47     47s] (I)      +-------+---------+----------+---------------+
[12/13 21:59:47     47s] (I)      |     1 |       0 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     2 |    6604 |      700 |        10.60% |
[12/13 21:59:47     47s] (I)      |     3 |    6786 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     4 |    6604 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     5 |    6786 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     6 |    6604 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     7 |    6786 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     8 |    6604 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |     9 |    6786 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |    10 |    2626 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      |    11 |    2697 |        0 |         0.00% |
[12/13 21:59:47     47s] (I)      +-------+---------+----------+---------------+
[12/13 21:59:47     47s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.97 MB )
[12/13 21:59:47     47s] (I)      Reset routing kernel
[12/13 21:59:47     47s] (I)      Started Global Routing ( Curr Mem: 2704.97 MB )
[12/13 21:59:47     47s] (I)      totalPins=1385  totalGlobalPin=1368 (98.77%)
[12/13 21:59:47     47s] (I)      total 2D Cap : 58197 = (29841 H, 28356 V)
[12/13 21:59:47     47s] [NR-eGR] Layer group 1: route 403 net(s) in layer range [2, 11]
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1a Route ============
[12/13 21:59:47     47s] (I)      Usage: 2386 = (1228 H, 1158 V) = (4.12% H, 4.08% V) = (2.100e+03um H, 1.980e+03um V)
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1b Route ============
[12/13 21:59:47     47s] (I)      Usage: 2386 = (1228 H, 1158 V) = (4.12% H, 4.08% V) = (2.100e+03um H, 1.980e+03um V)
[12/13 21:59:47     47s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.080060e+03um
[12/13 21:59:47     47s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/13 21:59:47     47s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1c Route ============
[12/13 21:59:47     47s] (I)      Usage: 2386 = (1228 H, 1158 V) = (4.12% H, 4.08% V) = (2.100e+03um H, 1.980e+03um V)
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1d Route ============
[12/13 21:59:47     47s] (I)      Usage: 2386 = (1228 H, 1158 V) = (4.12% H, 4.08% V) = (2.100e+03um H, 1.980e+03um V)
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1e Route ============
[12/13 21:59:47     47s] (I)      Usage: 2386 = (1228 H, 1158 V) = (4.12% H, 4.08% V) = (2.100e+03um H, 1.980e+03um V)
[12/13 21:59:47     47s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.080060e+03um
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] (I)      ============  Phase 1l Route ============
[12/13 21:59:47     47s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/13 21:59:47     47s] (I)      Layer  2:       5683      1448         0           0        6199    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  3:       6552      1155         0           0        6552    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  4:       6350        90         0           0        6199    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  5:       6552        53         0           0        6552    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  6:       6350         7         0           0        6199    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  7:       6552        18         0           0        6552    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  8:       6350         0         0           0        6199    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer  9:       6552         0         0           0        6552    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer 10:       2525         0         0           0        2480    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Layer 11:       2604         0         0           0        2621    ( 0.00%) 
[12/13 21:59:47     47s] (I)      Total:         56070      2771         0           0       56099    ( 0.00%) 
[12/13 21:59:47     47s] (I)      
[12/13 21:59:47     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/13 21:59:47     47s] [NR-eGR]                        OverCon            
[12/13 21:59:47     47s] [NR-eGR]                         #Gcell     %Gcell
[12/13 21:59:47     47s] [NR-eGR]        Layer             (1-0)    OverCon
[12/13 21:59:47     47s] [NR-eGR] ----------------------------------------------
[12/13 21:59:47     47s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR] ----------------------------------------------
[12/13 21:59:47     47s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/13 21:59:47     47s] [NR-eGR] 
[12/13 21:59:47     47s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2712.97 MB )
[12/13 21:59:47     47s] (I)      total 2D Cap : 58207 = (29841 H, 28366 V)
[12/13 21:59:47     47s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/13 21:59:47     47s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2713.0M
[12/13 21:59:47     47s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.023, REAL:0.023, MEM:2713.0M, EPOCH TIME: 1765681187.815515
[12/13 21:59:47     47s] OPERPROF: Starting HotSpotCal at level 1, MEM:2713.0M, EPOCH TIME: 1765681187.815554
[12/13 21:59:47     47s] [hotspot] +------------+---------------+---------------+
[12/13 21:59:47     47s] [hotspot] |            |   max hotspot | total hotspot |
[12/13 21:59:47     47s] [hotspot] +------------+---------------+---------------+
[12/13 21:59:47     47s] [hotspot] | normalized |          0.00 |          0.00 |
[12/13 21:59:47     47s] [hotspot] +------------+---------------+---------------+
[12/13 21:59:47     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/13 21:59:47     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/13 21:59:47     47s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2729.0M, EPOCH TIME: 1765681187.816418
[12/13 21:59:47     47s] Skipped repairing congestion.
[12/13 21:59:47     47s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2729.0M, EPOCH TIME: 1765681187.816498
[12/13 21:59:47     47s] Starting Early Global Route wiring: mem = 2729.0M
[12/13 21:59:47     47s] (I)      ============= Track Assignment ============
[12/13 21:59:47     47s] (I)      Started Track Assignment (1T) ( Curr Mem: 2728.97 MB )
[12/13 21:59:47     47s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/13 21:59:47     47s] (I)      Run Multi-thread track assignment
[12/13 21:59:47     47s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.97 MB )
[12/13 21:59:47     47s] (I)      Started Export ( Curr Mem: 2728.97 MB )
[12/13 21:59:47     47s] [NR-eGR]                  Length (um)  Vias 
[12/13 21:59:47     47s] [NR-eGR] -----------------------------------
[12/13 21:59:47     47s] [NR-eGR]  Metal1   (1H)             0  1283 
[12/13 21:59:47     47s] [NR-eGR]  Metal2   (2V)          2051  1889 
[12/13 21:59:47     47s] [NR-eGR]  Metal3   (3H)          2084    78 
[12/13 21:59:47     47s] [NR-eGR]  Metal4   (4V)           161    22 
[12/13 21:59:47     47s] [NR-eGR]  Metal5   (5H)           111     3 
[12/13 21:59:47     47s] [NR-eGR]  Metal6   (6V)            11     2 
[12/13 21:59:47     47s] [NR-eGR]  Metal7   (7H)            34     0 
[12/13 21:59:47     47s] [NR-eGR]  Metal8   (8V)             0     0 
[12/13 21:59:47     47s] [NR-eGR]  Metal9   (9H)             0     0 
[12/13 21:59:47     47s] [NR-eGR]  Metal10  (10V)            0     0 
[12/13 21:59:47     47s] [NR-eGR]  Metal11  (11H)            0     0 
[12/13 21:59:47     47s] [NR-eGR] -----------------------------------
[12/13 21:59:47     47s] [NR-eGR]           Total         4452  3277 
[12/13 21:59:47     47s] [NR-eGR] --------------------------------------------------------------------------
[12/13 21:59:47     47s] [NR-eGR] Total half perimeter of net bounding box: 3203um
[12/13 21:59:47     47s] [NR-eGR] Total length: 4452um, number of vias: 3277
[12/13 21:59:47     47s] [NR-eGR] --------------------------------------------------------------------------
[12/13 21:59:47     47s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/13 21:59:47     47s] [NR-eGR] --------------------------------------------------------------------------
[12/13 21:59:47     47s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2728.97 MB )
[12/13 21:59:47     47s] Early Global Route wiring runtime: 0.01 seconds, mem = 2729.0M
[12/13 21:59:47     47s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.009, REAL:0.009, MEM:2729.0M, EPOCH TIME: 1765681187.825538
[12/13 21:59:47     47s] Tdgp not successfully inited but do clear! skip clearing
[12/13 21:59:47     47s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/13 21:59:47     47s] *** Finishing placeDesign default flow ***
[12/13 21:59:47     47s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 2680.0M **
[12/13 21:59:47     47s] Tdgp not successfully inited but do clear! skip clearing
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] *** Summary of all messages that are not suppressed in this session:
[12/13 21:59:47     47s] Severity  ID               Count  Summary                                  
[12/13 21:59:47     47s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/13 21:59:47     47s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/13 21:59:47     47s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/13 21:59:47     47s] *** Message Summary: 4 warning(s), 0 error(s)
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] *** placeDesign #1 [finish] : cpu/real = 0:00:05.4/0:00:06.5 (0.8), totSession cpu/real = 0:00:47.8/0:04:07.2 (0.2), mem = 2680.0M
[12/13 21:59:47     47s] 
[12/13 21:59:47     47s] =============================================================================================
[12/13 21:59:47     47s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/13 21:59:47     47s] =============================================================================================
[12/13 21:59:47     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/13 21:59:47     47s] ---------------------------------------------------------------------------------------------
[12/13 21:59:47     47s] [ TimingUpdate           ]      7   0:00:00.6  (   9.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/13 21:59:47     47s] [ FullDelayCalc          ]      4   0:00:00.6  (   9.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/13 21:59:47     47s] [ MISC                   ]          0:00:05.3  (  82.0 % )     0:00:05.3 /  0:00:04.2    0.8
[12/13 21:59:47     47s] ---------------------------------------------------------------------------------------------
[12/13 21:59:47     47s]  placeDesign #1 TOTAL               0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:05.4    0.8
[12/13 21:59:47     47s] ---------------------------------------------------------------------------------------------
[12/13 21:59:47     47s] 
[12/13 22:00:21     51s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[12/13 22:00:21     51s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/13 22:00:21     51s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/13 22:00:21     51s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/13 22:00:21     51s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[12/13 22:00:21     51s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/13 22:00:21     51s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/13 22:00:21     51s] <CMD> routeDesign -globalDetail
[12/13 22:00:21     51s] ### Time Record (routeDesign) is installed.
[12/13 22:00:21     51s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2004.75 (MB), peak = 2023.45 (MB)
[12/13 22:00:21     51s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/13 22:00:21     51s] #**INFO: setDesignMode -flowEffort standard
[12/13 22:00:21     51s] #**INFO: setDesignMode -powerEffort none
[12/13 22:00:21     51s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/13 22:00:21     51s] **INFO: User settings:
[12/13 22:00:21     51s] setNanoRouteMode -drouteEndIteration            1
[12/13 22:00:21     51s] setNanoRouteMode -droutePostRouteSpreadWire     1
[12/13 22:00:21     51s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[12/13 22:00:21     51s] setNanoRouteMode -extractThirdPartyCompatible   false
[12/13 22:00:21     51s] setNanoRouteMode -routeBottomRoutingLayer       1
[12/13 22:00:21     51s] setNanoRouteMode -routeTopRoutingLayer          11
[12/13 22:00:21     51s] setNanoRouteMode -routeWithSiDriven             false
[12/13 22:00:21     51s] setNanoRouteMode -routeWithTimingDriven         false
[12/13 22:00:21     51s] setNanoRouteMode -timingEngine                  {}
[12/13 22:00:21     51s] setExtractRCMode -engine                        preRoute
[12/13 22:00:21     51s] setDelayCalMode -engine                         aae
[12/13 22:00:21     51s] setDelayCalMode -ignoreNetLoad                  false
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/13 22:00:21     51s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/13 22:00:21     51s] OPERPROF: Starting checkPlace at level 1, MEM:2680.5M, EPOCH TIME: 1765681221.164308
[12/13 22:00:21     51s] Processing tracks to init pin-track alignment.
[12/13 22:00:21     51s] z: 2, totalTracks: 1
[12/13 22:00:21     51s] z: 4, totalTracks: 1
[12/13 22:00:21     51s] z: 6, totalTracks: 1
[12/13 22:00:21     51s] z: 8, totalTracks: 1
[12/13 22:00:21     51s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 22:00:21     51s] All LLGs are deleted
[12/13 22:00:21     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2680.5M, EPOCH TIME: 1765681221.167904
[12/13 22:00:21     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2680.5M, EPOCH TIME: 1765681221.168030
[12/13 22:00:21     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2680.5M, EPOCH TIME: 1765681221.168086
[12/13 22:00:21     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2680.5M, EPOCH TIME: 1765681221.169140
[12/13 22:00:21     51s] Max number of tech site patterns supported in site array is 256.
[12/13 22:00:21     51s] Core basic site is CoreSite
[12/13 22:00:21     51s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2680.5M, EPOCH TIME: 1765681221.169298
[12/13 22:00:21     51s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 22:00:21     51s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 22:00:21     51s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2680.5M, EPOCH TIME: 1765681221.169493
[12/13 22:00:21     51s] SiteArray: non-trimmed site array dimensions = 20 x 204
[12/13 22:00:21     51s] SiteArray: use 28,672 bytes
[12/13 22:00:21     51s] SiteArray: current memory after site array memory allocation 2680.5M
[12/13 22:00:21     51s] SiteArray: FP blocked sites are writable
[12/13 22:00:21     51s] SiteArray: number of non floorplan blocked sites for llg default is 4080
[12/13 22:00:21     51s] Atter site array init, number of instance map data is 0.
[12/13 22:00:21     51s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.001, REAL:0.001, MEM:2680.5M, EPOCH TIME: 1765681221.169900
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 22:00:21     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2680.5M, EPOCH TIME: 1765681221.170070
[12/13 22:00:21     51s] Begin checking placement ... (start mem=2680.5M, init mem=2680.5M)
[12/13 22:00:21     51s] Begin checking exclusive groups violation ...
[12/13 22:00:21     51s] There are 0 groups to check, max #box is 0, total #box is 0
[12/13 22:00:21     51s] Finished checking exclusive groups violations. Found 0 Vio.
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s] Running CheckPlace using 1 thread in normal mode...
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s] ...checkPlace normal is done!
[12/13 22:00:21     51s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2680.5M, EPOCH TIME: 1765681221.173796
[12/13 22:00:21     51s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2680.5M, EPOCH TIME: 1765681221.174028
[12/13 22:00:21     51s] *info: Placed = 302           
[12/13 22:00:21     51s] *info: Unplaced = 0           
[12/13 22:00:21     51s] Placement Density:46.59%(650/1395)
[12/13 22:00:21     51s] Placement Density (including fixed std cells):46.59%(650/1395)
[12/13 22:00:21     51s] All LLGs are deleted
[12/13 22:00:21     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:302).
[12/13 22:00:21     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2680.5M, EPOCH TIME: 1765681221.174377
[12/13 22:00:21     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2680.5M, EPOCH TIME: 1765681221.174519
[12/13 22:00:21     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:00:21     51s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2680.5M)
[12/13 22:00:21     51s] OPERPROF: Finished checkPlace at level 1, CPU:0.011, REAL:0.011, MEM:2680.5M, EPOCH TIME: 1765681221.175336
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/13 22:00:21     51s] *** Changed status on (0) nets in Clock.
[12/13 22:00:21     51s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2680.5M) ***
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s] globalDetailRoute
[12/13 22:00:21     51s] 
[12/13 22:00:21     51s] #Start globalDetailRoute on Sat Dec 13 22:00:21 2025
[12/13 22:00:21     51s] #
[12/13 22:00:21     51s] ### Time Record (globalDetailRoute) is installed.
[12/13 22:00:21     51s] ### Time Record (Pre Callback) is installed.
[12/13 22:00:21     51s] ### Time Record (Pre Callback) is uninstalled.
[12/13 22:00:21     51s] ### Time Record (DB Import) is installed.
[12/13 22:00:21     51s] ### Time Record (Timing Data Generation) is installed.
[12/13 22:00:21     51s] ### Time Record (Timing Data Generation) is uninstalled.
[12/13 22:00:21     51s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/13 22:00:21     51s] ### Net info: total nets: 502
[12/13 22:00:21     51s] ### Net info: dirty nets: 0
[12/13 22:00:21     51s] ### Net info: marked as disconnected nets: 0
[12/13 22:00:21     51s] #num needed restored net=0
[12/13 22:00:21     51s] #need_extraction net=0 (total=502)
[12/13 22:00:21     51s] ### Net info: fully routed nets: 0
[12/13 22:00:21     51s] ### Net info: trivial (< 2 pins) nets: 99
[12/13 22:00:21     51s] ### Net info: unrouted nets: 403
[12/13 22:00:21     51s] ### Net info: re-extraction nets: 0
[12/13 22:00:21     51s] ### Net info: ignored nets: 0
[12/13 22:00:21     51s] ### Net info: skip routing nets: 0
[12/13 22:00:21     51s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/13 22:00:21     51s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/13 22:00:21     51s] ### import design signature (5): route=531596735 fixed_route=531596735 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=804598675 dirty_area=0 del_dirty_area=0 cell=407492266 placement=1251067562 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/13 22:00:21     51s] ### Time Record (DB Import) is uninstalled.
[12/13 22:00:21     51s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/13 22:00:21     51s] #RTESIG:78da95d3414fc320140770cf7e8a17b6434d36e53ddad25e4de6c9a8a9d3eb822beb9a74
[12/13 22:00:21     51s] #       d4003df8edc578da52a9bd11f8f1e7f1088be5fba60246788b72edb8cc76084f15092e78
[12/13 22:00:21     51s] #       b12691a57784bbb0f476cfae17cbe797ad2ce0a03aa721f9e8fb6e05f59751a7760fb53e
[12/13 22:00:21     51s] #       a8a1f3e0b4f7ad696e7e3589121092d678dd68bb82c1697b4104e77312d39c80c7132597
[12/13 22:00:21     51s] #       c09041e2bc0db3e30605b0c7cdc3eba7deb7aaabfac1eb9f717c5799d29c5a91239efb91
[12/13 22:00:21     51s] #       4c449183b7c37f3331c3797c567ace69bae25c96d348967ceae983c9801ddbe6186f3b16
[12/13 22:00:21     51s] #       457851e795a995ad83d56638fd250b60a6373aa608899f3565d44809387101c23207162f
[12/13 22:00:21     51s] #       3e1839d92da2cb5f308a441a39edea1ba6412c9d
[12/13 22:00:21     51s] #
[12/13 22:00:21     51s] ### Time Record (Data Preparation) is installed.
[12/13 22:00:21     51s] #RTESIG:78da95933f4fc33010c599f91427b743905af09d93385e91ca8400853f6b651a378d943a
[12/13 22:00:21     51s] #       287606be3d01a656c1269b65ffeebdbb77f262f9b62981115ea35c3b2eb32dc24349820b
[12/13 22:00:21     51s] #       5eac4964e90de1767c7abd65978be5e3d38b2c60af5b672079efba7605d5a7d5c7660795
[12/13 22:00:21     51s] #       d9eba1f5e08cf78dadaf7e69120a1092c67a539b7e058333fd1922389fa398e6043cac28
[12/13 22:00:21     51s] #       b904860c12e7fbf1769a4101ec7e73f7fc61768d6ecb6ef0e6fb1cae5229cde91539e229
[12/13 22:00:21     51s] #       3fa1892872f0fdf05f4dcc701e3e4b3de714ef38972a0e49c563ab1f990cd8a1a90fe1d8
[12/13 22:00:21     51s] #       b128c68d3aaf6da5fb6a648d1d8e7f910530db5913a49420603f13848d09899fa437c948
[12/13 22:00:21     51s] #       0918999450e5c062664a4663253aff2e939048036e175f01a63950
[12/13 22:00:21     51s] #
[12/13 22:00:21     51s] ### Time Record (Data Preparation) is uninstalled.
[12/13 22:00:21     51s] ### Time Record (Global Routing) is installed.
[12/13 22:00:21     51s] ### Time Record (Global Routing) is uninstalled.
[12/13 22:00:21     51s] #Total number of trivial nets (e.g. < 2 pins) = 99 (skipped).
[12/13 22:00:21     51s] #Total number of routable nets = 403.
[12/13 22:00:21     51s] #Total number of nets in the design = 502.
[12/13 22:00:21     51s] #403 routable nets do not have any wires.
[12/13 22:00:21     51s] #403 nets will be global routed.
[12/13 22:00:21     51s] ### Time Record (Data Preparation) is installed.
[12/13 22:00:21     51s] #Start routing data preparation on Sat Dec 13 22:00:21 2025
[12/13 22:00:21     51s] #
[12/13 22:00:21     51s] #Minimum voltage of a net in the design = 0.000.
[12/13 22:00:21     51s] #Maximum voltage of a net in the design = 1.320.
[12/13 22:00:21     51s] #Voltage range [0.000 - 1.320] has 500 nets.
[12/13 22:00:21     51s] #Voltage range [0.900 - 1.320] has 1 net.
[12/13 22:00:21     51s] #Voltage range [0.000 - 0.000] has 1 net.
[12/13 22:00:21     51s] #Build and mark too close pins for the same net.
[12/13 22:00:21     51s] ### Time Record (Cell Pin Access) is installed.
[12/13 22:00:21     51s] #Rebuild pin access data for design.
[12/13 22:00:21     51s] #Initial pin access analysis.
[12/13 22:00:22     51s] #Detail pin access analysis.
[12/13 22:00:22     51s] ### Time Record (Cell Pin Access) is uninstalled.
[12/13 22:00:22     51s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/13 22:00:22     51s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/13 22:00:22     51s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/13 22:00:22     51s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/13 22:00:22     51s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[12/13 22:00:22     51s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[12/13 22:00:22     51s] #pin_access_rlayer=2(Metal2)
[12/13 22:00:22     51s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/13 22:00:22     51s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/13 22:00:22     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2012.53 (MB), peak = 2047.21 (MB)
[12/13 22:00:22     51s] #Regenerating Ggrids automatically.
[12/13 22:00:22     51s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/13 22:00:22     51s] #Using automatically generated G-grids.
[12/13 22:00:23     53s] #Done routing data preparation.
[12/13 22:00:23     53s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Finished routing data preparation on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Cpu time = 00:00:02
[12/13 22:00:23     53s] #Elapsed time = 00:00:02
[12/13 22:00:23     53s] #Increased memory = 10.64 (MB)
[12/13 22:00:23     53s] #Total memory = 2017.34 (MB)
[12/13 22:00:23     53s] #Peak memory = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### Time Record (Data Preparation) is uninstalled.
[12/13 22:00:23     53s] ### Time Record (Global Routing) is installed.
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Start global routing on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Start global routing initialization on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Number of eco nets is 0
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Start global routing data preparation on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### build_merged_routing_blockage_rect_list starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #Start routing resource analysis on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### init_is_bin_blocked starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### adjust_flow_cap starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### adjust_flow_per_partial_route_obs starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### set_via_blocked starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### copy_flow starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #Routing resource analysis is done on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### report_flow_cap starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #  Resource Analysis:
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/13 22:00:23     53s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/13 22:00:23     53s] #  --------------------------------------------------------------
[12/13 22:00:23     53s] #  Metal1         H          57         177         288    41.32%
[12/13 22:00:23     53s] #  Metal2         V         224          30         288     0.00%
[12/13 22:00:23     53s] #  Metal3         H         232           2         288     0.00%
[12/13 22:00:23     53s] #  Metal4         V         253           1         288     0.00%
[12/13 22:00:23     53s] #  Metal5         H         233           1         288     0.00%
[12/13 22:00:23     53s] #  Metal6         V         253           1         288     0.00%
[12/13 22:00:23     53s] #  Metal7         H         233           1         288     0.00%
[12/13 22:00:23     53s] #  Metal8         V         254           0         288     0.00%
[12/13 22:00:23     53s] #  Metal9         H         234           0         288     0.00%
[12/13 22:00:23     53s] #  Metal10        V         101           0         288     0.00%
[12/13 22:00:23     53s] #  Metal11        H          93           0         288     0.00%
[12/13 22:00:23     53s] #  --------------------------------------------------------------
[12/13 22:00:23     53s] #  Total                   2169       8.10%        3168     3.76%
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### analyze_m2_tracks starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### report_initial_resource starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### mark_pg_pins_accessibility starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### set_net_region starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Global routing data preparation is done on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### prepare_level starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init level 1 starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### Level 1 hgrid = 18 X 16
[12/13 22:00:23     53s] ### prepare_level_flow starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Global routing initialization is done on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #start global routing iteration 1...
[12/13 22:00:23     53s] ### init_flow_edge starts on Sat Dec 13 22:00:23 2025 with memory = 2017.34 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### routing at level 1 (topmost level) iter 0
[12/13 22:00:23     53s] ### measure_qor starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### measure_congestion starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #start global routing iteration 2...
[12/13 22:00:23     53s] ### routing at level 1 (topmost level) iter 1
[12/13 22:00:23     53s] ### measure_qor starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### measure_congestion starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### route_end starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Total number of trivial nets (e.g. < 2 pins) = 99 (skipped).
[12/13 22:00:23     53s] #Total number of routable nets = 403.
[12/13 22:00:23     53s] #Total number of nets in the design = 502.
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #403 routable nets have routed wires.
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Routed nets constraints summary:
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #        Rules   Unconstrained  
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #      Default             403  
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #        Total             403  
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Routing constraints summary of the whole design:
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #        Rules   Unconstrained  
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #      Default             403  
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #        Total             403  
[12/13 22:00:23     53s] #-----------------------------
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### adjust_flow_per_partial_route_obs starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### cal_base_flow starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init_flow_edge starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### cal_flow starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### report_overcon starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #                 OverCon          
[12/13 22:00:23     53s] #                  #Gcell    %Gcell
[12/13 22:00:23     53s] #     Layer           (1)   OverCon  Flow/Cap
[12/13 22:00:23     53s] #  ----------------------------------------------
[12/13 22:00:23     53s] #  Metal1        0(0.00%)   (0.00%)     0.69  
[12/13 22:00:23     53s] #  Metal2        0(0.00%)   (0.00%)     0.39  
[12/13 22:00:23     53s] #  Metal3        0(0.00%)   (0.00%)     0.26  
[12/13 22:00:23     53s] #  Metal4        0(0.00%)   (0.00%)     0.02  
[12/13 22:00:23     53s] #  Metal5        0(0.00%)   (0.00%)     0.01  
[12/13 22:00:23     53s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[12/13 22:00:23     53s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[12/13 22:00:23     53s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[12/13 22:00:23     53s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[12/13 22:00:23     53s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[12/13 22:00:23     53s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[12/13 22:00:23     53s] #  ----------------------------------------------
[12/13 22:00:23     53s] #     Total      0(0.00%)   (0.00%)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/13 22:00:23     53s] #  Overflow after GR: 0.00% H + 0.00% V
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### cal_base_flow starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init_flow_edge starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### cal_flow starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### generate_cong_map_content starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### Sync with Inovus CongMap starts on Sat Dec 13 22:00:23 2025 with memory = 2018.35 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #Hotspot report including placement blocked areas
[12/13 22:00:23     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:2688.9M, EPOCH TIME: 1765681223.207068
[12/13 22:00:23     53s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 22:00:23     53s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/13 22:00:23     53s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 22:00:23     53s] [hotspot] |   Metal1(H)    |              4.00 |              8.00 |     6.83     6.83    27.36    20.52 |
[12/13 22:00:23     53s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[12/13 22:00:23     53s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 22:00:23     53s] [hotspot] |      worst     | (Metal1)     4.00 | (Metal1)     8.00 |                                     |
[12/13 22:00:23     53s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 22:00:23     53s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/13 22:00:23     53s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/13 22:00:23     53s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/13 22:00:23     53s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/13 22:00:23     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/13 22:00:23     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2688.9M, EPOCH TIME: 1765681223.209973
[12/13 22:00:23     53s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### update starts on Sat Dec 13 22:00:23 2025 with memory = 2018.60 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #Complete Global Routing.
[12/13 22:00:23     53s] #Total wire length = 3887 um.
[12/13 22:00:23     53s] #Total half perimeter of net bounding box = 3545 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal1 = 6 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal2 = 1878 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal3 = 1785 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal4 = 111 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal5 = 79 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal6 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal7 = 28 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal8 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal9 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal10 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal11 = 0 um.
[12/13 22:00:23     53s] #Total number of vias = 1957
[12/13 22:00:23     53s] #Up-Via Summary (total 1957):
[12/13 22:00:23     53s] #           
[12/13 22:00:23     53s] #-----------------------
[12/13 22:00:23     53s] # Metal1           1206
[12/13 22:00:23     53s] # Metal2            707
[12/13 22:00:23     53s] # Metal3             25
[12/13 22:00:23     53s] # Metal4             14
[12/13 22:00:23     53s] # Metal5              3
[12/13 22:00:23     53s] # Metal6              2
[12/13 22:00:23     53s] #-----------------------
[12/13 22:00:23     53s] #                  1957 
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### report_overcon starts on Sat Dec 13 22:00:23 2025 with memory = 2018.66 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### report_overcon starts on Sat Dec 13 22:00:23 2025 with memory = 2018.66 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #Max overcon = 0 track.
[12/13 22:00:23     53s] #Total overcon = 0.00%.
[12/13 22:00:23     53s] #Worst layer Gcell overcon rate = 0.00%.
[12/13 22:00:23     53s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### global_route design signature (8): route=837572618 net_attr=1466397173
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Global routing statistics:
[12/13 22:00:23     53s] #Cpu time = 00:00:00
[12/13 22:00:23     53s] #Elapsed time = 00:00:00
[12/13 22:00:23     53s] #Increased memory = 1.32 (MB)
[12/13 22:00:23     53s] #Total memory = 2018.66 (MB)
[12/13 22:00:23     53s] #Peak memory = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Finished global routing on Sat Dec 13 22:00:23 2025
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### Time Record (Global Routing) is uninstalled.
[12/13 22:00:23     53s] ### Time Record (Data Preparation) is installed.
[12/13 22:00:23     53s] ### Time Record (Data Preparation) is uninstalled.
[12/13 22:00:23     53s] ### track-assign external-init starts on Sat Dec 13 22:00:23 2025 with memory = 2018.66 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### Time Record (Track Assignment) is installed.
[12/13 22:00:23     53s] ### Time Record (Track Assignment) is uninstalled.
[12/13 22:00:23     53s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.66 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### track-assign engine-init starts on Sat Dec 13 22:00:23 2025 with memory = 2018.66 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] ### Time Record (Track Assignment) is installed.
[12/13 22:00:23     53s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### track-assign core-engine starts on Sat Dec 13 22:00:23 2025 with memory = 2018.66 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #Start Track Assignment.
[12/13 22:00:23     53s] #Done with 539 horizontal wires in 1 hboxes and 520 vertical wires in 1 hboxes.
[12/13 22:00:23     53s] #Done with 117 horizontal wires in 1 hboxes and 121 vertical wires in 1 hboxes.
[12/13 22:00:23     53s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Track assignment summary:
[12/13 22:00:23     53s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/13 22:00:23     53s] #------------------------------------------------------------------------
[12/13 22:00:23     53s] # Metal1         3.53 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal2      1886.04 	  0.20%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal3      1763.43 	  0.13%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal4       111.70 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal5        79.97 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal7        28.42 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[12/13 22:00:23     53s] #------------------------------------------------------------------------
[12/13 22:00:23     53s] # All        3873.08  	  0.16% 	  0.00% 	  0.00%
[12/13 22:00:23     53s] #Complete Track Assignment.
[12/13 22:00:23     53s] #Total wire length = 3868 um.
[12/13 22:00:23     53s] #Total half perimeter of net bounding box = 3545 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal1 = 3 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal2 = 1873 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal3 = 1773 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal4 = 111 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal5 = 79 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal6 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal7 = 28 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal8 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal9 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal10 = 0 um.
[12/13 22:00:23     53s] #Total wire length on LAYER Metal11 = 0 um.
[12/13 22:00:23     53s] #Total number of vias = 1957
[12/13 22:00:23     53s] #Up-Via Summary (total 1957):
[12/13 22:00:23     53s] #           
[12/13 22:00:23     53s] #-----------------------
[12/13 22:00:23     53s] # Metal1           1206
[12/13 22:00:23     53s] # Metal2            707
[12/13 22:00:23     53s] # Metal3             25
[12/13 22:00:23     53s] # Metal4             14
[12/13 22:00:23     53s] # Metal5              3
[12/13 22:00:23     53s] # Metal6              2
[12/13 22:00:23     53s] #-----------------------
[12/13 22:00:23     53s] #                  1957 
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] ### track_assign design signature (11): route=1391322893
[12/13 22:00:23     53s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:23     53s] ### Time Record (Track Assignment) is uninstalled.
[12/13 22:00:23     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.73 (MB), peak = 2047.21 (MB)
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/13 22:00:23     53s] #Cpu time = 00:00:02
[12/13 22:00:23     53s] #Elapsed time = 00:00:02
[12/13 22:00:23     53s] #Increased memory = 12.29 (MB)
[12/13 22:00:23     53s] #Total memory = 2018.73 (MB)
[12/13 22:00:23     53s] #Peak memory = 2047.21 (MB)
[12/13 22:00:23     53s] ### Time Record (Detail Routing) is installed.
[12/13 22:00:23     53s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/13 22:00:23     53s] #
[12/13 22:00:23     53s] #Start Detail Routing..
[12/13 22:00:23     53s] #start initial detail routing ...
[12/13 22:00:23     53s] ### Design has 0 dirty nets, has valid drcs
[12/13 22:00:24     54s] ### Routing stats: routing = 100.00%
[12/13 22:00:24     54s] #   number of violations = 1
[12/13 22:00:24     54s] #
[12/13 22:00:24     54s] #    By Layer and Type :
[12/13 22:00:24     54s] #	          Short   Totals
[12/13 22:00:24     54s] #	Metal1        1        1
[12/13 22:00:24     54s] #	Totals        1        1
[12/13 22:00:24     54s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2019.91 (MB), peak = 2061.47 (MB)
[12/13 22:00:24     54s] #start 1st optimization iteration ...
[12/13 22:00:24     54s] ### Routing stats: routing = 100.00%
[12/13 22:00:24     54s] #   number of violations = 0
[12/13 22:00:25     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2019.58 (MB), peak = 2061.47 (MB)
[12/13 22:00:25     54s] #Complete Detail Routing.
[12/13 22:00:25     54s] #Total wire length = 4507 um.
[12/13 22:00:25     54s] #Total half perimeter of net bounding box = 3545 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal1 = 271 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal2 = 2091 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal3 = 1729 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal4 = 284 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal5 = 95 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal6 = 9 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal7 = 29 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal8 = 0 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal9 = 0 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal10 = 0 um.
[12/13 22:00:25     54s] #Total wire length on LAYER Metal11 = 0 um.
[12/13 22:00:25     54s] #Total number of vias = 2214
[12/13 22:00:25     54s] #Up-Via Summary (total 2214):
[12/13 22:00:25     54s] #           
[12/13 22:00:25     54s] #-----------------------
[12/13 22:00:25     54s] # Metal1           1306
[12/13 22:00:25     54s] # Metal2            822
[12/13 22:00:25     54s] # Metal3             67
[12/13 22:00:25     54s] # Metal4             14
[12/13 22:00:25     54s] # Metal5              3
[12/13 22:00:25     54s] # Metal6              2
[12/13 22:00:25     54s] #-----------------------
[12/13 22:00:25     54s] #                  2214 
[12/13 22:00:25     54s] #
[12/13 22:00:25     54s] #Total number of DRC violations = 0
[12/13 22:00:25     54s] ### Time Record (Detail Routing) is uninstalled.
[12/13 22:00:25     54s] #Cpu time = 00:00:02
[12/13 22:00:25     54s] #Elapsed time = 00:00:02
[12/13 22:00:25     54s] #Increased memory = 0.85 (MB)
[12/13 22:00:25     54s] #Total memory = 2019.58 (MB)
[12/13 22:00:25     54s] #Peak memory = 2061.47 (MB)
[12/13 22:00:25     54s] ### Time Record (Post Route Wire Spreading) is installed.
[12/13 22:00:25     54s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/13 22:00:25     54s] #
[12/13 22:00:25     54s] #Start Post Route wire spreading..
[12/13 22:00:25     54s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/13 22:00:25     54s] #
[12/13 22:00:25     54s] #Start DRC checking..
[12/13 22:00:25     55s] #   number of violations = 0
[12/13 22:00:25     55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2019.62 (MB), peak = 2065.66 (MB)
[12/13 22:00:25     55s] #CELL_VIEW alu_32bit,init has no DRC violation.
[12/13 22:00:25     55s] #Total number of DRC violations = 0
[12/13 22:00:25     55s] #Total number of process antenna violations = 0
[12/13 22:00:25     55s] #Total number of net violated process antenna rule = 0
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #Start data preparation for wire spreading...
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #Data preparation is done on Sat Dec 13 22:00:25 2025
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] ### track-assign engine-init starts on Sat Dec 13 22:00:25 2025 with memory = 2019.62 (MB), peak = 2065.66 (MB)
[12/13 22:00:25     55s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.0 GB
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #Start Post Route Wire Spread.
[12/13 22:00:25     55s] #Done with 92 horizontal wires in 1 hboxes and 55 vertical wires in 1 hboxes.
[12/13 22:00:25     55s] #Complete Post Route Wire Spread.
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #Total wire length = 4563 um.
[12/13 22:00:25     55s] #Total half perimeter of net bounding box = 3545 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal1 = 273 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal2 = 2111 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal3 = 1761 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal4 = 286 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal5 = 95 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal6 = 9 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal7 = 29 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal8 = 0 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal9 = 0 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal10 = 0 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal11 = 0 um.
[12/13 22:00:25     55s] #Total number of vias = 2214
[12/13 22:00:25     55s] #Up-Via Summary (total 2214):
[12/13 22:00:25     55s] #           
[12/13 22:00:25     55s] #-----------------------
[12/13 22:00:25     55s] # Metal1           1306
[12/13 22:00:25     55s] # Metal2            822
[12/13 22:00:25     55s] # Metal3             67
[12/13 22:00:25     55s] # Metal4             14
[12/13 22:00:25     55s] # Metal5              3
[12/13 22:00:25     55s] # Metal6              2
[12/13 22:00:25     55s] #-----------------------
[12/13 22:00:25     55s] #                  2214 
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #Start DRC checking..
[12/13 22:00:25     55s] #   number of violations = 0
[12/13 22:00:25     55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2019.63 (MB), peak = 2065.66 (MB)
[12/13 22:00:25     55s] #CELL_VIEW alu_32bit,init has no DRC violation.
[12/13 22:00:25     55s] #Total number of DRC violations = 0
[12/13 22:00:25     55s] #Total number of process antenna violations = 0
[12/13 22:00:25     55s] #Total number of net violated process antenna rule = 0
[12/13 22:00:25     55s] #   number of violations = 0
[12/13 22:00:25     55s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2019.63 (MB), peak = 2065.66 (MB)
[12/13 22:00:25     55s] #CELL_VIEW alu_32bit,init has no DRC violation.
[12/13 22:00:25     55s] #Total number of DRC violations = 0
[12/13 22:00:25     55s] #Total number of process antenna violations = 0
[12/13 22:00:25     55s] #Total number of net violated process antenna rule = 0
[12/13 22:00:25     55s] #Post Route wire spread is done.
[12/13 22:00:25     55s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/13 22:00:25     55s] #Total wire length = 4563 um.
[12/13 22:00:25     55s] #Total half perimeter of net bounding box = 3545 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal1 = 273 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal2 = 2111 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal3 = 1761 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal4 = 286 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal5 = 95 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal6 = 9 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal7 = 29 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal8 = 0 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal9 = 0 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal10 = 0 um.
[12/13 22:00:25     55s] #Total wire length on LAYER Metal11 = 0 um.
[12/13 22:00:25     55s] #Total number of vias = 2214
[12/13 22:00:25     55s] #Up-Via Summary (total 2214):
[12/13 22:00:25     55s] #           
[12/13 22:00:25     55s] #-----------------------
[12/13 22:00:25     55s] # Metal1           1306
[12/13 22:00:25     55s] # Metal2            822
[12/13 22:00:25     55s] # Metal3             67
[12/13 22:00:25     55s] # Metal4             14
[12/13 22:00:25     55s] # Metal5              3
[12/13 22:00:25     55s] # Metal6              2
[12/13 22:00:25     55s] #-----------------------
[12/13 22:00:25     55s] #                  2214 
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #detailRoute Statistics:
[12/13 22:00:25     55s] #Cpu time = 00:00:02
[12/13 22:00:25     55s] #Elapsed time = 00:00:02
[12/13 22:00:25     55s] #Increased memory = 0.89 (MB)
[12/13 22:00:25     55s] #Total memory = 2019.63 (MB)
[12/13 22:00:25     55s] #Peak memory = 2065.66 (MB)
[12/13 22:00:25     55s] ### global_detail_route design signature (31): route=1317915583 flt_obj=0 vio=1905142130 shield_wire=1
[12/13 22:00:25     55s] ### Time Record (DB Export) is installed.
[12/13 22:00:25     55s] ### export design design signature (32): route=1317915583 fixed_route=531596735 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=465856863 dirty_area=0 del_dirty_area=0 cell=407492266 placement=1251067562 pin_access=1853993974 inst_pattern=1 via=610195162 routing_via=995836026
[12/13 22:00:25     55s] ### Time Record (DB Export) is uninstalled.
[12/13 22:00:25     55s] ### Time Record (Post Callback) is installed.
[12/13 22:00:25     55s] ### Time Record (Post Callback) is uninstalled.
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] #globalDetailRoute statistics:
[12/13 22:00:25     55s] #Cpu time = 00:00:04
[12/13 22:00:25     55s] #Elapsed time = 00:00:04
[12/13 22:00:25     55s] #Increased memory = 18.55 (MB)
[12/13 22:00:25     55s] #Total memory = 2025.02 (MB)
[12/13 22:00:25     55s] #Peak memory = 2065.66 (MB)
[12/13 22:00:25     55s] #Number of warnings = 3
[12/13 22:00:25     55s] #Total number of warnings = 6
[12/13 22:00:25     55s] #Number of fails = 0
[12/13 22:00:25     55s] #Total number of fails = 0
[12/13 22:00:25     55s] #Complete globalDetailRoute on Sat Dec 13 22:00:25 2025
[12/13 22:00:25     55s] #
[12/13 22:00:25     55s] ### import design signature (33): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1853993974 inst_pattern=1 via=610195162 routing_via=995836026
[12/13 22:00:25     55s] ### Time Record (globalDetailRoute) is uninstalled.
[12/13 22:00:25     55s] #Default setup view is reset to worst_case.
[12/13 22:00:25     55s] #Default setup view is reset to worst_case.
[12/13 22:00:25     55s] AAE_INFO: Post Route call back at the end of routeDesign
[12/13 22:00:25     55s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2007.29 (MB), peak = 2065.66 (MB)
[12/13 22:00:25     55s] 
[12/13 22:00:25     55s] *** Summary of all messages that are not suppressed in this session:
[12/13 22:00:25     55s] Severity  ID               Count  Summary                                  
[12/13 22:00:25     55s] WARNING   NRDB-2005            4  %s %s has special wires but no definitio...
[12/13 22:00:25     55s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[12/13 22:00:25     55s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[12/13 22:00:25     55s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[12/13 22:00:25     55s] *** Message Summary: 5 warning(s), 0 error(s)
[12/13 22:00:25     55s] 
[12/13 22:00:25     55s] ### Time Record (routeDesign) is uninstalled.
[12/13 22:00:25     55s] ### 
[12/13 22:00:25     55s] ###   Scalability Statistics
[12/13 22:00:25     55s] ### 
[12/13 22:00:25     55s] ### --------------------------------+----------------+----------------+----------------+
[12/13 22:00:25     55s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/13 22:00:25     55s] ### --------------------------------+----------------+----------------+----------------+
[12/13 22:00:25     55s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[12/13 22:00:25     55s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/13 22:00:25     55s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[12/13 22:00:25     55s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/13 22:00:25     55s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[12/13 22:00:25     55s] ### --------------------------------+----------------+----------------+----------------+
[12/13 22:00:25     55s] ### 
[12/13 22:00:52     57s] <CMD> getFillerMode -quiet
[12/13 22:01:15     60s] <CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
[12/13 22:01:15     60s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/13 22:01:15     60s] Type 'man IMPSP-5217' for more detail.
[12/13 22:01:15     60s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2652.0M, EPOCH TIME: 1765681275.535518
[12/13 22:01:15     60s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2652.0M, EPOCH TIME: 1765681275.535699
[12/13 22:01:15     60s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2652.0M, EPOCH TIME: 1765681275.535760
[12/13 22:01:15     60s] Processing tracks to init pin-track alignment.
[12/13 22:01:15     60s] z: 2, totalTracks: 1
[12/13 22:01:15     60s] z: 4, totalTracks: 1
[12/13 22:01:15     60s] z: 6, totalTracks: 1
[12/13 22:01:15     60s] z: 8, totalTracks: 1
[12/13 22:01:15     60s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/13 22:01:15     60s] All LLGs are deleted
[12/13 22:01:15     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2652.0M, EPOCH TIME: 1765681275.539557
[12/13 22:01:15     60s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2652.0M, EPOCH TIME: 1765681275.539683
[12/13 22:01:15     60s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2652.0M, EPOCH TIME: 1765681275.539742
[12/13 22:01:15     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2652.0M, EPOCH TIME: 1765681275.540707
[12/13 22:01:15     60s] Max number of tech site patterns supported in site array is 256.
[12/13 22:01:15     60s] Core basic site is CoreSite
[12/13 22:01:15     60s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2652.0M, EPOCH TIME: 1765681275.562274
[12/13 22:01:15     60s] After signature check, allow fast init is false, keep pre-filter is true.
[12/13 22:01:15     60s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/13 22:01:15     60s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.002, REAL:0.002, MEM:2652.0M, EPOCH TIME: 1765681275.564271
[12/13 22:01:15     60s] SiteArray: non-trimmed site array dimensions = 20 x 204
[12/13 22:01:15     60s] SiteArray: use 28,672 bytes
[12/13 22:01:15     60s] SiteArray: current memory after site array memory allocation 2652.0M
[12/13 22:01:15     60s] SiteArray: FP blocked sites are writable
[12/13 22:01:15     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/13 22:01:15     60s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2652.0M, EPOCH TIME: 1765681275.564701
[12/13 22:01:15     60s] Process 5790 wires and vias for routing blockage and capacity analysis
[12/13 22:01:15     60s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.002, REAL:0.002, MEM:2652.0M, EPOCH TIME: 1765681275.566316
[12/13 22:01:15     60s] SiteArray: number of non floorplan blocked sites for llg default is 4080
[12/13 22:01:15     60s] Atter site array init, number of instance map data is 0.
[12/13 22:01:15     60s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.026, REAL:0.026, MEM:2652.0M, EPOCH TIME: 1765681275.566583
[12/13 22:01:15     60s] 
[12/13 22:01:15     60s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[12/13 22:01:15     60s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.027, REAL:0.027, MEM:2652.0M, EPOCH TIME: 1765681275.566812
[12/13 22:01:15     60s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2652.0M, EPOCH TIME: 1765681275.566853
[12/13 22:01:15     60s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2652.0M, EPOCH TIME: 1765681275.567277
[12/13 22:01:15     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2652.0MB).
[12/13 22:01:15     60s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.032, MEM:2652.0M, EPOCH TIME: 1765681275.567391
[12/13 22:01:15     60s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.032, REAL:0.032, MEM:2652.0M, EPOCH TIME: 1765681275.567419
[12/13 22:01:15     60s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2652.0M, EPOCH TIME: 1765681275.567447
[12/13 22:01:15     60s]   Signal wire search tree: 5839 elements. (cpu=0:00:00.0, mem=0.0M)
[12/13 22:01:15     60s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:2652.0M, EPOCH TIME: 1765681275.568793
[12/13 22:01:15     60s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2652.0M, EPOCH TIME: 1765681275.569498
[12/13 22:01:15     60s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2652.0M, EPOCH TIME: 1765681275.569544
[12/13 22:01:15     60s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2652.0M, EPOCH TIME: 1765681275.569608
[12/13 22:01:15     60s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2652.0M, EPOCH TIME: 1765681275.569654
[12/13 22:01:15     60s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/13 22:01:15     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fd42ef1ba40.
[12/13 22:01:15     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/13 22:01:15     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fd42ef1ba40.
[12/13 22:01:15     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/13 22:01:15     60s] AddFiller main function time CPU:0.030, REAL:0.037
[12/13 22:01:15     60s] Filler instance commit time CPU:0.007, REAL:0.007
[12/13 22:01:15     60s] *INFO: Adding fillers to top-module.
[12/13 22:01:15     60s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[12/13 22:01:15     60s] *INFO:   Added 2 filler insts (cell FILL32 / prefix FILLER).
[12/13 22:01:15     60s] *INFO:   Added 5 filler insts (cell FILL16 / prefix FILLER).
[12/13 22:01:15     60s] *INFO:   Added 112 filler insts (cell FILL8 / prefix FILLER).
[12/13 22:01:15     60s] *INFO:   Added 168 filler insts (cell FILL4 / prefix FILLER).
[12/13 22:01:15     60s] *INFO:   Added 165 filler insts (cell FILL2 / prefix FILLER).
[12/13 22:01:15     60s] *INFO:   Added 137 filler insts (cell FILL1 / prefix FILLER).
[12/13 22:01:15     60s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.039, REAL:0.037, MEM:2628.0M, EPOCH TIME: 1765681275.606688
[12/13 22:01:15     60s] *INFO: Total 589 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[12/13 22:01:15     60s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.039, REAL:0.037, MEM:2628.0M, EPOCH TIME: 1765681275.606757
[12/13 22:01:15     60s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2628.0M, EPOCH TIME: 1765681275.606795
[12/13 22:01:15     60s] For 589 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2628.0M, EPOCH TIME: 1765681275.606925
[12/13 22:01:15     60s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.039, REAL:0.037, MEM:2628.0M, EPOCH TIME: 1765681275.606973
[12/13 22:01:15     60s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.039, REAL:0.038, MEM:2628.0M, EPOCH TIME: 1765681275.607003
[12/13 22:01:15     60s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2628.0M, EPOCH TIME: 1765681275.607047
[12/13 22:01:15     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:891).
[12/13 22:01:15     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] All LLGs are deleted
[12/13 22:01:15     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/13 22:01:15     60s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2628.0M, EPOCH TIME: 1765681275.608370
[12/13 22:01:15     60s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2628.0M, EPOCH TIME: 1765681275.608520
[12/13 22:01:15     60s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.003, REAL:0.003, MEM:2620.0M, EPOCH TIME: 1765681275.609987
[12/13 22:01:15     60s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.076, REAL:0.075, MEM:2620.0M, EPOCH TIME: 1765681275.610030
[12/13 22:05:55     86s] <CMD> getMultiCpuUsage -localCpu
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -quiet -area
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -check_only -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/13 22:05:55     86s] <CMD> get_verify_drc_mode -limit -quiet
[12/13 22:06:05     87s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net true -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report alu_32bit.drc.rpt -limit 1000
[12/13 22:06:05     87s] <CMD> verify_drc
[12/13 22:06:05     87s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/13 22:06:05     87s] #-check_same_via_cell true               # bool, default=false, user setting
[12/13 22:06:05     87s] #-exclude_pg_net true                    # bool, default=false, user setting
[12/13 22:06:05     87s] #-report alu_32bit.drc.rpt               # string, default="", user setting
[12/13 22:06:05     87s]  *** Starting Verify DRC (MEM: 2628.6) ***
[12/13 22:06:05     87s] 
[12/13 22:06:05     87s]   VERIFY DRC ...... Starting Verification
[12/13 22:06:05     87s]   VERIFY DRC ...... Initializing
[12/13 22:06:05     87s]   VERIFY DRC ...... Deleting Existing Violations
[12/13 22:06:05     87s]   VERIFY DRC ...... Creating Sub-Areas
[12/13 22:06:05     87s]   VERIFY DRC ...... Using new threading
[12/13 22:06:05     87s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 50.800 44.460} 1 of 1
[12/13 22:06:05     87s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/13 22:06:05     87s] 
[12/13 22:06:05     87s]   Verification Complete : 0 Viols.
[12/13 22:06:05     87s] 
[12/13 22:06:05     87s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 264.1M) ***
[12/13 22:06:05     87s] 
[12/13 22:06:05     87s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/13 22:06:51     91s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/13 22:06:51     91s] VERIFY_CONNECTIVITY use new engine.
[12/13 22:06:51     91s] 
[12/13 22:06:51     91s] ******** Start: VERIFY CONNECTIVITY ********
[12/13 22:06:51     91s] Start Time: Sat Dec 13 22:06:51 2025
[12/13 22:06:51     91s] 
[12/13 22:06:51     91s] Design Name: alu_32bit
[12/13 22:06:51     91s] Database Units: 2000
[12/13 22:06:51     91s] Design Boundary: (0.0000, 0.0000) (50.8000, 44.4600)
[12/13 22:06:51     91s] Error Limit = 1000; Warning Limit = 50
[12/13 22:06:51     91s] Check all nets
[12/13 22:06:51     91s] 
[12/13 22:06:51     91s] Begin Summary 
[12/13 22:06:51     91s]   Found no problems or warnings.
[12/13 22:06:51     91s] End Summary
[12/13 22:06:51     91s] 
[12/13 22:06:51     91s] End Time: Sat Dec 13 22:06:51 2025
[12/13 22:06:51     91s] Time Elapsed: 0:00:00.0
[12/13 22:06:51     91s] 
[12/13 22:06:51     91s] ******** End: VERIFY CONNECTIVITY ********
[12/13 22:06:51     91s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/13 22:06:51     91s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/13 22:06:51     91s] 
[12/13 22:16:14    144s] <CMD> streamOut gds/alu_32bit.gds -mapFile scripts/gpdk045.map -libName DesignLib -merge { scripts/gsclib045.gds } -units 2000 -mode ALL
[12/13 22:16:14    144s] Merge file: scripts/gsclib045.gds has version number: 5
[12/13 22:16:14    144s] Parse flat map file...
[12/13 22:16:14    144s] ** NOTE: Created directory path 'gds' for file 'gds/alu_32bit.gds'.
[12/13 22:16:14    144s] Writing GDSII file ...
[12/13 22:16:14    144s] 	****** db unit per micron = 2000 ******
[12/13 22:16:14    144s] 	****** output gds2 file unit per micron = 2000 ******
[12/13 22:16:14    144s] 	****** unit scaling factor = 1 ******
[12/13 22:16:14    144s] Output for instance
[12/13 22:16:14    144s] Output for bump
[12/13 22:16:14    144s] Output for physical terminals
[12/13 22:16:14    144s] Output for logical terminals
[12/13 22:16:14    144s] Output for regular nets
[12/13 22:16:14    144s] Output for special nets and metal fills
[12/13 22:16:14    144s] Output for via structure generation total number 16
[12/13 22:16:14    144s] Statistics for GDS generated (version 5)
[12/13 22:16:14    144s] ----------------------------------------
[12/13 22:16:14    144s] Stream Out Layer Mapping Information:
[12/13 22:16:14    144s] GDS Layer Number          GDS Layer Name
[12/13 22:16:14    144s] ----------------------------------------
[12/13 22:16:14    144s]     59                              COMP
[12/13 22:16:14    144s]     62                           DIEAREA
[12/13 22:16:14    144s]     38                            Metal7
[12/13 22:16:14    144s]     35                            Metal6
[12/13 22:16:14    144s]     33                            Metal5
[12/13 22:16:14    144s]     31                            Metal4
[12/13 22:16:14    144s]     11                            Metal3
[12/13 22:16:14    144s]     9                             Metal2
[12/13 22:16:14    144s]     7                             Metal1
[12/13 22:16:14    144s]     162                          Metal11
[12/13 22:16:14    144s]     152                          Metal10
[12/13 22:16:14    144s]     42                            Metal9
[12/13 22:16:14    144s]     40                            Metal8
[12/13 22:16:14    144s]     37                              Via6
[12/13 22:16:14    144s]     30                              Via3
[12/13 22:16:14    144s]     34                              Via5
[12/13 22:16:14    144s]     10                              Via2
[12/13 22:16:14    144s]     32                              Via4
[12/13 22:16:14    144s]     39                              Via7
[12/13 22:16:14    144s]     8                               Via1
[12/13 22:16:14    144s]     6                               Cont
[12/13 22:16:14    144s]     3                               Poly
[12/13 22:16:14    144s]     41                              Via8
[12/13 22:16:14    144s]     151                             Via9
[12/13 22:16:14    144s]     161                            Via10
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Stream Out Information Processed for GDS version 5:
[12/13 22:16:14    144s] Units: 2000 DBU
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Object                             Count
[12/13 22:16:14    144s] ----------------------------------------
[12/13 22:16:14    144s] Instances                            891
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Ports/Pins                           102
[12/13 22:16:14    144s]     metal layer Metal2                45
[12/13 22:16:14    144s]     metal layer Metal3                32
[12/13 22:16:14    144s]     metal layer Metal4                11
[12/13 22:16:14    144s]     metal layer Metal5                11
[12/13 22:16:14    144s]     metal layer Metal6                 1
[12/13 22:16:14    144s]     metal layer Metal7                 2
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Nets                                3625
[12/13 22:16:14    144s]     metal layer Metal1               335
[12/13 22:16:14    144s]     metal layer Metal2              2171
[12/13 22:16:14    144s]     metal layer Metal3              1013
[12/13 22:16:14    144s]     metal layer Metal4                81
[12/13 22:16:14    144s]     metal layer Metal5                20
[12/13 22:16:14    144s]     metal layer Metal6                 3
[12/13 22:16:14    144s]     metal layer Metal7                 2
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s]     Via Instances                   2214
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Special Nets                          71
[12/13 22:16:14    144s]     metal layer Metal1                67
[12/13 22:16:14    144s]     metal layer Metal2                 4
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s]     Via Instances                     50
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Metal Fills                            0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s]     Via Instances                      0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Metal FillOPCs                         0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s]     Via Instances                      0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Metal FillDRCs                         0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s]     Via Instances                      0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Text                                 102
[12/13 22:16:14    144s]     metal layer Metal2                45
[12/13 22:16:14    144s]     metal layer Metal3                32
[12/13 22:16:14    144s]     metal layer Metal4                11
[12/13 22:16:14    144s]     metal layer Metal5                11
[12/13 22:16:14    144s]     metal layer Metal6                 1
[12/13 22:16:14    144s]     metal layer Metal7                 2
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Blockages                              0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Custom Text                            0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Custom Box                             0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Trim Metal                             0
[12/13 22:16:14    144s] 
[12/13 22:16:14    144s] Scanning GDS file scripts/gsclib045.gds to register cell name ......
[12/13 22:16:14    144s] Merging GDS file scripts/gsclib045.gds ......
[12/13 22:16:14    144s] 	****** Merge file: scripts/gsclib045.gds has version number: 5.
[12/13 22:16:14    144s] 	****** Merge file: scripts/gsclib045.gds has units: 2000 per micron.
[12/13 22:16:14    144s] 	****** unit scaling factor = 1 ******
[12/13 22:16:14    144s] ######Streamout is finished!
[12/13 22:29:22    216s] <CMD> saveDesign alu_32bit
[12/13 22:29:22    216s] #% Begin save design ... (date=12/13 22:29:22, mem=2032.2M)
[12/13 22:29:22    216s] % Begin Save ccopt configuration ... (date=12/13 22:29:22, mem=2032.3M)
[12/13 22:29:22    216s] % End Save ccopt configuration ... (date=12/13 22:29:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2034.0M, current mem=2034.0M)
[12/13 22:29:22    216s] % Begin Save netlist data ... (date=12/13 22:29:22, mem=2034.1M)
[12/13 22:29:22    216s] Writing Binary DB to alu_32bit.dat/alu_32bit.v.bin in single-threaded mode...
[12/13 22:29:22    217s] % End Save netlist data ... (date=12/13 22:29:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2034.2M, current mem=2034.2M)
[12/13 22:29:22    217s] Saving symbol-table file ...
[12/13 22:29:22    217s] Saving congestion map file alu_32bit.dat/alu_32bit.route.congmap.gz ...
[12/13 22:29:23    217s] % Begin Save AAE data ... (date=12/13 22:29:22, mem=2034.4M)
[12/13 22:29:23    217s] Saving AAE Data ...
[12/13 22:29:23    217s] AAE DB initialization (MEM=2655.16 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/13 22:29:23    217s] % End Save AAE data ... (date=12/13 22:29:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2035.4M, current mem=2035.4M)
[12/13 22:29:23    217s] Saving preference file alu_32bit.dat/gui.pref.tcl ...
[12/13 22:29:23    217s] Saving mode setting ...
[12/13 22:29:23    217s] Saving global file ...
[12/13 22:29:23    217s] % Begin Save floorplan data ... (date=12/13 22:29:23, mem=2037.3M)
[12/13 22:29:23    217s] Saving floorplan file ...
[12/13 22:29:23    217s] % End Save floorplan data ... (date=12/13 22:29:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2037.3M, current mem=2037.3M)
[12/13 22:29:23    217s] Saving Drc markers ...
[12/13 22:29:23    217s] ... No Drc file written since there is no markers found.
[12/13 22:29:23    217s] % Begin Save placement data ... (date=12/13 22:29:23, mem=2037.3M)
[12/13 22:29:23    217s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/13 22:29:23    217s] Save Adaptive View Pruning View Names to Binary file
[12/13 22:29:23    217s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2658.7M) ***
[12/13 22:29:23    217s] % End Save placement data ... (date=12/13 22:29:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2037.7M, current mem=2037.7M)
[12/13 22:29:23    217s] % Begin Save routing data ... (date=12/13 22:29:23, mem=2037.7M)
[12/13 22:29:23    217s] Saving route file ...
[12/13 22:29:23    217s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2655.7M) ***
[12/13 22:29:23    217s] % End Save routing data ... (date=12/13 22:29:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2038.0M, current mem=2038.0M)
[12/13 22:29:23    217s] Saving property file alu_32bit.dat/alu_32bit.prop
[12/13 22:29:23    217s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2658.7M) ***
[12/13 22:29:23    217s] #Saving pin access data to file alu_32bit.dat/alu_32bit.apa ...
[12/13 22:29:23    217s] #
[12/13 22:29:23    217s] % Begin Save power constraints data ... (date=12/13 22:29:23, mem=2039.0M)
[12/13 22:29:23    217s] % End Save power constraints data ... (date=12/13 22:29:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2039.0M, current mem=2039.0M)
[12/13 22:29:24    217s] Generated self-contained design alu_32bit.dat
[12/13 22:29:24    217s] #% End save design ... (date=12/13 22:29:24, total cpu=0:00:00.7, real=0:00:02.0, peak res=2068.1M, current mem=2042.0M)
[12/13 22:29:24    217s] *** Message Summary: 0 warning(s), 0 error(s)
[12/13 22:29:24    217s] 
