input,expectedOutput
1 ATA,0->1:A%1->2:T%2->3:A
3 AT AG AC,0->1:A%1->4:C%1->3:G%1->2:T
3 ATAGA ATC GAT,0->1:A%0->7:G%1->2:T%7->8:A%2->3:A%2->6:C%8->9:T%3->4:G%4->5:A
