// Seed: 1241853591
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  assign id_0 = 1 - 1;
  wire id_9;
  localparam id_10 = 1;
  assign id_0 = id_2;
endmodule
module module_1 #(
    parameter id_8 = 32'd0
) (
    input tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    input wand _id_8,
    input supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    output wire id_13,
    input uwire id_14,
    output uwire id_15
);
  logic [id_8 : -1] id_17;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_14,
      id_4,
      id_1,
      id_1,
      id_14,
      id_12
  );
  assign modCall_1.id_3 = 0;
endmodule
