#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007A7328 .scope module, "BancoPruebas" "BancoPruebas" 2 13;
 .timescale -9 -12;
v007EFCC8_0 .net "A", 7 0, L_007F1510; 1 drivers
v007EFD78_0 .net "B", 7 0, L_007F4078; 1 drivers
v007EFDD0_0 .net "Clock", 0 0, v007EFAB8_0; 1 drivers
v007EFF30_0 .net "ReadA", 0 0, v007EDE18_0; 1 drivers
v007EFF88_0 .net "ReadAtoRam", 0 0, v007EED70_0; 1 drivers
v007F0458_0 .net "ReadAtoWB", 0 0, v007EE798_0; 1 drivers
v007F0610_0 .net "ReadB", 0 0, v007EDAA8_0; 1 drivers
v007F0400_0 .net "ReadBtoRam", 0 0, v007EECC0_0; 1 drivers
v007F02F8_0 .net "ReadBtoWB", 0 0, v007EF0E0_0; 1 drivers
v007F05B8_0 .net "Reset", 0 0, v007EFB10_0; 1 drivers
v007F0248_0 .net *"_s0", 7 0, C4<00000000>; 1 drivers
v007F0668_0 .net *"_s4", 7 0, C4<00000000>; 1 drivers
v007F0560_0 .net "a_sel", 0 0, v007ED948_0; 1 drivers
v007F04B0_0 .net "b_sel", 0 0, v007ED9A0_0; 1 drivers
v007F06C0_0 .net "oRamAddress", 9 0, v007EC5F0_0; 1 drivers
v007F02A0_0 .net "oRamEnableWrite", 0 0, v007EC9B8_0; 1 drivers
v007F0350_0 .net "outAlu", 7 0, L_007F1358; 1 drivers
v007F03A8_0 .net "outAlutoRam", 7 0, v007EF450_0; 1 drivers
v007F0508_0 .net "outAlutoWB", 7 0, v007EF240_0; 1 drivers
v007F0800_0 .net "rConstant", 7 0, v007EDDC0_0; 1 drivers
v007F0EE0_0 .net "ramA", 7 0, v007ECD28_0; 1 drivers
v007F0F38_0 .net "ramB", 7 0, v007EC330_0; 1 drivers
v007F0F90_0 .net "wAddress", 9 0, L_007F0BC8; 1 drivers
v007F0FE8_0 .net "wAreg", 7 0, v007ED2A8_0; 1 drivers
v007F11A0_0 .net "wBranchAddress", 9 0, v007ED7E8_0; 1 drivers
v007F1040_0 .net "wBranchTaken", 0 0, v007ED840_0; 1 drivers
v007F0CD0_0 .net "wBreg", 7 0, v007B3BD8_0; 1 drivers
v007F1098_0 .net "wCa", 0 0, v007EDE70_0; 1 drivers
v007F1148_0 .net "wCb", 0 0, v007EDC08_0; 1 drivers
v007F0A10_0 .net "wInstruction", 15 0, v007EFA60_0; 1 drivers
v007F0E30_0 .net "wInstructionToAlu", 15 0, v007EDBB0_0; 1 drivers
v007F0D80_0 .net "wJumpTaken", 0 0, v007ED898_0; 1 drivers
v007F09B8_0 .net "wOut_Mux_A", 7 0, v007EDA50_0; 1 drivers
v007F0C20_0 .net "wOut_Mux_B", 7 0, v007EDEC8_0; 1 drivers
v007F10F0_0 .net "wRamAddress", 9 0, v007EDFD0_0; 1 drivers
v007F0960_0 .net "wRamEnable", 0 0, v007EDB00_0; 1 drivers
v007F0908_0 .net "wWriteA", 0 0, v007EE130_0; 1 drivers
v007F0DD8_0 .net "wWriteABUF", 0 0, v007EF1E8_0; 1 drivers
v007F08B0_0 .net "wWriteAtoWB", 0 0, v007EEF28_0; 1 drivers
v007F0E88_0 .net "wWriteB", 0 0, v007ED738_0; 1 drivers
v007F11F8_0 .net "wWriteBBUF", 0 0, v007EEE20_0; 1 drivers
v007F0750_0 .net "wWriteBtoWB", 0 0, v007ECAC0_0; 1 drivers
L_007F1460 .cmp/eq 8, v007ED2A8_0, C4<00000000>;
L_007F13B0 .cmp/eq 8, v007B3BD8_0, C4<00000000>;
L_007F1670 .part v007ED2A8_0, 7, 1;
L_007F12A8 .part v007B3BD8_0, 7, 1;
S_007A6090 .scope module, "g1" "generator" 2 22, 3 1, S_007A7328;
 .timescale -9 -12;
v007EFC70_0 .alias "clock", 0 0, v007EFDD0_0;
v007EFB10_0 .var "reset", 0 0;
S_007A5DE8 .scope module, "reloj" "clk" 3 4, 3 14, S_007A6090;
 .timescale -9 -12;
v007EFAB8_0 .var "clk", 0 0;
S_007A65E0 .scope module, "r1" "ROM" 2 24, 4 3, S_007A7328;
 .timescale -9 -12;
v007EFA08 .array "Memory", 0 10, 15 0;
v007F0140_0 .alias "iAddress", 9 0, v007F0F90_0;
v007EFA60_0 .var "oInstruction", 15 0;
E_0078B128 .event edge, v007EF958_0;
S_007A5BC8 .scope module, "pc1" "pc_Decider" 2 32, 5 1, S_007A7328;
 .timescale -9 -12;
L_007F28B0 .functor OR 1, v007ED840_0, v007ED898_0, C4<0>, C4<0>;
L_007F2840 .functor OR 1, v007EFB10_0, v007ED840_0, C4<0>, C4<0>;
v007EE238_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EE290_0 .alias "Reset", 0 0, v007F05B8_0;
v007EE2E8_0 .net *"_s0", 9 0, C4<0000000000>; 1 drivers
v007EE4A0_0 .net *"_s11", 0 0, L_007F0858; 1 drivers
v007EE4F8_0 .net *"_s13", 0 0, L_007F0A68; 1 drivers
v007EFBC0_0 .net *"_s15", 0 0, L_007F0AC0; 1 drivers
v007EFB68_0 .net *"_s17", 0 0, L_007F0B18; 1 drivers
v007F01F0_0 .net *"_s19", 0 0, L_007F0B70; 1 drivers
v007F0090_0 .net *"_s22", 4 0, C4<00000>; 1 drivers
v007EF7F8_0 .net *"_s25", 0 0, L_007F0D28; 1 drivers
v007F0038_0 .net *"_s27", 0 0, L_007F1250; 1 drivers
v007EFC18_0 .net *"_s29", 0 0, L_007F1568; 1 drivers
v007EF850_0 .net *"_s31", 0 0, L_007F1300; 1 drivers
v007EF7A0_0 .net *"_s33", 0 0, L_007F1408; 1 drivers
v007F0198_0 .net *"_s38", 9 0, C4<0000000001>; 1 drivers
v007EF900_0 .net *"_s4", 0 0, L_007F28B0; 1 drivers
v007EF9B0_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v007F00E8_0 .net "concatenation1", 9 0, L_007F0C78; 1 drivers
v007EFE80_0 .net "concatenation2", 9 0, L_007F15C0; 1 drivers
v007EF8A8_0 .alias "wBranchAddress", 9 0, v007F11A0_0;
v007EF748_0 .alias "wBranchTaken", 0 0, v007F1040_0;
v007EFFE0_0 .var "wDestination", 9 0;
v007EF958_0 .alias "wIP", 9 0, v007F0F90_0;
v007EFE28_0 .net "wIP_temp", 9 0, v007EE448_0; 1 drivers
v007EFED8_0 .net "wInitialIP", 9 0, L_007F07A8; 1 drivers
v007EFD20_0 .alias "wJumpTaken", 0 0, v007F0D80_0;
L_007F07A8 .functor MUXZ 10, v007EFFE0_0, C4<0000000000>, v007EFB10_0, C4<>;
L_007F0BC8 .functor MUXZ 10, v007EE448_0, L_007F07A8, L_007F28B0, C4<>;
L_007F0858 .part v007ED7E8_0, 4, 1;
L_007F0A68 .part v007ED7E8_0, 3, 1;
L_007F0AC0 .part v007ED7E8_0, 2, 1;
L_007F0B18 .part v007ED7E8_0, 1, 1;
L_007F0B70 .part v007ED7E8_0, 0, 1;
LS_007F0C78_0_0 .concat [ 1 1 1 1], L_007F0B70, L_007F0B18, L_007F0AC0, L_007F0A68;
LS_007F0C78_0_4 .concat [ 1 5 0 0], L_007F0858, C4<00000>;
L_007F0C78 .concat [ 4 6 0 0], LS_007F0C78_0_0, LS_007F0C78_0_4;
L_007F0D28 .part v007ED7E8_0, 4, 1;
L_007F1250 .part v007ED7E8_0, 3, 1;
L_007F1568 .part v007ED7E8_0, 2, 1;
L_007F1300 .part v007ED7E8_0, 1, 1;
L_007F1408 .part v007ED7E8_0, 0, 1;
LS_007F15C0_0_0 .concat [ 1 1 1 1], L_007F1408, L_007F1300, L_007F1568, L_007F1250;
LS_007F15C0_0_4 .concat [ 1 5 0 0], L_007F0D28, C4<00000>;
L_007F15C0 .concat [ 4 6 0 0], LS_007F15C0_0_0, LS_007F15C0_0_4;
L_007F1618 .arith/sum 10, L_007F07A8, C4<0000000001>;
S_007A5C50 .scope module, "IP" "UPCOUNTER_POSEDGE" 5 19, 5 44, S_007A5BC8;
 .timescale -9 -12;
v007EE340_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EE5A8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EE600_0 .net "Initial", 9 0, L_007F1618; 1 drivers
v007EE448_0 .var "Q", 9 0;
v007EE658_0 .net "Reset", 0 0, L_007F2840; 1 drivers
S_007A6008 .scope module, "dec1" "decodificador" 2 42, 6 2, S_007A7328;
 .timescale -9 -12;
v007ED7E8_0 .var "rBranch_dir", 9 0;
v007ED840_0 .var "rBranch_taken", 0 0;
v007EDDC0_0 .var "rC", 7 0;
v007ED898_0 .var "rJumpTaken", 0 0;
v007ED948_0 .var "rMux_a_sel", 0 0;
v007ED9A0_0 .var "rMux_b_sel", 0 0;
v007EDCB8_0 .alias "wCa", 0 0, v007F1098_0;
v007EDD10_0 .alias "wCb", 0 0, v007F1148_0;
v007EDD68_0 .alias "wInstruction", 15 0, v007F0A10_0;
v007EE398_0 .net "wNa", 0 0, L_007F1670; 1 drivers
v007EE550_0 .net "wNb", 0 0, L_007F12A8; 1 drivers
v007EE3F0_0 .net "wZa", 0 0, L_007F1460; 1 drivers
v007EE6B0_0 .net "wZb", 0 0, L_007F13B0; 1 drivers
E_0079ED88/0 .event edge, v007EE080_0, v007EE3F0_0, v007EDE70_0, v007EE398_0;
E_0079ED88/1 .event edge, v007EE6B0_0, v007EDC08_0, v007EE550_0;
E_0079ED88 .event/or E_0079ED88/0, E_0079ED88/1;
S_007A7438 .scope module, "muxa" "Mux2" 2 58, 7 2, S_007A7328;
 .timescale -9 -12;
P_0079EEEC .param/l "SIZE" 7 2, +C4<01000>;
v007EDA50_0 .var "rOut", 7 0;
v007EDC60_0 .alias "wA", 7 0, v007F0FE8_0;
v007EE1E0_0 .alias "wB", 7 0, v007F0800_0;
v007ED8F0_0 .alias "wSelect", 0 0, v007F0560_0;
E_0079EE88 .event edge, v007ED8F0_0;
S_007A6BB8 .scope module, "FFDInstruciton" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 65, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079EB2C .param/l "SIZE" 8 1, +C4<010000>;
v007ED790_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EE080_0 .alias "D", 15 0, v007F0A10_0;
v007EE188_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EDBB0_0 .var "Q", 15 0;
v007EE0D8_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A7768 .scope module, "muxb" "Mux2" 2 75, 7 2, S_007A7328;
 .timescale -9 -12;
P_0079E94C .param/l "SIZE" 7 2, +C4<01000>;
v007EDEC8_0 .var "rOut", 7 0;
v007ED9F8_0 .alias "wA", 7 0, v007F0CD0_0;
v007EE028_0 .alias "wB", 7 0, v007F0800_0;
v007EDB58_0 .alias "wSelect", 0 0, v007F04B0_0;
E_0079EAA8 .event edge, v007EDB58_0;
S_007A7080 .scope module, "alu" "ALU" 2 91, 9 5, S_007A7328;
 .timescale -9 -12;
v007EF500_0 .alias "iA", 7 0, v007F09B8_0;
v007EF3A0_0 .alias "iB", 7 0, v007F0C20_0;
v007EF4A8_0 .alias "oData", 7 0, v007F0350_0;
v007EDFD0_0 .var "oRamAddress", 9 0;
v007EDB00_0 .var "oRamEnableWrite", 0 0;
v007EDE18_0 .var "oReadA", 0 0;
v007EDAA8_0 .var "oReadB", 0 0;
v007EE130_0 .var "oWriteA", 0 0;
v007ED738_0 .var "oWriteB", 0 0;
v007EDF78_0 .var "rEx", 8 0;
v007EDE70_0 .var "wCa", 0 0;
v007EDC08_0 .var "wCb", 0 0;
v007EDF20_0 .alias "wInstruction", 15 0, v007F0E30_0;
E_0079E748/0 .event edge, v007EDF20_0, v007EF500_0, v007EF3A0_0, v007EDF78_0;
E_0079E748/1 .event edge, v007EDE70_0, v007EDC08_0;
E_0079E748 .event/or E_0079E748/0, E_0079E748/1;
L_007F1358 .part v007EDF78_0, 0, 8;
S_007A6EE8 .scope module, "FFDalutoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 107, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E66C .param/l "SIZE" 8 1, +C4<01000>;
v007EF298_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EF6B8_0 .alias "D", 7 0, v007F0350_0;
v007EF2F0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF450_0 .var "Q", 7 0;
v007EF558_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A76E0 .scope module, "FFDalutowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 116, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E78C .param/l "SIZE" 8 1, +C4<01000>;
v007EF608_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EF348_0 .alias "D", 7 0, v007F03A8_0;
v007EF660_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF240_0 .var "Q", 7 0;
v007EF5B0_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A7190 .scope module, "FFDReadAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 128, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E6CC .param/l "SIZE" 8 1, +C4<01>;
v007EEAB0_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EEB08_0 .alias "D", 0 0, v007EFF30_0;
v007EEB60_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EED70_0 .var "Q", 0 0;
v007EF3F8_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A75D0 .scope module, "FFDReadAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 137, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E82C .param/l "SIZE" 8 1, +C4<01>;
v007EEA00_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EED18_0 .alias "D", 0 0, v007EFF88_0;
v007EE740_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EE798_0 .var "Q", 0 0;
v007EEA58_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A6B30 .scope module, "FFDReadBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 148, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E38C .param/l "SIZE" 8 1, +C4<01>;
v007EEC10_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EEC68_0 .alias "D", 0 0, v007F0610_0;
v007EE848_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EECC0_0 .var "Q", 0 0;
v007EEDC8_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A6E60 .scope module, "FFDReadBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 157, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E12C .param/l "SIZE" 8 1, +C4<01>;
v007EEF80_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EE9A8_0 .alias "D", 0 0, v007F0400_0;
v007EEFD8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF0E0_0 .var "Q", 0 0;
v007EF138_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A6DD8 .scope module, "FFDWriteAtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 168, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E06C .param/l "SIZE" 8 1, +C4<01>;
v007EEED0_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EEE78_0 .alias "D", 0 0, v007F0908_0;
v007EEBB8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EF1E8_0 .var "Q", 0 0;
v007EE8F8_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A6FF8 .scope module, "FFDWriteAtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 177, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E2CC .param/l "SIZE" 8 1, +C4<01>;
v007EF190_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EE7F0_0 .alias "D", 0 0, v007F0DD8_0;
v007EE950_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EEF28_0 .var "Q", 0 0;
v007EF088_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A6AA8 .scope module, "FFDWriteBtoram" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 189, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079E30C .param/l "SIZE" 8 1, +C4<01>;
v007ECD80_0 .alias "Clock", 0 0, v007EFDD0_0;
v007ECB70_0 .alias "D", 0 0, v007F0E88_0;
v007EE8A0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EEE20_0 .var "Q", 0 0;
v007EF030_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A73B0 .scope module, "FFDWriteBtowb" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 198, 8 1, S_007A7328;
 .timescale -9 -12;
P_007A1D6C .param/l "SIZE" 8 1, +C4<01>;
v007EC800_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EC908_0 .alias "D", 0 0, v007F11F8_0;
v007ECC78_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007ECAC0_0 .var "Q", 0 0;
v007ECB18_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A6A20 .scope module, "FFDramenable" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 212, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079FE2C .param/l "SIZE" 8 1, +C4<01>;
v007EC490_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EC540_0 .alias "D", 0 0, v007F0960_0;
v007ECBC8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EC9B8_0 .var "Q", 0 0;
v007ECC20_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A7548 .scope module, "FFDRamaddress" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 221, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079FEAC .param/l "SIZE" 8 1, +C4<01010>;
v007EC388_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EC6F8_0 .alias "D", 9 0, v007F10F0_0;
v007EC4E8_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007EC5F0_0 .var "Q", 9 0;
v007EC858_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A7108 .scope module, "ram_memory" "MEMORY" 2 234, 10 3, S_007A7328;
 .timescale -9 -12;
P_0079CEB4 .param/l "ADDR_WIDTH" 10 3, +C4<01010>;
P_0079CEC8 .param/l "DATA_WIDTH" 10 3, +C4<01000>;
P_0079CEDC .param/l "MEM_SIZE" 10 3, +C4<010000000000>;
v007EC648_0 .alias "Clock", 0 0, v007EFDD0_0;
v007EC7A8 .array "Memory", 0 1024, 7 0;
v007ECA10_0 .alias "iAddress", 9 0, v007F06C0_0;
v007ECCD0_0 .alias "iDataIn", 7 0, v007F03A8_0;
v007ECA68_0 .alias "iReadtoa", 0 0, v007EFF88_0;
v007EC960_0 .alias "iReadtob", 0 0, v007F0400_0;
v007EC6A0_0 .alias "iWriteEnable", 0 0, v007F02A0_0;
v007ECD28_0 .var "oDataOuta", 7 0;
v007EC330_0 .var "oDataOutb", 7 0;
S_007A6D50 .scope module, "WBA" "WBX" 2 245, 11 1, S_007A7328;
 .timescale -9 -12;
L_007F2ED0 .functor OR 1, v007EE798_0, v007EEF28_0, C4<0>, C4<0>;
v007ED1F8_0 .net *"_s0", 0 0, L_007F2ED0; 1 drivers
v007ECFE8_0 .net *"_s2", 7 0, L_007F16C8; 1 drivers
v007EC8B0_0 .alias "iDataALU", 7 0, v007F0508_0;
v007EC598_0 .alias "iDataRAM", 7 0, v007F0EE0_0;
v007EC3E0_0 .alias "iRead", 0 0, v007F0458_0;
v007ECDD8_0 .alias "iRegister", 7 0, v007EFCC8_0;
v007EC438_0 .alias "iWrite", 0 0, v007F08B0_0;
v007EC750_0 .alias "oRegister", 7 0, v007EFCC8_0;
L_007F16C8 .functor MUXZ 8, v007EF240_0, v007ECD28_0, v007EE798_0, C4<>;
L_007F1510 .functor MUXZ 8, L_007F1510, L_007F16C8, L_007F2ED0, C4<>;
S_007A6F70 .scope module, "WBB" "WBX" 2 254, 11 1, S_007A7328;
 .timescale -9 -12;
L_00797570 .functor OR 1, v007EF0E0_0, v007ECAC0_0, C4<0>, C4<0>;
v007ED0F0_0 .net *"_s0", 0 0, L_00797570; 1 drivers
v007ED148_0 .net *"_s2", 7 0, L_007F47B0; 1 drivers
v007ECE30_0 .alias "iDataALU", 7 0, v007F0508_0;
v007ED1A0_0 .alias "iDataRAM", 7 0, v007F0F38_0;
v007ECF38_0 .alias "iRead", 0 0, v007F02F8_0;
v007ED040_0 .alias "iRegister", 7 0, v007EFD78_0;
v007ECE88_0 .alias "iWrite", 0 0, v007F0750_0;
v007ECF90_0 .alias "oRegister", 7 0, v007EFD78_0;
L_007F47B0 .functor MUXZ 8, v007EF240_0, v007EC330_0, v007EF0E0_0, C4<>;
L_007F4078 .functor MUXZ 8, L_007F4078, L_007F47B0, L_00797570, C4<>;
S_007A7658 .scope module, "FFDA" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 262, 8 1, S_007A7328;
 .timescale -9 -12;
P_0079FCCC .param/l "SIZE" 8 1, +C4<01000>;
v007B3E40_0 .alias "Clock", 0 0, v007EFDD0_0;
v007ED250_0 .alias "D", 7 0, v007EFCC8_0;
v007ED098_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007ED2A8_0 .var "Q", 7 0;
v007ECEE0_0 .alias "Reset", 0 0, v007F05B8_0;
S_007A74C0 .scope module, "FFDB" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 272, 8 1, S_007A7328;
 .timescale -9 -12;
P_007A000C .param/l "SIZE" 8 1, +C4<01000>;
v007B3D38_0 .alias "Clock", 0 0, v007EFDD0_0;
v007B3B28_0 .alias "D", 7 0, v007EFD78_0;
v007B3EF0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v007B3BD8_0 .var "Q", 7 0;
v007B3DE8_0 .alias "Reset", 0 0, v007F05B8_0;
E_0079FC48 .event posedge, v007B3D38_0;
    .scope S_007A5DE8;
T_0 ;
    %set/v v007EFAB8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_007A5DE8;
T_1 ;
    %delay 250000, 0;
    %set/v v007EFAB8_0, 1, 1;
    %delay 250000, 0;
    %set/v v007EFAB8_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_007A6090;
T_2 ;
    %set/v v007EFB10_0, 1, 1;
    %delay 600000, 0;
    %set/v v007EFB10_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_007A65E0;
T_3 ;
    %vpi_call 4 9 "$readmemh", "instructions.txt", v007EFA08;
    %end;
    .thread T_3;
    .scope S_007A65E0;
T_4 ;
    %wait E_0078B128;
    %ix/getv 3, v007F0140_0;
    %load/av 8, v007EFA08, 16;
    %set/v v007EFA60_0, 8, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_007A5C50;
T_5 ;
    %wait E_0079FC48;
    %load/v 8, v007EE658_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v007EE600_0, 10;
    %set/v v007EE448_0, 8, 10;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007EE5A8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v007EE448_0, 10;
    %mov 18, 0, 22;
    %addi 8, 1, 32;
    %set/v v007EE448_0, 8, 10;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_007A5BC8;
T_6 ;
    %wait E_0079FC48;
    %load/v 8, v007EFD20_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v007EF8A8_0, 10;
    %set/v v007EFFE0_0, 8, 10;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007EF748_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.4, 4;
    %load/x1p 8, v007EF8A8_0, 1;
    %jmp T_6.5;
T_6.4 ;
    %mov 8, 2, 1;
T_6.5 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_6.6, 8;
    %load/v 8, v007EF958_0, 10;
    %load/v 18, v007F00E8_0, 10;
    %sub 8, 18, 10;
    %set/v v007EFFE0_0, 8, 10;
T_6.6 ;
T_6.2 ;
T_6.1 ;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.8, 4;
    %load/x1p 8, v007EF8A8_0, 1;
    %jmp T_6.9;
T_6.8 ;
    %mov 8, 2, 1;
T_6.9 ;
; Save base=8 wid=1 in lookaside.
    %inv 8, 1;
    %jmp/0xz  T_6.10, 8;
    %load/v 8, v007EF958_0, 10;
    %load/v 18, v007EFE80_0, 10;
    %add 8, 18, 10;
    %set/v v007EFFE0_0, 8, 10;
T_6.10 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007A6008;
T_7 ;
    %wait E_0079ED88;
    %load/v 8, v007EDD68_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 16;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 4, 16;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 5, 16;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 6, 16;
    %jmp/1 T_7.4, 6;
    %cmpi/u 8, 7, 16;
    %jmp/1 T_7.5, 6;
    %cmpi/u 8, 10, 16;
    %jmp/1 T_7.6, 6;
    %cmpi/u 8, 11, 16;
    %jmp/1 T_7.7, 6;
    %cmpi/u 8, 14, 16;
    %jmp/1 T_7.8, 6;
    %cmpi/u 8, 15, 16;
    %jmp/1 T_7.9, 6;
    %cmpi/u 8, 18, 16;
    %jmp/1 T_7.10, 6;
    %cmpi/u 8, 19, 16;
    %jmp/1 T_7.11, 6;
    %cmpi/u 8, 22, 16;
    %jmp/1 T_7.12, 6;
    %cmpi/u 8, 23, 16;
    %jmp/1 T_7.13, 6;
    %cmpi/u 8, 2, 16;
    %jmp/1 T_7.14, 6;
    %cmpi/u 8, 3, 16;
    %jmp/1 T_7.15, 6;
    %cmpi/u 8, 8, 16;
    %jmp/1 T_7.16, 6;
    %cmpi/u 8, 9, 16;
    %jmp/1 T_7.17, 6;
    %cmpi/u 8, 12, 16;
    %jmp/1 T_7.18, 6;
    %cmpi/u 8, 13, 16;
    %jmp/1 T_7.19, 6;
    %cmpi/u 8, 16, 16;
    %jmp/1 T_7.20, 6;
    %cmpi/u 8, 17, 16;
    %jmp/1 T_7.21, 6;
    %cmpi/u 8, 20, 16;
    %jmp/1 T_7.22, 6;
    %cmpi/u 8, 21, 16;
    %jmp/1 T_7.23, 6;
    %cmpi/u 8, 24, 16;
    %jmp/1 T_7.24, 6;
    %cmpi/u 8, 25, 16;
    %jmp/1 T_7.25, 6;
    %cmpi/u 8, 26, 16;
    %jmp/1 T_7.26, 6;
    %cmpi/u 8, 27, 16;
    %jmp/1 T_7.27, 6;
    %cmpi/u 8, 28, 16;
    %jmp/1 T_7.28, 6;
    %cmpi/u 8, 29, 16;
    %jmp/1 T_7.29, 6;
    %cmpi/u 8, 30, 16;
    %jmp/1 T_7.30, 6;
    %cmpi/u 8, 31, 16;
    %jmp/1 T_7.31, 6;
    %cmpi/u 8, 32, 16;
    %jmp/1 T_7.32, 6;
    %cmpi/u 8, 33, 16;
    %jmp/1 T_7.33, 6;
    %cmpi/u 8, 34, 16;
    %jmp/1 T_7.34, 6;
    %cmpi/u 8, 35, 16;
    %jmp/1 T_7.35, 6;
    %cmpi/u 8, 36, 16;
    %jmp/1 T_7.36, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %set/v v007EDDC0_0, 0, 8;
    %jmp T_7.38;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.13 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.19 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 0;
    %load/v 8, v007EDD68_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %set/v v007EDDC0_0, 8, 8;
    %jmp T_7.38;
T_7.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 1;
    %load/v 8, v007EDD68_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %jmp T_7.38;
T_7.25 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE3F0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.39, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.40;
T_7.39 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.40 ;
    %jmp T_7.38;
T_7.26 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE3F0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.41, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.42;
T_7.41 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.42 ;
    %jmp T_7.38;
T_7.27 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EDCB8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.43, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.44;
T_7.43 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.44 ;
    %jmp T_7.38;
T_7.28 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EDCB8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.45, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.46;
T_7.45 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.46 ;
    %jmp T_7.38;
T_7.29 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE398_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.47, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.48;
T_7.47 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.48 ;
    %jmp T_7.38;
T_7.30 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE398_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.49, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.50;
T_7.49 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.50 ;
    %jmp T_7.38;
T_7.31 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE6B0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.51, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.52;
T_7.51 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.52 ;
    %jmp T_7.38;
T_7.32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE6B0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.53, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.54;
T_7.53 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.54 ;
    %jmp T_7.38;
T_7.33 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EDD10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.55, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.56;
T_7.55 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.56 ;
    %jmp T_7.38;
T_7.34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EDD10_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.57, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.58;
T_7.57 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.58 ;
    %jmp T_7.38;
T_7.35 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE550_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.59, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.60;
T_7.59 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.60 ;
    %jmp T_7.38;
T_7.36 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED948_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED9A0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDDC0_0, 0, 0;
    %load/v 8, v007EE550_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.61, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 1;
    %load/v 8, v007EDD68_0, 7; Select 7 out of 16 bits
    %mov 15, 0, 3;
    %ix/load 0, 10, 0;
    %assign/v0 v007ED7E8_0, 0, 8;
    %jmp T_7.62;
T_7.61 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED840_0, 0, 0;
T_7.62 ;
    %jmp T_7.38;
T_7.38 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_007A7438;
T_8 ;
    %wait E_0079EE88;
    %load/v 8, v007ED8F0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v007EE1E0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDA50_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v007EDC60_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDA50_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_007A6BB8;
T_9 ;
    %wait E_0079FC48;
    %load/v 8, v007EE0D8_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v007EDBB0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v007EE188_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v007EE080_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v007EDBB0_0, 0, 8;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_007A7768;
T_10 ;
    %wait E_0079EAA8;
    %load/v 8, v007EDB58_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v007EE028_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDEC8_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v007ED9F8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EDEC8_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_007A7080;
T_11 ;
    %wait E_0079E748;
    %load/v 8, v007EDF20_0, 16;
    %cmpi/u 8, 6, 16;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 7, 16;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 8, 16;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 9, 16;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 10, 16;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 11, 16;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 12, 16;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 13, 16;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 14, 16;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 15, 16;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 16, 16;
    %jmp/1 T_11.10, 6;
    %cmpi/u 8, 17, 16;
    %jmp/1 T_11.11, 6;
    %cmpi/u 8, 18, 16;
    %jmp/1 T_11.12, 6;
    %cmpi/u 8, 19, 16;
    %jmp/1 T_11.13, 6;
    %cmpi/u 8, 20, 16;
    %jmp/1 T_11.14, 6;
    %cmpi/u 8, 21, 16;
    %jmp/1 T_11.15, 6;
    %cmpi/u 8, 22, 16;
    %jmp/1 T_11.16, 6;
    %cmpi/u 8, 23, 16;
    %jmp/1 T_11.17, 6;
    %cmpi/u 8, 0, 16;
    %jmp/1 T_11.18, 6;
    %cmpi/u 8, 1, 16;
    %jmp/1 T_11.19, 6;
    %cmpi/u 8, 4, 16;
    %jmp/1 T_11.20, 6;
    %cmpi/u 8, 5, 16;
    %jmp/1 T_11.21, 6;
    %cmpi/u 8, 2, 16;
    %jmp/1 T_11.22, 6;
    %cmpi/u 8, 3, 16;
    %jmp/1 T_11.23, 6;
    %load/v 8, v007EDF78_0, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.0 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.26, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.27;
T_11.26 ;
    %mov 8, 2, 1;
T_11.27 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.1 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.28, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.29;
T_11.28 ;
    %mov 8, 2, 1;
T_11.29 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.2 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.30, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.31;
T_11.30 ;
    %mov 8, 2, 1;
T_11.31 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.3 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %add 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.32, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.33;
T_11.32 ;
    %mov 8, 2, 1;
T_11.33 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.4 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.34, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.35;
T_11.34 ;
    %mov 8, 2, 1;
T_11.35 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.5 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.36, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.37;
T_11.36 ;
    %mov 8, 2, 1;
T_11.37 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.6 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.38, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.39;
T_11.38 ;
    %mov 8, 2, 1;
T_11.39 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.7 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %sub 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.40, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.41;
T_11.40 ;
    %mov 8, 2, 1;
T_11.41 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.8 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.9 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.10 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.11 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %and 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %jmp T_11.25;
T_11.12 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.13 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.14 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF3A0_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.15 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %load/v 17, v007EF500_0, 8;
    %mov 25, 0, 1;
    %or 8, 17, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.16 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.42, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.43;
T_11.42 ;
    %mov 8, 2, 1;
T_11.43 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.17 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 9;
    %set/v v007EDF78_0, 8, 9;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.44, 4;
    %load/x1p 8, v007EDF78_0, 1;
    %jmp T_11.45;
T_11.44 ;
    %mov 8, 2, 1;
T_11.45 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %jmp T_11.25;
T_11.18 ;
    %load/v 8, v007EDF78_0, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.19 ;
    %load/v 8, v007EDF78_0, 9;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.20 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.21 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.22 ;
    %load/v 8, v007EF500_0, 8;
    %mov 16, 0, 1;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.23 ;
    %load/v 8, v007EF3A0_0, 8;
    %mov 16, 0, 1;
    %set/v v007EDF78_0, 8, 9;
    %load/v 8, v007EDE70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE70_0, 0, 8;
    %load/v 8, v007EDF20_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %set/v v007EDFD0_0, 8, 10;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDB00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007ED738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDAA8_0, 0, 0;
    %load/v 8, v007EDC08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EDC08_0, 0, 8;
    %jmp T_11.25;
T_11.25 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_007A6EE8;
T_12 ;
    %wait E_0079FC48;
    %load/v 8, v007EF558_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EF450_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v007EF2F0_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v007EF6B8_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EF450_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_007A76E0;
T_13 ;
    %wait E_0079FC48;
    %load/v 8, v007EF5B0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EF240_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v007EF660_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v007EF348_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EF240_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_007A7190;
T_14 ;
    %wait E_0079FC48;
    %load/v 8, v007EF3F8_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED70_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v007EEB60_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v007EEB08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EED70_0, 0, 8;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_007A75D0;
T_15 ;
    %wait E_0079FC48;
    %load/v 8, v007EEA58_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE798_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v007EE740_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v007EED18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EE798_0, 0, 8;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_007A6B30;
T_16 ;
    %wait E_0079FC48;
    %load/v 8, v007EEDC8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EECC0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v007EE848_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v007EEC68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EECC0_0, 0, 8;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_007A6E60;
T_17 ;
    %wait E_0079FC48;
    %load/v 8, v007EF138_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF0E0_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v007EEFD8_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v007EE9A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF0E0_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_007A6DD8;
T_18 ;
    %wait E_0079FC48;
    %load/v 8, v007EE8F8_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF1E8_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v007EEBB8_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v007EEE78_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EF1E8_0, 0, 8;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_007A6FF8;
T_19 ;
    %wait E_0079FC48;
    %load/v 8, v007EF088_0, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEF28_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v007EE950_0, 1;
    %jmp/0xz  T_19.2, 8;
    %load/v 8, v007EE7F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEF28_0, 0, 8;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_007A6AA8;
T_20 ;
    %wait E_0079FC48;
    %load/v 8, v007EF030_0, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE20_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v007EE8A0_0, 1;
    %jmp/0xz  T_20.2, 8;
    %load/v 8, v007ECB70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EEE20_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_007A73B0;
T_21 ;
    %wait E_0079FC48;
    %load/v 8, v007ECB18_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007ECAC0_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v007ECC78_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v007EC908_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007ECAC0_0, 0, 8;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_007A6A20;
T_22 ;
    %wait E_0079FC48;
    %load/v 8, v007ECC20_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007EC9B8_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v007ECBC8_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v007EC540_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007EC9B8_0, 0, 8;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_007A7548;
T_23 ;
    %wait E_0079FC48;
    %load/v 8, v007EC858_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v007EC5F0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v007EC4E8_0, 1;
    %jmp/0xz  T_23.2, 8;
    %load/v 8, v007EC6F8_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v007EC5F0_0, 0, 8;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_007A7108;
T_24 ;
    %wait E_0079FC48;
    %load/v 8, v007EC6A0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v007ECCD0_0, 8;
    %ix/getv 3, v007ECA10_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v007EC7A8, 0, 8;
t_0 ;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v007EC6A0_0, 1;
    %inv 8, 1;
    %load/v 9, v007ECA68_0, 1;
    %and 8, 9, 1;
    %load/v 9, v007EC960_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/getv 3, v007ECA10_0;
    %load/av 8, v007EC7A8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007ECD28_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v007EC6A0_0, 1;
    %inv 8, 1;
    %load/v 9, v007ECA68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007EC960_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.4, 8;
    %ix/getv 3, v007ECA10_0;
    %load/av 8, v007EC7A8, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007EC330_0, 0, 8;
    %jmp T_24.5;
T_24.4 ;
    %ix/load 0, 8, 0;
    %assign/v0 v007ECD28_0, 0, 3;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %ix/load 0, 8, 0;
    %assign/v0 v007EC330_0, 0, 3;
    %jmp T_24;
    .thread T_24;
    .scope S_007A7658;
T_25 ;
    %wait E_0079FC48;
    %load/v 8, v007ECEE0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007ED2A8_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v007ED098_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v007ED250_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007ED2A8_0, 0, 8;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_007A74C0;
T_26 ;
    %wait E_0079FC48;
    %load/v 8, v007B3DE8_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007B3BD8_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v007B3EF0_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v007B3B28_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007B3BD8_0, 0, 8;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_007A7328;
T_27 ;
    %vpi_call 2 284 "$dumpfile", "signals.vcd";
    %vpi_call 2 285 "$dumpvars";
    %delay 70000000, 0;
    %vpi_call 2 287 "$display", "Test finished";
    %vpi_call 2 288 "$finish";
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./generator.v";
    "./Module_ROM.v";
    "./pc_decider.v";
    "./decodificador.v";
    "./Mux.v";
    "./FFD.v";
    "./ALU.v";
    "./memory.v";
    "./WB.v";
