/***********************************************************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
* No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
* applicable laws, including copyright laws. 
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
* OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
* LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
* INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
* ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability 
* of this software. By using this software, you agree to the additional terms and conditions found by accessing the 
* following link:
* http://www.renesas.com/disclaimer
*
* Copyright (C) 2015, 2020 Renesas Electronics Corporation. All rights reserved.
***********************************************************************************************************************/

/***********************************************************************************************************************
* File Name    : r_cg_dsadc.h
* Version      : Code Generator for RL78/I1C V1.01.05.01 [28 Aug 2020]
* Device(s)    : R5F11TLG
* Tool-Chain   : CCRL
* Description  : This file implements device driver for DSADC module.
* Creation Date: 30-12-2020
***********************************************************************************************************************/
#ifndef __DEV_DSADC_H
#define __DEV_DSADC_H
#include "dTypedef.h"
/***********************************************************************************************************************
Macro definitions (Register bit)
***********************************************************************************************************************/
/*
    DSAD converter mode register (DSADMR) 
*/
#define _F0F0_AD_DSADMR_POWER_OFF						(0xF0F0U)
#define _070F_AD_DSADMR_POWER_ON						(0x0707U)
/* Sampling frequency selection (DSADFR) */
#define _0000_DSAD_SAMPLING_FREQUENCY_0                (0x0000U) /* 3906.25 Hz */
#define _8000_DSAD_SAMPLING_FREQUENCY_1                (0x8000U) /* 1953.125 Hz */
/* Sampling frequency selection (DSADTYP) */
#define _0000_DSAD_RESOLUTION_24BIT                    (0x0000U) /* 24 bits */
#define _4000_DSAD_RESOLUTION_16BIT                    (0x4000U) /* 16 bits */
/* DSAD converter power-on control (analog block) of channel 3 (DSADPON3) */
#define _0000_DSAD_CH3_POWER_DOWN                      (0x0000U) /* power down */
#define _0800_DSAD_CH3_POWER_ON                        (0x0800U) /* power on */
/* DSAD converter power-on control (analog block) of channel 2 (DSADPON2) */
#define _0000_DSAD_CH2_POWER_DOWN                      (0x0000U) /* power down */
#define _0400_DSAD_CH2_POWER_ON                        (0x0400U) /* power on */
/* DSAD converter power-on control (analog block) of channel 1 (DSADPON1) */
#define _0000_DSAD_CH1_POWER_DOWN                      (0x0000U) /* power down */
#define _0200_DSAD_CH1_POWER_ON                        (0x0200U) /* power on */
/* DSAD converter power-on control (analog block) of channel 0 (DSADPON0) */
#define _0000_DSAD_CH0_POWER_DOWN                      (0x0000U) /* power down */
#define _0100_DSAD_CH0_POWER_ON                        (0x0100U) /* power on */
/* DSAD converter operation enable (analog and digital blocks) of channel 3 (DSADCE3) */
#define _0000_DSAD_CH3_RESET                           (0x0000U) /* electric charge reset */
#define _0008_DSAD_CH3_OPERATION                       (0x0008U) /* normal operation */
/* DSAD converter operation enable (analog and digital blocks) of channel 2 (DSADCE2) */
#define _0000_DSAD_CH2_RESET                           (0x0000U) /* electric charge reset */
#define _0004_DSAD_CH2_OPERATION                       (0x0004U) /* normal operation */
/* DSAD converter operation enable (analog and digital blocks) of channel 1 (DSADCE1) */
#define _0000_DSAD_CH1_RESET                           (0x0000U) /* electric charge reset */
#define _0002_DSAD_CH1_OPERATION                       (0x0002U) /* normal operation */
/* DSAD converter operation enable (analog and digital blocks) of channel 0 (DSADCE0) */
#define _0000_DSAD_CH0_RESET                           (0x0000U) /* electric charge reset */
#define _0001_DSAD_CH0_OPERATION                       (0x0001U) /* normal operation */

/*
    DSAD converter gain control register 0 (DSADGCR0) 
*/
/* Channel 1 programmable amplifier gain selection (DSADGAIN12 - DSADGAIN10) */
#define _00_DSAD_CH1_PGAGAIN_1                         (0x00U) /* PGA gain: 1 time */
#define _10_DSAD_CH1_PGAGAIN_2                         (0x10U) /* PGA gain: 2 time */
#define _20_DSAD_CH1_PGAGAIN_4                         (0x20U) /* PGA gain: 4 time */
#define _30_DSAD_CH1_PGAGAIN_8                         (0x30U) /* PGA gain: 8 time */
#define _40_DSAD_CH1_PGAGAIN_16                        (0x40U) /* PGA gain: 16 time */
#define _50_DSAD_CH1_PGAGAIN_32                        (0x50U) /* PGA gain: 32 time */
/* Channel 0 programmable amplifier gain selection (DSADGAIN02 - DSADGAIN00) */
#define _00_DSAD_CH0_PGAGAIN_1                         (0x00U) /* PGA gain: 1 time */
#define _01_DSAD_CH0_PGAGAIN_2                         (0x01U) /* PGA gain: 2 time */
#define _02_DSAD_CH0_PGAGAIN_4                         (0x02U) /* PGA gain: 4 time */
#define _03_DSAD_CH0_PGAGAIN_8                         (0x03U) /* PGA gain: 8 time */
#define _04_DSAD_CH0_PGAGAIN_16                        (0x04U) /* PGA gain: 16 time */
#define _05_DSAD_CH0_PGAGAIN_32                        (0x05U) /* PGA gain: 32 time */

/*
    DSAD converter gain control register 1 (DSADGCR1) 
*/
/* Channel 3 programmable amplifier gain selection (DSADGAIN32 - DSADGAIN30) */
#define _00_DSAD_CH3_PGAGAIN_1                         (0x00U) /* PGA gain: 1 time */
#define _10_DSAD_CH3_PGAGAIN_2                         (0x10U) /* PGA gain: 2 time */
#define _20_DSAD_CH3_PGAGAIN_4                         (0x20U) /* PGA gain: 4 time */
#define _30_DSAD_CH3_PGAGAIN_8                         (0x30U) /* PGA gain: 8 time */
#define _40_DSAD_CH3_PGAGAIN_16                        (0x40U) /* PGA gain: 16 time */
#define _50_DSAD_CH3_PGAGAIN_32                        (0x50U) /* PGA gain: 32 time */
/* Channel 2 programmable amplifier gain selection (DSADGAIN22 - DSADGAIN20) */
#define _00_DSAD_CH2_PGAGAIN_1                         (0x00U) /* PGA gain: 1 time */
#define _01_DSAD_CH2_PGAGAIN_2                         (0x01U) /* PGA gain: 2 time */
#define _02_DSAD_CH2_PGAGAIN_4                         (0x02U) /* PGA gain: 4 time */
#define _03_DSAD_CH2_PGAGAIN_8                         (0x03U) /* PGA gain: 8 time */
#define _04_DSAD_CH2_PGAGAIN_16                        (0x04U) /* PGA gain: 16 time */
#define _05_DSAD_CH2_PGAGAIN_32                        (0x05U) /* PGA gain: 32 time */

/*
    DSAD Converter HPF Control Register (DSADHPFCR) 
*/
/* High-pass filter cutoff frequency selection (DSADCOF1,DSADCOF0) */
#define _00_DSAD_CUTOFF_FREQUENCY_0                    (0x00U) /* 0.607 Hz */
#define _40_DSAD_CUTOFF_FREQUENCY_1                    (0x40U) /* 1.214 Hz */
#define _80_DSAD_CUTOFF_FREQUENCY_2                    (0x80U) /* 2.429 Hz */
#define _C0_DSAD_CUTOFF_FREQUENCY_3                    (0xC0U) /* 4.857 Hz */
/* Channel 3 high-pass filter control (DSADTHR3) */
#define _00_DSAD_CH3_HIGHPASS_FILTER_ENABLE            (0x00U) /* enable high-pass filter */
#define _08_DSAD_CH3_HIGHPASS_FILTER_DISABLE           (0x08U) /* disable high-pass filter */
/* Channel 2 high-pass filter control (DSADTHR2) */
#define _00_DSAD_CH2_HIGHPASS_FILTER_ENABLE            (0x00U) /* enable high-pass filter */
#define _04_DSAD_CH2_HIGHPASS_FILTER_DISABLE           (0x04U) /* disable high-pass filter */
/* Channel 1 high-pass filter control (DSADTHR1) */
#define _00_DSAD_CH1_HIGHPASS_FILTER_ENABLE            (0x00U) /* enable high-pass filter */
#define _02_DSAD_CH1_HIGHPASS_FILTER_DISABLE           (0x02U) /* disable high-pass filter */
/* Channel 0 high-pass filter control (DSADTHR0) */
#define _00_DSAD_CH0_HIGHPASS_FILTER_ENABLE            (0x00U) /* enable high-pass filter */
#define _01_DSAD_CH0_HIGHPASS_FILTER_DISABLE           (0x01U) /* disable high-pass filter */

/*
    DSAD Converter Interrupt Control Register (DSADICR) 
*/
/* Zero-cross detection 1 edge of DF output selection (DSADZCEGP1,DSADZCEGN1) */
#define _00_DSAD_ZEROCROSS1_DISABLE                    (0x00U) /* disable zero-cross detection 1 */
#define _40_DSAD_ZEROCROSS1_FALL_EDGE                  (0x40U) /* falling edge of DSADZC1 */
#define _80_DSAD_ZEROCROSS1_RISE_EDGE                  (0x80U) /* rising edge of DSADZC1 */
#define _C0_DSAD_ZEROCROSS1_BOTH_EDGES                 (0xC0U) /* both edges of DSADZC1 */
/* Zero-cross detection 1 mode selection (DSADZCMD1) */
#define _00_DSAD_ZEROCROSS1_PULSE_OUTPUT               (0x00U) /* pulse output mode */
#define _20_DSAD_ZEROCROSS1_LEVEL_OUTPUT               (0x20U) /* level output mode */
/* Zero-cross detection 1 channel selection (DSADZCCTL1) */
#define _00_DSAD_ZEROCROSS1_CHANNEL3                   (0x00U) /* channel 3 */
#define _10_DSAD_ZEROCROSS1_CHANNEL0                   (0x10U) /* channel 0 */
/* Zero-cross detection 0 edge of DF output selection (DSADZCEGP0,DSADZCEGN0) */
#define _00_DSAD_ZEROCROSS0_DISABLE                    (0x00U) /* disable zero-cross detection 0 */
#define _04_DSAD_ZEROCROSS0_FALL_EDGE                  (0x04U) /* falling edge of DSADZC0 */
#define _08_DSAD_ZEROCROSS0_RISE_EDGE                  (0x08U) /* rising edge of DSADZC0 */
#define _0C_DSAD_ZEROCROSS0_BOTH_EDGES                 (0x0CU) /* both edges of DSADZC0 */
/* Zero-cross detection 0 mode selection (DSADZCMD0) */
#define _00_DSAD_ZEROCROSS0_PULSE_OUTPUT               (0x00U) /* pulse output mode */
#define _02_DSAD_ZEROCROSS0_LEVEL_OUTPUT               (0x02U) /* level output mode */
/* Zero-cross detection 0 channel selection (DSADZCCTL0) */
#define _00_DSAD_ZEROCROSS0_CHANNEL2                   (0x00U) /* channel 2 */
#define _01_DSAD_ZEROCROSS0_CHANNEL1                   (0x01U) /* channel 1 */


/***********************************************************************************************************************
Macro definitions
***********************************************************************************************************************/
#define _0000_DSAD_PHCR0_VALUE                         (0x0000U) /* DSAD Converter channel 0 phase adjustment */
#define _0000_DSAD_PHCR1_VALUE                         (0x0000U) /* DSAD Converter channel 1 phase adjustment */
#define _0000_DSAD_PHCR2_VALUE                         (0x0000U) /* DSAD Converter channel 2 phase adjustment */

/***********************************************************************************************************************
Typedef definitions
***********************************************************************************************************************/

/***********************************************************************************************************************
Global functions
***********************************************************************************************************************/


void init_DeltaSigmaADC(void);
void DeltaSigmaADC_Start(void);
void DeltaSigmaADC_Stop(void);
void DeltaSigmaADC_AdjustPhaseDelay(uint8_t adcChannel, uint16_t step);
void doMeasurement(uint8_t);
void doMeasurement_NM(uint8_t);
void Calculate_Line_Frq(void);
void init_NM_DeltaSigmaADC(uint8_t chOption);
uint8_t checkExitVolt(uint8_t);
void R_ADC_Stop(void);
void ClearADCData(void);

/* Start user code for function. Do not edit comment generated here */
/* End user code. Do not edit comment generated here */
#endif
