$date
	Thu Apr 24 11:31:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo $end
$var wire 1 ! clk $end
$var wire 8 " din [7:0] $end
$var wire 1 # rd_en $end
$var wire 1 $ rst $end
$var wire 1 % wr_en $end
$var parameter 32 & DATA_WIDTH $end
$var parameter 32 ' DEPTH $end
$var reg 3 ( count [2:0] $end
$var reg 8 ) dout [7:0] $end
$var reg 1 * empty $end
$var reg 1 + full $end
$var reg 3 , rd_ptr [2:0] $end
$var reg 3 - wr_ptr [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b1000 &
$end
#0
$dumpvars
b0 -
b0 ,
0+
1*
bx )
b0 (
1%
0$
0#
b1 "
1!
$end
#5000
0!
#10000
b10 "
b1 (
b1 -
1!
#15000
0!
#20000
b11 "
0*
b10 (
b10 -
1!
#25000
0!
#30000
1#
0%
b11 (
b11 -
1!
#35000
0!
#40000
b10 (
b1 ,
b1 )
1!
#40001
