# vim: filetype=yaml
#

core:
  ooo_xeon:
    base: ooo 
    params:
      ISSUE_WIDTH: 5
      COMMIT_WIDTH: 4
      ROB_SIZE: 128
      ISSUE_Q_SIZE: 36
      ALU_FU_COUNT: 6
      FPU_FU_COUNT: 6
      LOAD_FU_COUNT: 1
      STORE_FU_COUNT: 1
      LOAD_Q_SIZE: 48
      STORE_Q_SIZE: 32

cache:
  l1_32K_xeon:
    base: wb_cache
    params:
      SIZE: 32K
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 4
      READ_PORTS: 2
      WRITE_PORTS: 1
  l1_32K_I_xeon:
    base: wb_cache
    params:
      SIZE: 32K
      LINE_SIZE: 64 # bytes
      ASSOC: 4
      LATENCY: 2
      READ_PORTS: 2
      WRITE_PORTS: 1
  l2_256K_xeon:
    base: wb_cache
    params:
      SIZE: 256K
      LINE_SIZE: 64 # bytes
      ASSOC: 8
      LATENCY: 6
      READ_PORTS: 2
      WRITE_PORTS: 2
  l3_12M_xeon:
    base: wb_cache
    params:
      SIZE: 12M
      LINE_SIZE: 64 # bytes
      ASSOC: 16
      LATENCY: 27
      READ_PORTS: 2
      WRITE_PORTS: 2

machine:
  xeon_single_core:
    description: Single Core configuration
    min_contexts: 1
    max_contexts: 1
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: ooo_xeon
        name_prefix: ooo_
        option:
            threads: 1
    caches:
      - type: l1_32K_I_xeon
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
      - type: l1_32K_xeon
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
      - type: l2_256K_xeon
        name_prefix: L2_
        insts: 1 # Shared L2 config
      - type: l3_12M_xeon
        name_prefix: L3_
        insts: 1
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 54 # In nano seconds
    interconnects:
      - type: p2p
        # '$' sign is used to map matching instances like:
        # core_0, L1_I_0
        connections:
            - core_$: I
              L1_I_$: UPPER
            - core_$: D
              L1_D_$: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
            - L3_0: LOWER
              MEM_0: UPPER
      - type: split_bus
        connections:
            - L2_0: LOWER
              L3_0: UPPER
machine:
  xeon_ulti_core:
    description: Single Core configuration
    min_contexts: 2
    cores: # The order in which core is defined is used to assign
           # the cores in a machine
      - type: ooo_val
        name_prefix: ooo_
        option:
            threads: 1
    caches:
      - type: l1_32K_I_xeon
        name_prefix: L1_I_
        insts: $NUMCORES # Per core L1-I cache
      - type: l1_32K_xeon
        name_prefix: L1_D_
        insts: $NUMCORES # Per core L1-D cache
      - type: l2_256K_xeon
        name_prefix: L2_
        insts: 1 # Shared L2 config
      - type: l3_12M_xeon
        name_prefix: L3_
        insts: 1
    memory:
      - type: dram_cont
        name_prefix: MEM_
        insts: 1 # Single DRAM controller
        option:
            latency: 54 # In nano seconds
    interconnects:
      - type: p2p
        # '$' sign is used to map matching instances like:
        # core_0, L1_I_0
        connections:
            - core_$: I
              L1_I_$: UPPER
            - core_$: D
              L1_D_$: UPPER
            - L1_I_0: LOWER
              L2_0: UPPER
            - L1_D_0: LOWER
              L2_0: UPPER2
            - L3_0: LOWER
              MEM_0: UPPER
      - type: split_bus
        connections:
            - L2_0: LOWER
              L3_0: UPPER
