{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664672430986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664672430986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 19:00:30 2022 " "Processing started: Sat Oct 01 19:00:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664672430986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672430986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672430986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664672431311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664672431311 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664672444307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chargenrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chargenrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "chargenrom.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/chargenrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogenerador.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogenerador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGenerador " "Found entity 1: videoGenerador" {  } { { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/divisorClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClk " "Found entity 1: divisorClk" {  } { { "divisorClk.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/divisorClk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444324 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "botonMove.sv(19) " "Verilog HDL information at botonMove.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "botonMove.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/botonMove.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664672444326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botonmove.sv 1 1 " "Found 1 design units, including 1 entities, in source file botonmove.sv" { { "Info" "ISGN_ENTITY_NAME" "1 botonMove " "Found entity 1: botonMove" {  } { { "botonMove.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/botonMove.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deBounce " "Found entity 1: deBounce" {  } { { "deBounce.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deBounce.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_enable " "Found entity 1: clock_enable" {  } { { "clock_enable.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/clock_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dff_enable " "Found entity 1: Dff_enable" {  } { { "Dff_enable.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/Dff_enable.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.sv 1 1 " "Found 1 design units, including 1 entities, in source file square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444335 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "mux4a1.sv(9) " "Verilog HDL syntax warning at mux4a1.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "mux4a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux4a1.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1664672444336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux4a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/lineas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sleep.sv 1 1 " "Found 1 design units, including 1 entities, in source file sleep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleep " "Found entity 1: sleep" {  } { { "sleep.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sleep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButton " "Found entity 1: contadorPushButton" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_sprite " "Found entity 1: deco_sprite" {  } { { "deco_sprite.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco_sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file addressgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressGen " "Found entity 1: addressGen" {  } { { "addressGen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/addressGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visiblelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visiblelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visibleLogic " "Found entity 1: visibleLogic" {  } { { "visibleLogic.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/visibleLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_top " "Found entity 1: sprite_top" {  } { { "sprite_top.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Rick " "Found entity 1: sprite_Rick" {  } { { "sprite_Rick.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_rick.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_rick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Rick " "Found entity 1: deco_Rick" {  } { { "deco_Rick.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco_Rick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rick_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rick_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rick_rom " "Found entity 1: rick_rom" {  } { { "rick_rom.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rick_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_morty.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_morty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_morty " "Found entity 1: rom_morty" {  } { { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_Morty " "Found entity 1: deco_Morty" {  } { { "deco_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_morty.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_morty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Morty " "Found entity 1: sprite_Morty" {  } { { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorpushbuttonseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorpushbuttonseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorPushButtonSeleccionador " "Found entity 1: contadorPushButtonSeleccionador" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButtonSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxseleccionador.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxseleccionador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxSeleccionador " "Found entity 1: muxSeleccionador" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444373 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 deco.sv(30) " "Verilog HDL Expression warning at deco.sv(30): truncated literal to match 4 bits" {  } { { "deco.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664672444375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444376 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile1x24b.sv(49) " "Verilog HDL information at regfile1x24b.sv(49): always construct contains both blocking and non-blocking assignments" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664672444378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile1x24b.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile1x24b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile1x24b " "Found entity 1: regfile1x24b" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controltop.sv 1 1 " "Found 1 design units, including 1 entities, in source file controltop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlTOP " "Found entity 1: controlTOP" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9a1 " "Found entity 1: mux_9a1" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "pos_edge_det.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorwrite.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorwrite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorWrite " "Found entity 1: contadorWrite" {  } { { "contadorWrite.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorWrite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_edge_det2.sv 1 1 " "Found 1 design units, including 1 entities, in source file pos_edge_det2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det2 " "Found entity 1: pos_edge_det2" {  } { { "pos_edge_det2.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/pos_edge_det2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificar_gane.sv 1 1 " "Found 1 design units, including 1 entities, in source file verificar_gane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verificar_gane " "Found entity 1: verificar_gane" {  } { { "verificar_gane.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/verificar_gane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estado.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Estado " "Found entity 1: Maquina_Estado" {  } { { "Maquina_Estado.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_salida.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_salida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_salida " "Found entity 1: logica_salida" {  } { { "logica_salida.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/logica_salida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_juego.sv 1 1 " "Found 1 design units, including 1 entities, in source file logica_juego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logica_juego " "Found entity 1: logica_juego" {  } { { "logica_juego.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/logica_juego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jugadavalida.sv 1 1 " "Found 1 design units, including 1 entities, in source file jugadavalida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jugadaValida " "Found entity 1: jugadaValida" {  } { { "jugadaValida.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/jugadaValida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "FF.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estado_siguiente.sv 1 1 " "Found 1 design units, including 1 entities, in source file estado_siguiente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 estado_siguiente " "Found entity 1: estado_siguiente" {  } { { "estado_siguiente.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/estado_siguiente.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gano.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_gano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gano " "Found entity 1: mux_gano" {  } { { "mux_gano.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_gano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spritecircle.sv 1 1 " "Found 1 design units, including 1 entities, in source file spritecircle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_Circle " "Found entity 1: sprite_Circle" {  } { { "spriteCircle.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spriteCircle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_circle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_circle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Circle " "Found entity 1: ROM_Circle" {  } { { "ROM_Circle.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteposition.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteposition.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePosition " "Found entity 1: spritePosition" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672444413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672444413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "level_out controlTOP.sv(29) " "Verilog HDL Implicit Net warning at controlTOP.sv(29): created implicit net for \"level_out\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boton3 controlTOP.sv(31) " "Verilog HDL Implicit Net warning at controlTOP.sv(31): created implicit net for \"boton3\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cero controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cero\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uno controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"uno\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dos controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"dos\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tres controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"tres\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cuatro controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cuatro\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cinco controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"cinco\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seis controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"seis\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "siete controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"siete\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ocho controlTOP.sv(37) " "Verilog HDL Implicit Net warning at controlTOP.sv(37): created implicit net for \"ocho\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador20 controlTOP.sv(43) " "Verilog HDL Implicit Net warning at controlTOP.sv(43): created implicit net for \"jugador20\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador21 controlTOP.sv(53) " "Verilog HDL Implicit Net warning at controlTOP.sv(53): created implicit net for \"jugador21\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444414 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador22 controlTOP.sv(60) " "Verilog HDL Implicit Net warning at controlTOP.sv(60): created implicit net for \"jugador22\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador23 controlTOP.sv(67) " "Verilog HDL Implicit Net warning at controlTOP.sv(67): created implicit net for \"jugador23\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador24 controlTOP.sv(74) " "Verilog HDL Implicit Net warning at controlTOP.sv(74): created implicit net for \"jugador24\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador25 controlTOP.sv(82) " "Verilog HDL Implicit Net warning at controlTOP.sv(82): created implicit net for \"jugador25\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador26 controlTOP.sv(90) " "Verilog HDL Implicit Net warning at controlTOP.sv(90): created implicit net for \"jugador26\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador27 controlTOP.sv(98) " "Verilog HDL Implicit Net warning at controlTOP.sv(98): created implicit net for \"jugador27\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jugador28 controlTOP.sv(105) " "Verilog HDL Implicit Net warning at controlTOP.sv(105): created implicit net for \"jugador28\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visblelineas controlTOP.sv(110) " "Verilog HDL Implicit Net warning at controlTOP.sv(110): created implicit net for \"visblelineas\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lineas controlTOP.sv(115) " "Verilog HDL Implicit Net warning at controlTOP.sv(115): created implicit net for \"lineas\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gano controlTOP.sv(124) " "Verilog HDL Implicit Net warning at controlTOP.sv(124): created implicit net for \"gano\"" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444415 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sq_on spritePosition.sv(9) " "Verilog HDL Implicit Net warning at spritePosition.sv(9): created implicit net for \"sq_on\"" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672444416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlTOP.sv(118) " "Verilog HDL Instantiation warning at controlTOP.sv(118): instance has no name" {  } { { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664672444423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664672445015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClk divisorClk:dv " "Elaborating entity \"divisorClk\" for hierarchy \"divisorClk:dv\"" {  } { { "vga.sv" "dv" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:cntVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:cntVGA\"" {  } { { "vga.sv" "cntVGA" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:cntVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:cntVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "D:/Proyectos/Taller/VGA Prueba/controladorVGA.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGenerador videoGenerador:vG " "Elaborating entity \"videoGenerador\" for hierarchy \"videoGenerador:vG\"" {  } { { "vga.sv" "vG" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlTOP videoGenerador:vG\|controlTOP:control " "Elaborating entity \"controlTOP\" for hierarchy \"videoGenerador:vG\|controlTOP:control\"" {  } { { "videoGenerador.sv" "control" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorPushButton videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1 " "Elaborating entity \"contadorPushButton\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\"" {  } { { "controlTOP.sv" "boton1" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contadorPushButton.sv(69) " "Verilog HDL assignment warning at contadorPushButton.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445157 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButton:boton1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contadorPushButton.sv(99) " "Verilog HDL assignment warning at contadorPushButton.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445157 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButton:boton1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorPushButtonSeleccionador videoGenerador:vG\|controlTOP:control\|contadorPushButtonSeleccionador:botonSel " "Elaborating entity \"contadorPushButtonSeleccionador\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|contadorPushButtonSeleccionador:botonSel\"" {  } { { "controlTOP.sv" "botonSel" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 contadorPushButtonSeleccionador.sv(69) " "Verilog HDL assignment warning at contadorPushButtonSeleccionador.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButtonSeleccionador.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445160 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButtonSeleccionador:botonSel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contadorPushButtonSeleccionador.sv(103) " "Verilog HDL assignment warning at contadorPushButtonSeleccionador.sv(103): truncated value with size 32 to match size of target (2)" {  } { { "contadorPushButtonSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButtonSeleccionador.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445160 "|vga|videoGenerador:vG|controlTOP:control|contadorPushButtonSeleccionador:botonSel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_edge_det2 videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write " "Elaborating entity \"pos_edge_det2\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|pos_edge_det2:write\"" {  } { { "controlTOP.sv" "write" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador " "Elaborating entity \"rectgen\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\"" {  } { { "controlTOP.sv" "seleccionador" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445162 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(30) " "Verilog HDL Always Construct warning at rectgen.sv(30): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(30) " "Verilog HDL assignment warning at rectgen.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(35) " "Verilog HDL Always Construct warning at rectgen.sv(35): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(35) " "Verilog HDL assignment warning at rectgen.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(40) " "Verilog HDL Always Construct warning at rectgen.sv(40): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(40) " "Verilog HDL assignment warning at rectgen.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445213 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(45) " "Verilog HDL Always Construct warning at rectgen.sv(45): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(45) " "Verilog HDL assignment warning at rectgen.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(50) " "Verilog HDL Always Construct warning at rectgen.sv(50): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(50) " "Verilog HDL assignment warning at rectgen.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(55) " "Verilog HDL Always Construct warning at rectgen.sv(55): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(55) " "Verilog HDL assignment warning at rectgen.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(62) " "Verilog HDL Always Construct warning at rectgen.sv(62): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(62) " "Verilog HDL assignment warning at rectgen.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445214 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(67) " "Verilog HDL Always Construct warning at rectgen.sv(67): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(67) " "Verilog HDL assignment warning at rectgen.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaX rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "left rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"left\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "right rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"right\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cuentaY rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"cuentaY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "top rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"top\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bot rectgen.sv(72) " "Verilog HDL Always Construct warning at rectgen.sv(72): variable \"bot\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rectgen.sv(72) " "Verilog HDL assignment warning at rectgen.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rectgen.sv(27) " "Verilog HDL Always Construct warning at rectgen.sv(27): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp rectgen.sv(27) " "Inferred latch for \"temp\" at rectgen.sv(27)" {  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 "|vga|videoGenerador:vG|controlTOP:control|rectgen:seleccionador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco videoGenerador:vG\|controlTOP:control\|deco:decodificador " "Elaborating entity \"deco\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|deco:decodificador\"" {  } { { "controlTOP.sv" "decodificador" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1x24b videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0 " "Elaborating entity \"regfile1x24b\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\"" {  } { { "controlTOP.sv" "memoria_Casilla0" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 regfile1x24b.sv(20) " "Verilog HDL assignment warning at regfile1x24b.sv(20): truncated value with size 16 to match size of target (2)" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445242 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile regfile1x24b.sv(22) " "Verilog HDL warning at regfile1x24b.sv(22): initial value for variable regfile should be constant" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1664672445242 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 regfile1x24b.sv(69) " "Verilog HDL assignment warning at regfile1x24b.sv(69): truncated value with size 2 to match size of target (1)" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445242 "|vga|videoGenerador:vG|controlTOP:control|regfile1x24b:memoria_Casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSeleccionador videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0 " "Elaborating entity \"muxSeleccionador\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\"" {  } { { "controlTOP.sv" "casilla0" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445244 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_sprite1 muxSeleccionador.sv(30) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(30): variable \"visible_sprite1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 muxSeleccionador.sv(31) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(31): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "visible_sprite2 muxSeleccionador.sv(35) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(35): variable \"visible_sprite2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 muxSeleccionador.sv(36) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(36): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "visible muxSeleccionador.sv(22) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(22): inferring latch(es) for variable \"visible\", which holds its previous value in one or more paths through the always construct" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgb muxSeleccionador.sv(22) " "Verilog HDL Always Construct warning at muxSeleccionador.sv(22): inferring latch(es) for variable \"rgb\", which holds its previous value in one or more paths through the always construct" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[0\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[0\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[1\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[1\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[2\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[2\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[3\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[3\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[4\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[4\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[5\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[5\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[6\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[6\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[7\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[7\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445274 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[8\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[8\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[9\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[9\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[10\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[10\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[11\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[11\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[12\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[12\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[13\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[13\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[14\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[14\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[15\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[15\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[16\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[16\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[17\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[17\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[18\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[18\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[19\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[19\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[20\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[20\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[21\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[21\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[22\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[22\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb\[23\] muxSeleccionador.sv(22) " "Inferred latch for \"rgb\[23\]\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445275 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "visible muxSeleccionador.sv(22) " "Inferred latch for \"visible\" at muxSeleccionador.sv(22)" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672445276 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1 " "Elaborating entity \"sprite_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\"" {  } { { "muxSeleccionador.sv" "Jugador1" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Circle videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\|ROM_Circle:rom " "Elaborating entity \"ROM_Circle\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\|ROM_Circle:rom\"" {  } { { "spriteCircle.sv" "rom" { Text "D:/Proyectos/Taller/VGA Prueba/spriteCircle.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePosition videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\|spritePosition:position " "Elaborating entity \"spritePosition\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\|spritePosition:position\"" {  } { { "spriteCircle.sv" "position" { Text "D:/Proyectos/Taller/VGA Prueba/spriteCircle.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(5) " "Verilog HDL assignment warning at spritePosition.sv(5): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445587 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(6) " "Verilog HDL assignment warning at spritePosition.sv(6): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445587 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(7) " "Verilog HDL assignment warning at spritePosition.sv(7): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445587 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spritePosition.sv(8) " "Verilog HDL assignment warning at spritePosition.sv(8): truncated value with size 32 to match size of target (10)" {  } { { "spritePosition.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/spritePosition.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672445587 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Circle:Jugador1|spritePosition:position"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_Morty videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2 " "Elaborating entity \"sprite_Morty\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\"" {  } { { "muxSeleccionador.sv" "Jugador2" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_morty videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM " "Elaborating entity \"rom_morty\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\"" {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672445607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\"" {  } { { "rom_morty.v" "altsyncram_component" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\"" {  } { { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Morty.mif " "Parameter \"init_file\" = \"../Morty.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672446030 ""}  } { { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664672446030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_njf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_njf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_njf1 " "Found entity 1: altsyncram_njf1" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664672446219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672446219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_njf1 videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated " "Elaborating entity \"altsyncram_njf1\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_Morty videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|deco_Morty:DECO " "Elaborating entity \"deco_Morty\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|deco_Morty:DECO\"" {  } { { "sprite_Morty.sv" "DECO" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressGen videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|addressGen:ADDRESSS " "Elaborating entity \"addressGen\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|addressGen:ADDRESSS\"" {  } { { "sprite_Morty.sv" "ADDRESSS" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visibleLogic videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|visibleLogic:VIS " "Elaborating entity \"visibleLogic\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|visibleLogic:VIS\"" {  } { { "sprite_Morty.sv" "VIS" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas " "Elaborating entity \"lineas\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|lineas:CuatroLineas\"" {  } { { "controlTOP.sv" "CuatroLineas" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(4) " "Verilog HDL assignment warning at lineas.sv(4): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/lineas.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664672446458 "|vga|videoGenerador:vG|controlTOP:control|lineas:CuatroLineas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9a1 videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3 " "Elaborating entity \"mux_9a1\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|mux_9a1:comb_3\"" {  } { { "controlTOP.sv" "comb_3" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446459 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_9a1.sv(14) " "Verilog HDL Always Construct warning at mux_9a1.sv(14): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_9a1.sv(15) " "Verilog HDL Always Construct warning at mux_9a1.sv(15): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_9a1.sv(16) " "Verilog HDL Always Construct warning at mux_9a1.sv(16): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_9a1.sv(17) " "Verilog HDL Always Construct warning at mux_9a1.sv(17): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_9a1.sv(18) " "Verilog HDL Always Construct warning at mux_9a1.sv(18): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_9a1.sv(19) " "Verilog HDL Always Construct warning at mux_9a1.sv(19): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_9a1.sv(20) " "Verilog HDL Always Construct warning at mux_9a1.sv(20): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_9a1.sv(21) " "Verilog HDL Always Construct warning at mux_9a1.sv(21): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_9a1.sv(22) " "Verilog HDL Always Construct warning at mux_9a1.sv(22): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_9a1.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_9a1.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664672446485 "|vga|videoGenerador:vG|controlTOP:control|mux_9a1:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina_Estado videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego " "Elaborating entity \"Maquina_Estado\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\"" {  } { { "controlTOP.sv" "logica_Juego" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|FF:ffs " "Elaborating entity \"FF\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|FF:ffs\"" {  } { { "Maquina_Estado.sv" "ffs" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_juego videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg " "Elaborating entity \"logica_juego\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\"" {  } { { "Maquina_Estado.sv" "lg" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_gane videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|verificar_gane:vg1 " "Elaborating entity \"verificar_gane\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|verificar_gane:vg1\"" {  } { { "logica_juego.sv" "vg1" { Text "D:/Proyectos/Taller/VGA Prueba/logica_juego.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jugadaValida videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|jugadaValida:jv1 " "Elaborating entity \"jugadaValida\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_juego:lg\|jugadaValida:jv1\"" {  } { { "logica_juego.sv" "jv1" { Text "D:/Proyectos/Taller/VGA Prueba/logica_juego.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado_siguiente videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|estado_siguiente:ns " "Elaborating entity \"estado_siguiente\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|estado_siguiente:ns\"" {  } { { "Maquina_Estado.sv" "ns" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_salida videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_salida:outs " "Elaborating entity \"logica_salida\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|Maquina_Estado:logica_Juego\|logica_salida:outs\"" {  } { { "Maquina_Estado.sv" "outs" { Text "D:/Proyectos/Taller/VGA Prueba/Maquina_Estado.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gano videoGenerador:vG\|controlTOP:control\|mux_gano:gano_jugador " "Elaborating entity \"mux_gano\" for hierarchy \"videoGenerador:vG\|controlTOP:control\|mux_gano:gano_jugador\"" {  } { { "controlTOP.sv" "gano_jugador" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672446525 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_gano mux_gano.sv(6) " "Verilog HDL Always Construct warning at mux_gano.sv(6): inferring latch(es) for variable \"output_gano\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_gano.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_gano.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664672446527 "|vga|videoGenerador:vG|controlTOP:control|mux_gano:gano_jugador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_gano mux_gano.sv(6) " "Inferred latch for \"output_gano\" at mux_gano.sv(6)" {  } { { "mux_gano.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/mux_gano.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672446528 "|vga|videoGenerador:vG|controlTOP:control|mux_gano:gano_jugador"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446689 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446691 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446692 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446694 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446697 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446700 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446701 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 ROM 3 8 " "Port \"ordered port 2\" on the entity instantiation of \"ROM\" is connected to a signal of width 3. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sprite_Morty.sv" "ROM" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1664672446703 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 107 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 107 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 107 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 107 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 107 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla8|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 100 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 100 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 100 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 100 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 100 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla7|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 92 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 92 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 92 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 92 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 92 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla6|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 84 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 84 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 84 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 84 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 84 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla5|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 76 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 76 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 76 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 76 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 76 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla4|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 69 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 69 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 69 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 69 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 69 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla3|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 62 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 62 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 62 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 62 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 62 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla2|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 55 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 55 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 55 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 55 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 55 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla1|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\] " "Synthesized away node \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Morty:Jugador2\|rom_morty:ROM\|altsyncram:altsyncram_component\|altsyncram_njf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_njf1.tdf" "" { Text "D:/Proyectos/Taller/VGA Prueba/db/altsyncram_njf1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_morty.v" "" { Text "D:/Proyectos/Taller/VGA Prueba/rom_morty.v" 81 0 0 } } { "sprite_Morty.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/sprite_Morty.sv" 8 0 0 } } { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 18 0 0 } } { "controlTOP.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/controlTOP.sv" 47 0 0 } } { "videoGenerador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/videoGenerador.sv" 17 0 0 } } { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664672447156 "|vga|videoGenerador:vG|controlTOP:control|muxSeleccionador:casilla0|sprite_Morty:Jugador2|rom_morty:ROM|altsyncram:altsyncram_component|altsyncram_njf1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1664672447156 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1664672447156 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0 " "RAM logic \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|sprite_Circle:Jugador1\|ROM_Circle:rom\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "ROM_Circle.sv" "Ram0" { Text "D:/Proyectos/Taller/VGA Prueba/ROM_Circle.sv" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1664672448079 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1664672448079 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664672448870 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[18\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[18\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[21\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[19\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[21\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[19\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[22\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[20\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[22\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[20\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[1\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[1\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[11\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[9\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[11\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[9\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[15\] videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[13\] " "Duplicate LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[15\]\" merged with LATCH primitive \"videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[13\]\"" {  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1664672448983 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1664672448983 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp " "Latch videoGenerador:vG\|controlTOP:control\|rectgen:seleccionador\|temp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } { { "contadorPushButton.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/contadorPushButton.sv" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448991 ""}  } { { "rectgen.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/rectgen.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448991 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448991 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448991 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448992 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448992 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448992 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448992 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448992 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|visible " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|visible has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448993 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448993 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448993 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448993 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448993 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448994 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448994 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448994 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448994 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448994 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448994 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448995 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448995 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448995 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448995 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448995 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448996 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448996 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[17\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448996 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448996 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448996 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448997 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448997 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448997 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448997 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448997 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448997 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[19\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448998 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448998 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448998 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448998 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448998 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448998 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448999 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448999 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448999 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[20\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448999 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448999 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672448999 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672448999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449000 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449000 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449000 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449000 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449000 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449000 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[23\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449001 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449001 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449001 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449001 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449001 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449001 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449002 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449002 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449002 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[8\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449002 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449002 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449002 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449003 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449003 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449003 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449003 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449003 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449003 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[9\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449004 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449004 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449004 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449004 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449004 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449004 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449005 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449005 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449005 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[10\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449005 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449005 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449005 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449006 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449006 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449006 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449006 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449006 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449006 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[12\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449007 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449007 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449008 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449008 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449008 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449009 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449009 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449009 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449010 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[13\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449010 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449010 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449010 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449010 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449011 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449011 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449011 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449011 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449011 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[14\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449012 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449012 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449012 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449012 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449012 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449012 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449013 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449013 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449013 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[0\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449013 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449013 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449014 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449014 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449014 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449014 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449014 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449015 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449015 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[2\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449015 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449015 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449015 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449015 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449016 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449016 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449016 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449016 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449016 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[3\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449016 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449017 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449017 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449017 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449017 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449017 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449017 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449018 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449018 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[4\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449018 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449018 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449018 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449018 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449019 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449019 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449019 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449019 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449019 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[5\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449019 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449020 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449020 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449020 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449020 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449020 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449020 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449021 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449021 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[6\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449021 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla0\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449021 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla1\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449021 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla2\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449021 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla3\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449022 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla4\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449022 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla5\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449022 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla6\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449022 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla7\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449022 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[7\] " "Latch videoGenerador:vG\|controlTOP:control\|muxSeleccionador:casilla8\|rgb\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[1\]" {  } { { "regfile1x24b.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/regfile1x24b.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664672449022 ""}  } { { "muxSeleccionador.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/muxSeleccionador.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664672449022 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_gano GND " "Pin \"output_gano\" is stuck at GND" {  } { { "vga.sv" "" { Text "D:/Proyectos/Taller/VGA Prueba/vga.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664672449957 "|vga|output_gano"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664672449957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664672450262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664672451792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Taller/VGA Prueba/output_files/vgaController.map.smsg " "Generated suppressed messages file D:/Proyectos/Taller/VGA Prueba/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672452610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664672453230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664672453230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "914 " "Implemented 914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664672454241 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664672454241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "844 " "Implemented 844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664672454241 ""} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Implemented 27 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1664672454241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664672454241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 522 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 522 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664672454295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 19:00:54 2022 " "Processing ended: Sat Oct 01 19:00:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664672454295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664672454295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664672454295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664672454295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664672457802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664672457802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 19:00:57 2022 " "Processing started: Sat Oct 01 19:00:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664672457802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664672457802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664672457803 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664672457965 ""}
{ "Info" "0" "" "Project  = vgaController" {  } {  } 0 0 "Project  = vgaController" 0 0 "Fitter" 0 0 1664672457966 ""}
{ "Info" "0" "" "Revision = vgaController" {  } {  } 0 0 "Revision = vgaController" 0 0 "Fitter" 0 0 1664672457967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664672458229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664672458230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaController 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vgaController\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664672458253 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1664672458342 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1664672458342 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664672459476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664672459999 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664672460883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1664672460922 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1664672480700 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664672480757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664672480910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664672480912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664672480915 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1664672480916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1664672480917 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664672480918 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "172 " "The Timing Analyzer is analyzing 172 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1664672483796 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaController.sdc " "Synopsys Design Constraints File file not found: 'vgaController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1664672483798 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1664672483831 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datab  to: combout " "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672483852 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1664672483852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1664672483856 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1664672483857 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1664672483877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664672483997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1664672483998 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664672483998 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664672484096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664672495874 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1664672496783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664672504594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664672519064 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664672524261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664672524261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664672526550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y70 X44_Y81 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81" {  } { { "loc" "" { Generic "D:/Proyectos/Taller/VGA Prueba/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y70 to location X44_Y81"} { { 12 { 0 ""} 33 70 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664672537551 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664672537551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664672554223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664672554223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664672554230 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.54 " "Total time spent on timing analysis during the Fitter is 6.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664672560160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664672560380 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664672562349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664672562350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664672564152 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664672570702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyectos/Taller/VGA Prueba/output_files/vgaController.fit.smsg " "Generated suppressed messages file D:/Proyectos/Taller/VGA Prueba/output_files/vgaController.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664672572162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6570 " "Peak virtual memory: 6570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664672573182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 19:02:53 2022 " "Processing ended: Sat Oct 01 19:02:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664672573182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664672573182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664672573182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664672573182 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664672576692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664672576692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 19:02:56 2022 " "Processing started: Sat Oct 01 19:02:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664672576692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664672576692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664672576692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664672577617 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664672588809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664672590020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 19:03:10 2022 " "Processing ended: Sat Oct 01 19:03:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664672590020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664672590020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664672590020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664672590020 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1664672591078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664672592526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664672592527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 19:03:11 2022 " "Processing started: Sat Oct 01 19:03:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664672592527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664672592527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaController -c vgaController " "Command: quartus_sta vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664672592527 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664672592693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664672593839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664672593840 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1664672593881 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1664672593881 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "172 " "The Timing Analyzer is analyzing 172 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1664672594453 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaController.sdc " "Synopsys Design Constraints File file not found: 'vgaController.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1664672594546 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672594546 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisorClk:dv\|clock_25 divisorClk:dv\|clock_25 " "create_clock -period 1.000 -name divisorClk:dv\|clock_25 divisorClk:dv\|clock_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " "create_clock -period 1.000 -name videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664672594551 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664672594551 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout " "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout " "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672594554 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1664672594554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1664672594557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664672594615 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664672594644 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664672594720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664672594964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664672594964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.926 " "Worst-case setup slack is -6.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.926             -79.967 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "   -6.926             -79.967 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.799             -59.851 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "   -6.799             -59.851 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.682             -60.977 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "   -6.682             -60.977 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.175             -64.593 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "   -6.175             -64.593 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.943             -71.563 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "   -5.943             -71.563 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.896             -68.050 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "   -5.896             -68.050 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.796             -69.175 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "   -5.796             -69.175 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.615             -71.692 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "   -5.615             -71.692 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.579             -68.517 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "   -5.579             -68.517 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978              -4.978 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "   -4.978              -4.978 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.479            -892.199 divisorClk:dv\|clock_25  " "   -3.479            -892.199 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -1.490 clk  " "   -0.854              -1.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672594967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 divisorClk:dv\|clock_25  " "    0.294               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.454               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.520               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.595               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.681               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.691               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.701               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.791               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.867               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.903               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.930               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672594996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672594996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672595005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672595009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -929.314 divisorClk:dv\|clock_25  " "   -2.174            -929.314 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -3.870 clk  " "   -0.769              -3.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.209               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.215               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.264               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.270               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.293               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.322               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.345               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.364               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.365               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.415               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672595020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672595020 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664672595087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664672595166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664672598666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout " "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout " "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672598849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1664672598849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664672598979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664672599031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664672599031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.645 " "Worst-case setup slack is -6.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.645             -58.546 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "   -6.645             -58.546 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.605             -78.116 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "   -6.605             -78.116 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.459             -60.613 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "   -6.459             -60.613 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.001             -63.906 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "   -6.001             -63.906 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.780             -64.951 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "   -5.780             -64.951 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.648             -69.800 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "   -5.648             -69.800 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.600             -66.909 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "   -5.600             -66.909 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.570             -67.637 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "   -5.570             -67.637 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.403             -70.474 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "   -5.403             -70.474 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.834              -4.834 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "   -4.834              -4.834 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.410            -860.217 divisorClk:dv\|clock_25  " "   -3.410            -860.217 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -1.385 clk  " "   -0.794              -1.385 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672599034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 divisorClk:dv\|clock_25  " "    0.291               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clk  " "    0.361               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.403               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.574               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.598               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.672               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.745               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.758               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.799               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.903               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.957               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.957               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.967               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672599062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672599074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672599078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -924.952 divisorClk:dv\|clock_25  " "   -2.174            -924.952 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788              -4.083 clk  " "   -0.788              -4.083 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.204               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.223               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.274               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.286               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.307               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.355               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.368               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.368               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.372               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.396               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672599088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672599088 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664672599137 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664672599519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664672601726 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout " "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout " "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672601917 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1664672601917 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664672602049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664672602074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664672602074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.663 " "Worst-case setup slack is -3.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663             -41.587 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "   -3.663             -41.587 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525             -30.410 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "   -3.525             -30.410 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.470             -31.426 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "   -3.470             -31.426 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.154             -31.781 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "   -3.154             -31.781 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.125             -36.798 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "   -3.125             -36.798 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976             -37.522 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "   -2.976             -37.522 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928             -41.888 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "   -2.928             -41.888 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.828             -35.503 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "   -2.828             -35.503 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784             -34.840 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "   -2.784             -34.840 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.515              -2.515 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "   -2.515              -2.515 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043            -452.329 divisorClk:dv\|clock_25  " "   -2.043            -452.329 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -0.353 clk  " "   -0.353              -0.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672602078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 divisorClk:dv\|clock_25  " "    0.135               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk  " "    0.168               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.213               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.233               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.236               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.251               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.265               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.279               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.310               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.316               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.377               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.415               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672602104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672602113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672602118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -870.738 divisorClk:dv\|clock_25  " "   -2.174            -870.738 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -3.137 clk  " "   -0.699              -3.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.248               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.281               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.284               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.285               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.287               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.332               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.343               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.353               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.423               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.424               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672602125 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664672602164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout " "Cell: vG\|control\|casilla0\|rgb\[23\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla1\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla2\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla3\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla4\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla5\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla6\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout " "Cell: vG\|control\|casilla7\|rgb\[23\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout " "Cell: vG\|control\|casilla8\|rgb\[23\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664672602529 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1664672602529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664672602667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664672602691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664672602691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.216 " "Worst-case setup slack is -3.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.216             -37.589 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "   -3.216             -37.589 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.147             -27.672 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "   -3.147             -27.672 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.078             -28.898 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "   -3.078             -28.898 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802             -28.993 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "   -2.802             -28.993 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.725             -33.265 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "   -2.725             -33.265 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -33.167 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "   -2.622             -33.167 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.548             -37.632 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "   -2.548             -37.632 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.490             -32.179 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "   -2.490             -32.179 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.468             -31.621 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "   -2.468             -31.621 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223              -2.223 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "   -2.223              -2.223 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733            -387.593 divisorClk:dv\|clock_25  " "   -1.733            -387.593 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249              -0.249 clk  " "   -0.249              -0.249 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672602694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 divisorClk:dv\|clock_25  " "    0.088               0.000 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.211               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.216               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.236               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.244               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.272               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.293               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.301               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.312               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.315               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.410               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672602720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672602732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664672602736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -865.404 divisorClk:dv\|clock_25  " "   -2.174            -865.404 divisorClk:dv\|clock_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -3.100 clk  " "   -0.688              -3.100 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\]  " "    0.302               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla1\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\]  " "    0.316               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla8\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\]  " "    0.322               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla5\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\]  " "    0.324               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla6\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\]  " "    0.330               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla4\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\]  " "    0.369               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla2\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\]  " "    0.378               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla3\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\]  " "    0.383               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla0\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\]  " "    0.433               0.000 videoGenerador:vG\|controlTOP:control\|contadorPushButton:boton1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\]  " "    0.435               0.000 videoGenerador:vG\|controlTOP:control\|regfile1x24b:memoria_Casilla7\|regfile\[0\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664672602748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664672602748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664672606164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664672606171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664672606322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 19:03:26 2022 " "Processing ended: Sat Oct 01 19:03:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664672606322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664672606322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664672606322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664672606322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1664672608231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664672608231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 19:03:28 2022 " "Processing started: Sat Oct 01 19:03:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664672608231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664672608231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vgaController -c vgaController " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664672608231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1664672609116 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaController.svo D:/Proyectos/Taller/VGA Prueba/simulation/modelsim/ simulation " "Generated file vgaController.svo in folder \"D:/Proyectos/Taller/VGA Prueba/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1664672609282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664672609356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 19:03:29 2022 " "Processing ended: Sat Oct 01 19:03:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664672609356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664672609356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664672609356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664672609356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 536 s " "Quartus Prime Full Compilation was successful. 0 errors, 536 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664672610082 ""}
