INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/async_fifo_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/bin_to_gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_gray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_memory
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/memory.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/read_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/sync_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/write_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/A/proj/Asynchoronous_fifo/src/src.srcs/sim_1/new/asyn_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_fifo_tb
