# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do s1bit_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/CODIGO/s1bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture halfAdder of s1bit
# 
vsim rtl_work.s1bit
# vsim rtl_work.s1bit 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s1bit(halfadder)
add wave  \
sim:/s1bit/x \
sim:/s1bit/y \
sim:/s1bit/cen \
sim:/s1bit/s \
sim:/s1bit/csal
add list  \
sim:/s1bit/x \
sim:/s1bit/y \
sim:/s1bit/cen \
sim:/s1bit/s \
sim:/s1bit/csal
write format list -window .main_pane.list.interior.cs.body {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/QUARTUS/simulation/modelsim/list.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/QUARTUS/simulation/modelsim/wave.do}
do w
# Cannot open macro file: w
do wave.do
do wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/QUARTUS/simulation/modelsim/wave.do}
pwd
# D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/QUARTUS/simulation/modelsim
do ../../../PRUEBAS/estimulos.do
write list -window .main_pane.list.interior.cs.body {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/RESULTADOS/list.lst}
vsim work.dig_top_tb -t ns
# vsim -t ns work.dig_top_tb 
# ** Error: (vsim-3170) Could not find 'D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/QUARTUS/simulation/modelsim/rtl_work.dig_top_tb'.
# 
# Error loading design
vsim rtl_work.s1bit
# vsim rtl_work.s1bit 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s1bit(halfadder)
do wave.do
do list.do
do ../../../PRUEBAS/estimulos.do
restart
do ../../../PRUEBAS/estimulos.do
do {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/PRUEBAS/estimulos.do}
do {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/PRUEBAS/estimulos.do}
write list -window .main_pane.list.interior.cs.body {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/RESULTADOS/list.lst}
do {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/PRUEBAS/estimulos.do}
restart -force
run -all
force s1bit/x U 0 ns, 0 50 ns, U 100 ns, 0 150 ns, U 200 ns, 0 250 ns, U 300 ns, 0 350 ns, U 400 ns, 1 450 ns, U 500 ns, 1 550 ns, U 600 ns, 1 650 ns, U 700 ns, 1 750 ns
run -all
restart -force
force s1bit/x U 0 ns, 0 50 ns, U 100 ns, 0 150 ns, U 200 ns, 0 250 ns, U 300 ns, 0 350 ns, U 400 ns, 1 450 ns, U 500 ns, 1 550 ns, U 600 ns, 1 650 ns, U 700 ns, 1 750 ns
force s1bit/y U 0 ns, 0 50 ns, U 100 ns, 0 150 ns, U 200 ns, 1 250 ns, U 300 ns, 1 350 ns, U 400 ns, 0 450 ns, U 500 ns, 0 550 ns, U 600 ns, 1 650 ns, U 700 ns, 1 750 ns
force s1bit/cen U 0 ns, 0 50 ns, U 100 ns, 1 150 ns, U 200 ns, 0 250 ns, U 300 ns, 1 350 ns, U 400 ns, 0 450 ns, U 500 ns,1 550 ns, U 600 ns, 0 650 ns, U 700 ns, 1 750 ns
run -all
write list -window .main_pane.list.interior.cs.body {D:/FIBQ7/AC2/LAB1 AC2/ENTREGA/RESULTADOS/list.lst}
