

================================================================
== Vitis HLS Report for 'latnrm'
================================================================
* Date:           Mon Jul 28 11:40:29 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.166 us|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      166|      182|  27.556 us|  30.212 us|  167|  183|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.35>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv7_i491_30_phi_loc = alloca i64 1"   --->   Operation 56 'alloca' 'conv7_i491_30_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv7_i158_30_phi_loc = alloca i64 1"   --->   Operation 57 'alloca' 'conv7_i158_30_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bottom_V_loc = alloca i64 1"   --->   Operation 58 'alloca' 'bottom_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%right_V_loc = alloca i64 1"   --->   Operation 59 'alloca' 'right_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%right_V_1_loc = alloca i64 1"   --->   Operation 60 'alloca' 'right_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%right_V_2_loc = alloca i64 1"   --->   Operation 61 'alloca' 'right_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%right_V_3_loc = alloca i64 1"   --->   Operation 62 'alloca' 'right_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%right_V_4_loc = alloca i64 1"   --->   Operation 63 'alloca' 'right_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%right_V_5_loc = alloca i64 1"   --->   Operation 64 'alloca' 'right_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%right_V_6_loc = alloca i64 1"   --->   Operation 65 'alloca' 'right_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%right_V_7_loc = alloca i64 1"   --->   Operation 66 'alloca' 'right_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%right_V_8_loc = alloca i64 1"   --->   Operation 67 'alloca' 'right_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%right_V_9_loc = alloca i64 1"   --->   Operation 68 'alloca' 'right_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%right_V_10_loc = alloca i64 1"   --->   Operation 69 'alloca' 'right_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%right_V_11_loc = alloca i64 1"   --->   Operation 70 'alloca' 'right_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%right_V_12_loc = alloca i64 1"   --->   Operation 71 'alloca' 'right_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%right_V_13_loc = alloca i64 1"   --->   Operation 72 'alloca' 'right_V_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%right_V_14_loc = alloca i64 1"   --->   Operation 73 'alloca' 'right_V_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%right_V_15_loc = alloca i64 1"   --->   Operation 74 'alloca' 'right_V_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%right_V_16_loc = alloca i64 1"   --->   Operation 75 'alloca' 'right_V_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%right_V_17_loc = alloca i64 1"   --->   Operation 76 'alloca' 'right_V_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%right_V_18_loc = alloca i64 1"   --->   Operation 77 'alloca' 'right_V_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%right_V_19_loc = alloca i64 1"   --->   Operation 78 'alloca' 'right_V_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%right_V_20_loc = alloca i64 1"   --->   Operation 79 'alloca' 'right_V_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%right_V_21_loc = alloca i64 1"   --->   Operation 80 'alloca' 'right_V_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%right_V_22_loc = alloca i64 1"   --->   Operation 81 'alloca' 'right_V_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%right_V_23_loc = alloca i64 1"   --->   Operation 82 'alloca' 'right_V_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%right_V_24_loc = alloca i64 1"   --->   Operation 83 'alloca' 'right_V_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%right_V_25_loc = alloca i64 1"   --->   Operation 84 'alloca' 'right_V_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%right_V_26_loc = alloca i64 1"   --->   Operation 85 'alloca' 'right_V_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%right_V_27_loc = alloca i64 1"   --->   Operation 86 'alloca' 'right_V_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%right_V_28_loc = alloca i64 1"   --->   Operation 87 'alloca' 'right_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%right_V_29_loc = alloca i64 1"   --->   Operation 88 'alloca' 'right_V_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%right_V_30_loc = alloca i64 1"   --->   Operation 89 'alloca' 'right_V_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%coeff_V = alloca i64 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16]   --->   Operation 90 'alloca' 'coeff_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%int_state_V = alloca i64 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17]   --->   Operation 91 'alloca' 'int_state_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%coefficient_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_0"   --->   Operation 92 'read' 'coefficient_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %coefficient_0_read"   --->   Operation 93 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%coefficient_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_4"   --->   Operation 94 'read' 'coefficient_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_122 = bitcast i32 %coefficient_4_read"   --->   Operation 95 'bitcast' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%coefficient_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_8"   --->   Operation 96 'read' 'coefficient_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%empty_123 = bitcast i32 %coefficient_8_read"   --->   Operation 97 'bitcast' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%coefficient_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_12"   --->   Operation 98 'read' 'coefficient_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%empty_124 = bitcast i32 %coefficient_12_read"   --->   Operation 99 'bitcast' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%coefficient_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_16"   --->   Operation 100 'read' 'coefficient_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty_125 = bitcast i32 %coefficient_16_read"   --->   Operation 101 'bitcast' 'empty_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%coefficient_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_20"   --->   Operation 102 'read' 'coefficient_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty_126 = bitcast i32 %coefficient_20_read"   --->   Operation 103 'bitcast' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%coefficient_24_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_24"   --->   Operation 104 'read' 'coefficient_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%empty_127 = bitcast i32 %coefficient_24_read"   --->   Operation 105 'bitcast' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%coefficient_28_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_28"   --->   Operation 106 'read' 'coefficient_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty_128 = bitcast i32 %coefficient_28_read"   --->   Operation 107 'bitcast' 'empty_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%coefficient_32_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_32"   --->   Operation 108 'read' 'coefficient_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%empty_129 = bitcast i32 %coefficient_32_read"   --->   Operation 109 'bitcast' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%coefficient_36_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_36"   --->   Operation 110 'read' 'coefficient_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty_130 = bitcast i32 %coefficient_36_read"   --->   Operation 111 'bitcast' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%coefficient_40_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_40"   --->   Operation 112 'read' 'coefficient_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%empty_131 = bitcast i32 %coefficient_40_read"   --->   Operation 113 'bitcast' 'empty_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%coefficient_44_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_44"   --->   Operation 114 'read' 'coefficient_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%empty_132 = bitcast i32 %coefficient_44_read"   --->   Operation 115 'bitcast' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%coefficient_48_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_48"   --->   Operation 116 'read' 'coefficient_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%empty_133 = bitcast i32 %coefficient_48_read"   --->   Operation 117 'bitcast' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%coefficient_52_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_52"   --->   Operation 118 'read' 'coefficient_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%empty_134 = bitcast i32 %coefficient_52_read"   --->   Operation 119 'bitcast' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%coefficient_56_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_56"   --->   Operation 120 'read' 'coefficient_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%empty_135 = bitcast i32 %coefficient_56_read"   --->   Operation 121 'bitcast' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%coefficient_60_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_60"   --->   Operation 122 'read' 'coefficient_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_136 = bitcast i32 %coefficient_60_read"   --->   Operation 123 'bitcast' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%coefficient_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_1"   --->   Operation 124 'read' 'coefficient_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%empty_137 = bitcast i32 %coefficient_1_read"   --->   Operation 125 'bitcast' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%coefficient_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_5"   --->   Operation 126 'read' 'coefficient_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%empty_138 = bitcast i32 %coefficient_5_read"   --->   Operation 127 'bitcast' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%coefficient_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_9"   --->   Operation 128 'read' 'coefficient_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%empty_139 = bitcast i32 %coefficient_9_read"   --->   Operation 129 'bitcast' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%coefficient_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_13"   --->   Operation 130 'read' 'coefficient_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%empty_140 = bitcast i32 %coefficient_13_read"   --->   Operation 131 'bitcast' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%coefficient_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_17"   --->   Operation 132 'read' 'coefficient_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%empty_141 = bitcast i32 %coefficient_17_read"   --->   Operation 133 'bitcast' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%coefficient_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_21"   --->   Operation 134 'read' 'coefficient_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%empty_142 = bitcast i32 %coefficient_21_read"   --->   Operation 135 'bitcast' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%coefficient_25_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_25"   --->   Operation 136 'read' 'coefficient_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%empty_143 = bitcast i32 %coefficient_25_read"   --->   Operation 137 'bitcast' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%coefficient_29_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_29"   --->   Operation 138 'read' 'coefficient_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%empty_144 = bitcast i32 %coefficient_29_read"   --->   Operation 139 'bitcast' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%coefficient_33_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_33"   --->   Operation 140 'read' 'coefficient_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%empty_145 = bitcast i32 %coefficient_33_read"   --->   Operation 141 'bitcast' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%coefficient_37_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_37"   --->   Operation 142 'read' 'coefficient_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty_146 = bitcast i32 %coefficient_37_read"   --->   Operation 143 'bitcast' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%coefficient_41_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_41"   --->   Operation 144 'read' 'coefficient_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%empty_147 = bitcast i32 %coefficient_41_read"   --->   Operation 145 'bitcast' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%coefficient_45_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_45"   --->   Operation 146 'read' 'coefficient_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%empty_148 = bitcast i32 %coefficient_45_read"   --->   Operation 147 'bitcast' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%coefficient_49_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_49"   --->   Operation 148 'read' 'coefficient_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%empty_149 = bitcast i32 %coefficient_49_read"   --->   Operation 149 'bitcast' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%coefficient_53_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_53"   --->   Operation 150 'read' 'coefficient_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%empty_150 = bitcast i32 %coefficient_53_read"   --->   Operation 151 'bitcast' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%coefficient_57_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_57"   --->   Operation 152 'read' 'coefficient_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%empty_151 = bitcast i32 %coefficient_57_read"   --->   Operation 153 'bitcast' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%coefficient_61_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_61"   --->   Operation 154 'read' 'coefficient_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%empty_152 = bitcast i32 %coefficient_61_read"   --->   Operation 155 'bitcast' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%coefficient_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_2"   --->   Operation 156 'read' 'coefficient_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%empty_153 = bitcast i32 %coefficient_2_read"   --->   Operation 157 'bitcast' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%coefficient_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_6"   --->   Operation 158 'read' 'coefficient_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%empty_154 = bitcast i32 %coefficient_6_read"   --->   Operation 159 'bitcast' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%coefficient_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_10"   --->   Operation 160 'read' 'coefficient_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%empty_155 = bitcast i32 %coefficient_10_read"   --->   Operation 161 'bitcast' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%coefficient_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_14"   --->   Operation 162 'read' 'coefficient_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%empty_156 = bitcast i32 %coefficient_14_read"   --->   Operation 163 'bitcast' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%coefficient_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_18"   --->   Operation 164 'read' 'coefficient_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%empty_157 = bitcast i32 %coefficient_18_read"   --->   Operation 165 'bitcast' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%coefficient_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_22"   --->   Operation 166 'read' 'coefficient_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%empty_158 = bitcast i32 %coefficient_22_read"   --->   Operation 167 'bitcast' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%coefficient_26_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_26"   --->   Operation 168 'read' 'coefficient_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%empty_159 = bitcast i32 %coefficient_26_read"   --->   Operation 169 'bitcast' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%coefficient_30_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_30"   --->   Operation 170 'read' 'coefficient_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%empty_160 = bitcast i32 %coefficient_30_read"   --->   Operation 171 'bitcast' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%coefficient_34_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_34"   --->   Operation 172 'read' 'coefficient_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%empty_161 = bitcast i32 %coefficient_34_read"   --->   Operation 173 'bitcast' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%coefficient_38_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_38"   --->   Operation 174 'read' 'coefficient_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%empty_162 = bitcast i32 %coefficient_38_read"   --->   Operation 175 'bitcast' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%coefficient_42_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_42"   --->   Operation 176 'read' 'coefficient_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%empty_163 = bitcast i32 %coefficient_42_read"   --->   Operation 177 'bitcast' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%coefficient_46_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_46"   --->   Operation 178 'read' 'coefficient_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%empty_164 = bitcast i32 %coefficient_46_read"   --->   Operation 179 'bitcast' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%coefficient_50_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_50"   --->   Operation 180 'read' 'coefficient_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%empty_165 = bitcast i32 %coefficient_50_read"   --->   Operation 181 'bitcast' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%coefficient_54_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_54"   --->   Operation 182 'read' 'coefficient_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%empty_166 = bitcast i32 %coefficient_54_read"   --->   Operation 183 'bitcast' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%coefficient_58_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_58"   --->   Operation 184 'read' 'coefficient_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%empty_167 = bitcast i32 %coefficient_58_read"   --->   Operation 185 'bitcast' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%coefficient_62_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_62"   --->   Operation 186 'read' 'coefficient_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%empty_168 = bitcast i32 %coefficient_62_read"   --->   Operation 187 'bitcast' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%coefficient_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_3"   --->   Operation 188 'read' 'coefficient_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%empty_169 = bitcast i32 %coefficient_3_read"   --->   Operation 189 'bitcast' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%coefficient_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_7"   --->   Operation 190 'read' 'coefficient_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%empty_170 = bitcast i32 %coefficient_7_read"   --->   Operation 191 'bitcast' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%coefficient_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_11"   --->   Operation 192 'read' 'coefficient_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%empty_171 = bitcast i32 %coefficient_11_read"   --->   Operation 193 'bitcast' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%coefficient_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_15"   --->   Operation 194 'read' 'coefficient_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%empty_172 = bitcast i32 %coefficient_15_read"   --->   Operation 195 'bitcast' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%coefficient_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_19"   --->   Operation 196 'read' 'coefficient_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%empty_173 = bitcast i32 %coefficient_19_read"   --->   Operation 197 'bitcast' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%coefficient_23_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_23"   --->   Operation 198 'read' 'coefficient_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%empty_174 = bitcast i32 %coefficient_23_read"   --->   Operation 199 'bitcast' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%coefficient_27_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_27"   --->   Operation 200 'read' 'coefficient_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty_175 = bitcast i32 %coefficient_27_read"   --->   Operation 201 'bitcast' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%coefficient_31_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_31"   --->   Operation 202 'read' 'coefficient_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%empty_176 = bitcast i32 %coefficient_31_read"   --->   Operation 203 'bitcast' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%coefficient_35_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_35"   --->   Operation 204 'read' 'coefficient_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%empty_177 = bitcast i32 %coefficient_35_read"   --->   Operation 205 'bitcast' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%coefficient_39_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_39"   --->   Operation 206 'read' 'coefficient_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%empty_178 = bitcast i32 %coefficient_39_read"   --->   Operation 207 'bitcast' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%coefficient_43_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_43"   --->   Operation 208 'read' 'coefficient_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%empty_179 = bitcast i32 %coefficient_43_read"   --->   Operation 209 'bitcast' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%coefficient_47_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_47"   --->   Operation 210 'read' 'coefficient_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%empty_180 = bitcast i32 %coefficient_47_read"   --->   Operation 211 'bitcast' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%coefficient_51_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_51"   --->   Operation 212 'read' 'coefficient_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%empty_181 = bitcast i32 %coefficient_51_read"   --->   Operation 213 'bitcast' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%coefficient_55_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_55"   --->   Operation 214 'read' 'coefficient_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%empty_182 = bitcast i32 %coefficient_55_read"   --->   Operation 215 'bitcast' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%coefficient_59_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_59"   --->   Operation 216 'read' 'coefficient_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%empty_183 = bitcast i32 %coefficient_59_read"   --->   Operation 217 'bitcast' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%coefficient_63_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %coefficient_63"   --->   Operation 218 'read' 'coefficient_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%empty_184 = bitcast i32 %coefficient_63_read"   --->   Operation 219 'bitcast' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (2.29ns)   --->   "%call_ln0 = call void @latnrm_Pipeline_VITIS_LOOP_20_1, i32 %empty, i32 %empty_122, i32 %empty_123, i32 %empty_124, i32 %empty_125, i32 %empty_126, i32 %empty_127, i32 %empty_128, i32 %empty_129, i32 %empty_130, i32 %empty_131, i32 %empty_132, i32 %empty_133, i32 %empty_134, i32 %empty_135, i32 %empty_136, i32 %coeff_V, i32 %empty_137, i32 %empty_138, i32 %empty_139, i32 %empty_140, i32 %empty_141, i32 %empty_142, i32 %empty_143, i32 %empty_144, i32 %empty_145, i32 %empty_146, i32 %empty_147, i32 %empty_148, i32 %empty_149, i32 %empty_150, i32 %empty_151, i32 %empty_152, i32 %empty_153, i32 %empty_154, i32 %empty_155, i32 %empty_156, i32 %empty_157, i32 %empty_158, i32 %empty_159, i32 %empty_160, i32 %empty_161, i32 %empty_162, i32 %empty_163, i32 %empty_164, i32 %empty_165, i32 %empty_166, i32 %empty_167, i32 %empty_168, i32 %empty_169, i32 %empty_170, i32 %empty_171, i32 %empty_172, i32 %empty_173, i32 %empty_174, i32 %empty_175, i32 %empty_176, i32 %empty_177, i32 %empty_178, i32 %empty_179, i32 %empty_180, i32 %empty_181, i32 %empty_182, i32 %empty_183, i32 %empty_184"   --->   Operation 220 'call' 'call_ln0' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%internal_state_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_0"   --->   Operation 221 'read' 'internal_state_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%empty_185 = bitcast i32 %internal_state_0_read"   --->   Operation 222 'bitcast' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%internal_state_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_4"   --->   Operation 223 'read' 'internal_state_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%empty_186 = bitcast i32 %internal_state_4_read"   --->   Operation 224 'bitcast' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%internal_state_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_8"   --->   Operation 225 'read' 'internal_state_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%empty_187 = bitcast i32 %internal_state_8_read"   --->   Operation 226 'bitcast' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%internal_state_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_12"   --->   Operation 227 'read' 'internal_state_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%empty_188 = bitcast i32 %internal_state_12_read"   --->   Operation 228 'bitcast' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%internal_state_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_16"   --->   Operation 229 'read' 'internal_state_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%empty_189 = bitcast i32 %internal_state_16_read"   --->   Operation 230 'bitcast' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%internal_state_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_20"   --->   Operation 231 'read' 'internal_state_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%empty_190 = bitcast i32 %internal_state_20_read"   --->   Operation 232 'bitcast' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%internal_state_24_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_24"   --->   Operation 233 'read' 'internal_state_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%empty_191 = bitcast i32 %internal_state_24_read"   --->   Operation 234 'bitcast' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%internal_state_28_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_28"   --->   Operation 235 'read' 'internal_state_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%empty_192 = bitcast i32 %internal_state_28_read"   --->   Operation 236 'bitcast' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%internal_state_32_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_32"   --->   Operation 237 'read' 'internal_state_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%empty_193 = bitcast i32 %internal_state_32_read"   --->   Operation 238 'bitcast' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%internal_state_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_1"   --->   Operation 239 'read' 'internal_state_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%empty_194 = bitcast i32 %internal_state_1_read"   --->   Operation 240 'bitcast' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%internal_state_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_5"   --->   Operation 241 'read' 'internal_state_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%empty_195 = bitcast i32 %internal_state_5_read"   --->   Operation 242 'bitcast' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%internal_state_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_9"   --->   Operation 243 'read' 'internal_state_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%empty_196 = bitcast i32 %internal_state_9_read"   --->   Operation 244 'bitcast' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%internal_state_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_13"   --->   Operation 245 'read' 'internal_state_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%empty_197 = bitcast i32 %internal_state_13_read"   --->   Operation 246 'bitcast' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%internal_state_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_17"   --->   Operation 247 'read' 'internal_state_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%empty_198 = bitcast i32 %internal_state_17_read"   --->   Operation 248 'bitcast' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%internal_state_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_21"   --->   Operation 249 'read' 'internal_state_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%empty_199 = bitcast i32 %internal_state_21_read"   --->   Operation 250 'bitcast' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%internal_state_25_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_25"   --->   Operation 251 'read' 'internal_state_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%empty_200 = bitcast i32 %internal_state_25_read"   --->   Operation 252 'bitcast' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%internal_state_29_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_29"   --->   Operation 253 'read' 'internal_state_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%empty_201 = bitcast i32 %internal_state_29_read"   --->   Operation 254 'bitcast' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%internal_state_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_2"   --->   Operation 255 'read' 'internal_state_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%empty_202 = bitcast i32 %internal_state_2_read"   --->   Operation 256 'bitcast' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%internal_state_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_6"   --->   Operation 257 'read' 'internal_state_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%empty_203 = bitcast i32 %internal_state_6_read"   --->   Operation 258 'bitcast' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%internal_state_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_10"   --->   Operation 259 'read' 'internal_state_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%empty_204 = bitcast i32 %internal_state_10_read"   --->   Operation 260 'bitcast' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%internal_state_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_14"   --->   Operation 261 'read' 'internal_state_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%empty_205 = bitcast i32 %internal_state_14_read"   --->   Operation 262 'bitcast' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%internal_state_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_18"   --->   Operation 263 'read' 'internal_state_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%empty_206 = bitcast i32 %internal_state_18_read"   --->   Operation 264 'bitcast' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%internal_state_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_22"   --->   Operation 265 'read' 'internal_state_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%empty_207 = bitcast i32 %internal_state_22_read"   --->   Operation 266 'bitcast' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%internal_state_26_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_26"   --->   Operation 267 'read' 'internal_state_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%empty_208 = bitcast i32 %internal_state_26_read"   --->   Operation 268 'bitcast' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%internal_state_30_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_30"   --->   Operation 269 'read' 'internal_state_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%empty_209 = bitcast i32 %internal_state_30_read"   --->   Operation 270 'bitcast' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%internal_state_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_3"   --->   Operation 271 'read' 'internal_state_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%empty_210 = bitcast i32 %internal_state_3_read"   --->   Operation 272 'bitcast' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%internal_state_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_7"   --->   Operation 273 'read' 'internal_state_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%empty_211 = bitcast i32 %internal_state_7_read"   --->   Operation 274 'bitcast' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%internal_state_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_11"   --->   Operation 275 'read' 'internal_state_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%empty_212 = bitcast i32 %internal_state_11_read"   --->   Operation 276 'bitcast' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%internal_state_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_15"   --->   Operation 277 'read' 'internal_state_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%empty_213 = bitcast i32 %internal_state_15_read"   --->   Operation 278 'bitcast' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%internal_state_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_19"   --->   Operation 279 'read' 'internal_state_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%empty_214 = bitcast i32 %internal_state_19_read"   --->   Operation 280 'bitcast' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%internal_state_23_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_23"   --->   Operation 281 'read' 'internal_state_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%empty_215 = bitcast i32 %internal_state_23_read"   --->   Operation 282 'bitcast' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%internal_state_27_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_27"   --->   Operation 283 'read' 'internal_state_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%empty_216 = bitcast i32 %internal_state_27_read"   --->   Operation 284 'bitcast' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%internal_state_31_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %internal_state_31"   --->   Operation 285 'read' 'internal_state_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%empty_217 = bitcast i32 %internal_state_31_read"   --->   Operation 286 'bitcast' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [2/2] (2.35ns)   --->   "%call_ln0 = call void @latnrm_Pipeline_VITIS_LOOP_24_2, i32 %empty_194, i32 %empty_195, i32 %empty_196, i32 %empty_197, i32 %empty_198, i32 %empty_199, i32 %empty_200, i32 %empty_201, i32 %int_state_V, i32 %empty_202, i32 %empty_203, i32 %empty_204, i32 %empty_205, i32 %empty_206, i32 %empty_207, i32 %empty_208, i32 %empty_209, i32 %empty_210, i32 %empty_211, i32 %empty_212, i32 %empty_213, i32 %empty_214, i32 %empty_215, i32 %empty_216, i32 %empty_217, i32 %empty_185, i32 %empty_186, i32 %empty_187, i32 %empty_188, i32 %empty_189, i32 %empty_190, i32 %empty_191, i32 %empty_192, i32 %empty_193"   --->   Operation 287 'call' 'call_ln0' <Predicate = true> <Delay = 2.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 288 [1/2] (0.00ns)   --->   "%call_ln0 = call void @latnrm_Pipeline_VITIS_LOOP_20_1, i32 %empty, i32 %empty_122, i32 %empty_123, i32 %empty_124, i32 %empty_125, i32 %empty_126, i32 %empty_127, i32 %empty_128, i32 %empty_129, i32 %empty_130, i32 %empty_131, i32 %empty_132, i32 %empty_133, i32 %empty_134, i32 %empty_135, i32 %empty_136, i32 %coeff_V, i32 %empty_137, i32 %empty_138, i32 %empty_139, i32 %empty_140, i32 %empty_141, i32 %empty_142, i32 %empty_143, i32 %empty_144, i32 %empty_145, i32 %empty_146, i32 %empty_147, i32 %empty_148, i32 %empty_149, i32 %empty_150, i32 %empty_151, i32 %empty_152, i32 %empty_153, i32 %empty_154, i32 %empty_155, i32 %empty_156, i32 %empty_157, i32 %empty_158, i32 %empty_159, i32 %empty_160, i32 %empty_161, i32 %empty_162, i32 %empty_163, i32 %empty_164, i32 %empty_165, i32 %empty_166, i32 %empty_167, i32 %empty_168, i32 %empty_169, i32 %empty_170, i32 %empty_171, i32 %empty_172, i32 %empty_173, i32 %empty_174, i32 %empty_175, i32 %empty_176, i32 %empty_177, i32 %empty_178, i32 %empty_179, i32 %empty_180, i32 %empty_181, i32 %empty_182, i32 %empty_183, i32 %empty_184"   --->   Operation 288 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln0 = call void @latnrm_Pipeline_VITIS_LOOP_24_2, i32 %empty_194, i32 %empty_195, i32 %empty_196, i32 %empty_197, i32 %empty_198, i32 %empty_199, i32 %empty_200, i32 %empty_201, i32 %int_state_V, i32 %empty_202, i32 %empty_203, i32 %empty_204, i32 %empty_205, i32 %empty_206, i32 %empty_207, i32 %empty_208, i32 %empty_209, i32 %empty_210, i32 %empty_211, i32 %empty_212, i32 %empty_213, i32 %empty_214, i32 %empty_215, i32 %empty_216, i32 %empty_217, i32 %empty_185, i32 %empty_186, i32 %empty_187, i32 %empty_188, i32 %empty_189, i32 %empty_190, i32 %empty_191, i32 %empty_192, i32 %empty_193"   --->   Operation 289 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%coeff_V_addr_1 = getelementptr i32 %coeff_V, i64 0, i64 0"   --->   Operation 290 'getelementptr' 'coeff_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (0.69ns)   --->   "%coeff_V_load = load i6 %coeff_V_addr_1"   --->   Operation 291 'load' 'coeff_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%coeff_V_addr_2 = getelementptr i32 %coeff_V, i64 0, i64 1"   --->   Operation 292 'getelementptr' 'coeff_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 293 [2/2] (0.69ns)   --->   "%coeff_V_load_1 = load i6 %coeff_V_addr_2"   --->   Operation 293 'load' 'coeff_V_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 294 [1/2] (0.69ns)   --->   "%coeff_V_load = load i6 %coeff_V_addr_1"   --->   Operation 294 'load' 'coeff_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 295 [1/2] (0.69ns)   --->   "%coeff_V_load_1 = load i6 %coeff_V_addr_2"   --->   Operation 295 'load' 'coeff_V_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%coeff_V_addr_3 = getelementptr i32 %coeff_V, i64 0, i64 2"   --->   Operation 296 'getelementptr' 'coeff_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [2/2] (0.69ns)   --->   "%coeff_V_load_2 = load i6 %coeff_V_addr_3"   --->   Operation 297 'load' 'coeff_V_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%coeff_V_addr = getelementptr i32 %coeff_V, i64 0, i64 3"   --->   Operation 298 'getelementptr' 'coeff_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [2/2] (0.69ns)   --->   "%coeff_V_load_3 = load i6 %coeff_V_addr"   --->   Operation 299 'load' 'coeff_V_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 300 [1/2] (0.69ns)   --->   "%coeff_V_load_2 = load i6 %coeff_V_addr_3"   --->   Operation 300 'load' 'coeff_V_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 301 [1/2] (0.69ns)   --->   "%coeff_V_load_3 = load i6 %coeff_V_addr"   --->   Operation 301 'load' 'coeff_V_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%coeff_V_addr_4 = getelementptr i32 %coeff_V, i64 0, i64 4"   --->   Operation 302 'getelementptr' 'coeff_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [2/2] (0.69ns)   --->   "%coeff_V_load_4 = load i6 %coeff_V_addr_4"   --->   Operation 303 'load' 'coeff_V_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%coeff_V_addr_5 = getelementptr i32 %coeff_V, i64 0, i64 5"   --->   Operation 304 'getelementptr' 'coeff_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [2/2] (0.69ns)   --->   "%coeff_V_load_5 = load i6 %coeff_V_addr_5"   --->   Operation 305 'load' 'coeff_V_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 306 [1/2] (0.69ns)   --->   "%coeff_V_load_4 = load i6 %coeff_V_addr_4"   --->   Operation 306 'load' 'coeff_V_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 307 [1/2] (0.69ns)   --->   "%coeff_V_load_5 = load i6 %coeff_V_addr_5"   --->   Operation 307 'load' 'coeff_V_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%coeff_V_addr_6 = getelementptr i32 %coeff_V, i64 0, i64 6"   --->   Operation 308 'getelementptr' 'coeff_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [2/2] (0.69ns)   --->   "%coeff_V_load_6 = load i6 %coeff_V_addr_6"   --->   Operation 309 'load' 'coeff_V_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%coeff_V_addr_7 = getelementptr i32 %coeff_V, i64 0, i64 7"   --->   Operation 310 'getelementptr' 'coeff_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [2/2] (0.69ns)   --->   "%coeff_V_load_7 = load i6 %coeff_V_addr_7"   --->   Operation 311 'load' 'coeff_V_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 312 [1/2] (0.69ns)   --->   "%coeff_V_load_6 = load i6 %coeff_V_addr_6"   --->   Operation 312 'load' 'coeff_V_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 313 [1/2] (0.69ns)   --->   "%coeff_V_load_7 = load i6 %coeff_V_addr_7"   --->   Operation 313 'load' 'coeff_V_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%coeff_V_addr_8 = getelementptr i32 %coeff_V, i64 0, i64 8"   --->   Operation 314 'getelementptr' 'coeff_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [2/2] (0.69ns)   --->   "%coeff_V_load_8 = load i6 %coeff_V_addr_8"   --->   Operation 315 'load' 'coeff_V_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%coeff_V_addr_9 = getelementptr i32 %coeff_V, i64 0, i64 9"   --->   Operation 316 'getelementptr' 'coeff_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [2/2] (0.69ns)   --->   "%coeff_V_load_9 = load i6 %coeff_V_addr_9"   --->   Operation 317 'load' 'coeff_V_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 318 [1/2] (0.69ns)   --->   "%coeff_V_load_8 = load i6 %coeff_V_addr_8"   --->   Operation 318 'load' 'coeff_V_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 319 [1/2] (0.69ns)   --->   "%coeff_V_load_9 = load i6 %coeff_V_addr_9"   --->   Operation 319 'load' 'coeff_V_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 320 [1/1] (0.00ns)   --->   "%coeff_V_addr_10 = getelementptr i32 %coeff_V, i64 0, i64 10"   --->   Operation 320 'getelementptr' 'coeff_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 321 [2/2] (0.69ns)   --->   "%coeff_V_load_10 = load i6 %coeff_V_addr_10"   --->   Operation 321 'load' 'coeff_V_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%coeff_V_addr_11 = getelementptr i32 %coeff_V, i64 0, i64 11"   --->   Operation 322 'getelementptr' 'coeff_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 323 [2/2] (0.69ns)   --->   "%coeff_V_load_11 = load i6 %coeff_V_addr_11"   --->   Operation 323 'load' 'coeff_V_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 324 [1/2] (0.69ns)   --->   "%coeff_V_load_10 = load i6 %coeff_V_addr_10"   --->   Operation 324 'load' 'coeff_V_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 325 [1/2] (0.69ns)   --->   "%coeff_V_load_11 = load i6 %coeff_V_addr_11"   --->   Operation 325 'load' 'coeff_V_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%coeff_V_addr_12 = getelementptr i32 %coeff_V, i64 0, i64 12"   --->   Operation 326 'getelementptr' 'coeff_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [2/2] (0.69ns)   --->   "%coeff_V_load_12 = load i6 %coeff_V_addr_12"   --->   Operation 327 'load' 'coeff_V_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%coeff_V_addr_13 = getelementptr i32 %coeff_V, i64 0, i64 13"   --->   Operation 328 'getelementptr' 'coeff_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [2/2] (0.69ns)   --->   "%coeff_V_load_13 = load i6 %coeff_V_addr_13"   --->   Operation 329 'load' 'coeff_V_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 330 [1/2] (0.69ns)   --->   "%coeff_V_load_12 = load i6 %coeff_V_addr_12"   --->   Operation 330 'load' 'coeff_V_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 331 [1/2] (0.69ns)   --->   "%coeff_V_load_13 = load i6 %coeff_V_addr_13"   --->   Operation 331 'load' 'coeff_V_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%coeff_V_addr_14 = getelementptr i32 %coeff_V, i64 0, i64 14"   --->   Operation 332 'getelementptr' 'coeff_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [2/2] (0.69ns)   --->   "%coeff_V_load_14 = load i6 %coeff_V_addr_14"   --->   Operation 333 'load' 'coeff_V_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%coeff_V_addr_15 = getelementptr i32 %coeff_V, i64 0, i64 15"   --->   Operation 334 'getelementptr' 'coeff_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [2/2] (0.69ns)   --->   "%coeff_V_load_15 = load i6 %coeff_V_addr_15"   --->   Operation 335 'load' 'coeff_V_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 336 [1/2] (0.69ns)   --->   "%coeff_V_load_14 = load i6 %coeff_V_addr_14"   --->   Operation 336 'load' 'coeff_V_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 337 [1/2] (0.69ns)   --->   "%coeff_V_load_15 = load i6 %coeff_V_addr_15"   --->   Operation 337 'load' 'coeff_V_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%coeff_V_addr_16 = getelementptr i32 %coeff_V, i64 0, i64 16"   --->   Operation 338 'getelementptr' 'coeff_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [2/2] (0.69ns)   --->   "%coeff_V_load_16 = load i6 %coeff_V_addr_16"   --->   Operation 339 'load' 'coeff_V_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%coeff_V_addr_17 = getelementptr i32 %coeff_V, i64 0, i64 17"   --->   Operation 340 'getelementptr' 'coeff_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 341 [2/2] (0.69ns)   --->   "%coeff_V_load_17 = load i6 %coeff_V_addr_17"   --->   Operation 341 'load' 'coeff_V_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 342 [1/2] (0.69ns)   --->   "%coeff_V_load_16 = load i6 %coeff_V_addr_16"   --->   Operation 342 'load' 'coeff_V_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 343 [1/2] (0.69ns)   --->   "%coeff_V_load_17 = load i6 %coeff_V_addr_17"   --->   Operation 343 'load' 'coeff_V_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%coeff_V_addr_18 = getelementptr i32 %coeff_V, i64 0, i64 18"   --->   Operation 344 'getelementptr' 'coeff_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [2/2] (0.69ns)   --->   "%coeff_V_load_18 = load i6 %coeff_V_addr_18"   --->   Operation 345 'load' 'coeff_V_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%coeff_V_addr_19 = getelementptr i32 %coeff_V, i64 0, i64 19"   --->   Operation 346 'getelementptr' 'coeff_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [2/2] (0.69ns)   --->   "%coeff_V_load_19 = load i6 %coeff_V_addr_19"   --->   Operation 347 'load' 'coeff_V_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 0.69>
ST_13 : Operation 348 [1/2] (0.69ns)   --->   "%coeff_V_load_18 = load i6 %coeff_V_addr_18"   --->   Operation 348 'load' 'coeff_V_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 349 [1/2] (0.69ns)   --->   "%coeff_V_load_19 = load i6 %coeff_V_addr_19"   --->   Operation 349 'load' 'coeff_V_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%coeff_V_addr_20 = getelementptr i32 %coeff_V, i64 0, i64 20"   --->   Operation 350 'getelementptr' 'coeff_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [2/2] (0.69ns)   --->   "%coeff_V_load_20 = load i6 %coeff_V_addr_20"   --->   Operation 351 'load' 'coeff_V_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%coeff_V_addr_21 = getelementptr i32 %coeff_V, i64 0, i64 21"   --->   Operation 352 'getelementptr' 'coeff_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [2/2] (0.69ns)   --->   "%coeff_V_load_21 = load i6 %coeff_V_addr_21"   --->   Operation 353 'load' 'coeff_V_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 0.69>
ST_14 : Operation 354 [1/2] (0.69ns)   --->   "%coeff_V_load_20 = load i6 %coeff_V_addr_20"   --->   Operation 354 'load' 'coeff_V_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 355 [1/2] (0.69ns)   --->   "%coeff_V_load_21 = load i6 %coeff_V_addr_21"   --->   Operation 355 'load' 'coeff_V_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%coeff_V_addr_22 = getelementptr i32 %coeff_V, i64 0, i64 22"   --->   Operation 356 'getelementptr' 'coeff_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [2/2] (0.69ns)   --->   "%coeff_V_load_22 = load i6 %coeff_V_addr_22"   --->   Operation 357 'load' 'coeff_V_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%coeff_V_addr_23 = getelementptr i32 %coeff_V, i64 0, i64 23"   --->   Operation 358 'getelementptr' 'coeff_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [2/2] (0.69ns)   --->   "%coeff_V_load_23 = load i6 %coeff_V_addr_23"   --->   Operation 359 'load' 'coeff_V_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 0.69>
ST_15 : Operation 360 [1/2] (0.69ns)   --->   "%coeff_V_load_22 = load i6 %coeff_V_addr_22"   --->   Operation 360 'load' 'coeff_V_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 361 [1/2] (0.69ns)   --->   "%coeff_V_load_23 = load i6 %coeff_V_addr_23"   --->   Operation 361 'load' 'coeff_V_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%coeff_V_addr_24 = getelementptr i32 %coeff_V, i64 0, i64 24"   --->   Operation 362 'getelementptr' 'coeff_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 363 [2/2] (0.69ns)   --->   "%coeff_V_load_24 = load i6 %coeff_V_addr_24"   --->   Operation 363 'load' 'coeff_V_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%coeff_V_addr_25 = getelementptr i32 %coeff_V, i64 0, i64 25"   --->   Operation 364 'getelementptr' 'coeff_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 365 [2/2] (0.69ns)   --->   "%coeff_V_load_25 = load i6 %coeff_V_addr_25"   --->   Operation 365 'load' 'coeff_V_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 0.69>
ST_16 : Operation 366 [1/2] (0.69ns)   --->   "%coeff_V_load_24 = load i6 %coeff_V_addr_24"   --->   Operation 366 'load' 'coeff_V_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 367 [1/2] (0.69ns)   --->   "%coeff_V_load_25 = load i6 %coeff_V_addr_25"   --->   Operation 367 'load' 'coeff_V_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 368 [1/1] (0.00ns)   --->   "%coeff_V_addr_26 = getelementptr i32 %coeff_V, i64 0, i64 26"   --->   Operation 368 'getelementptr' 'coeff_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 369 [2/2] (0.69ns)   --->   "%coeff_V_load_26 = load i6 %coeff_V_addr_26"   --->   Operation 369 'load' 'coeff_V_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "%coeff_V_addr_27 = getelementptr i32 %coeff_V, i64 0, i64 27"   --->   Operation 370 'getelementptr' 'coeff_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 371 [2/2] (0.69ns)   --->   "%coeff_V_load_27 = load i6 %coeff_V_addr_27"   --->   Operation 371 'load' 'coeff_V_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 0.69>
ST_17 : Operation 372 [1/2] (0.69ns)   --->   "%coeff_V_load_26 = load i6 %coeff_V_addr_26"   --->   Operation 372 'load' 'coeff_V_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 373 [1/2] (0.69ns)   --->   "%coeff_V_load_27 = load i6 %coeff_V_addr_27"   --->   Operation 373 'load' 'coeff_V_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%coeff_V_addr_28 = getelementptr i32 %coeff_V, i64 0, i64 28"   --->   Operation 374 'getelementptr' 'coeff_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [2/2] (0.69ns)   --->   "%coeff_V_load_28 = load i6 %coeff_V_addr_28"   --->   Operation 375 'load' 'coeff_V_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 376 [1/1] (0.00ns)   --->   "%coeff_V_addr_29 = getelementptr i32 %coeff_V, i64 0, i64 29"   --->   Operation 376 'getelementptr' 'coeff_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 377 [2/2] (0.69ns)   --->   "%coeff_V_load_29 = load i6 %coeff_V_addr_29"   --->   Operation 377 'load' 'coeff_V_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 0.69>
ST_18 : Operation 378 [1/2] (0.69ns)   --->   "%coeff_V_load_28 = load i6 %coeff_V_addr_28"   --->   Operation 378 'load' 'coeff_V_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 379 [1/2] (0.69ns)   --->   "%coeff_V_load_29 = load i6 %coeff_V_addr_29"   --->   Operation 379 'load' 'coeff_V_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%coeff_V_addr_30 = getelementptr i32 %coeff_V, i64 0, i64 30"   --->   Operation 380 'getelementptr' 'coeff_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 381 [2/2] (0.69ns)   --->   "%coeff_V_load_30 = load i6 %coeff_V_addr_30"   --->   Operation 381 'load' 'coeff_V_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 382 [1/1] (0.00ns)   --->   "%coeff_V_addr_31 = getelementptr i32 %coeff_V, i64 0, i64 31"   --->   Operation 382 'getelementptr' 'coeff_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 383 [2/2] (0.69ns)   --->   "%coeff_V_load_31 = load i6 %coeff_V_addr_31"   --->   Operation 383 'load' 'coeff_V_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 0.69>
ST_19 : Operation 384 [1/1] (0.00ns)   --->   "%int_state_V_addr_1 = getelementptr i32 %int_state_V, i64 0, i64 1"   --->   Operation 384 'getelementptr' 'int_state_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 385 [1/2] (0.69ns)   --->   "%coeff_V_load_30 = load i6 %coeff_V_addr_30"   --->   Operation 385 'load' 'coeff_V_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 386 [1/2] (0.69ns)   --->   "%coeff_V_load_31 = load i6 %coeff_V_addr_31"   --->   Operation 386 'load' 'coeff_V_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 387 [1/1] (0.00ns)   --->   "%int_state_V_addr_31 = getelementptr i32 %int_state_V, i64 0, i64 0"   --->   Operation 387 'getelementptr' 'int_state_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 388 [2/2] (0.69ns)   --->   "%int_state_V_load = load i6 %int_state_V_addr_31"   --->   Operation 388 'load' 'int_state_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%coeff_V_addr_32 = getelementptr i32 %coeff_V, i64 0, i64 32"   --->   Operation 389 'getelementptr' 'coeff_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [2/2] (0.69ns)   --->   "%coeff_V_load_32 = load i6 %coeff_V_addr_32"   --->   Operation 390 'load' 'coeff_V_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%coeff_V_addr_33 = getelementptr i32 %coeff_V, i64 0, i64 33"   --->   Operation 391 'getelementptr' 'coeff_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 392 [2/2] (0.69ns)   --->   "%coeff_V_load_33 = load i6 %coeff_V_addr_33"   --->   Operation 392 'load' 'coeff_V_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 393 [2/2] (0.69ns)   --->   "%int_state_V_load_1 = load i6 %int_state_V_addr_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 393 'load' 'int_state_V_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 20 <SV = 19> <Delay = 0.69>
ST_20 : Operation 394 [1/1] (0.00ns)   --->   "%int_state_V_addr_2 = getelementptr i32 %int_state_V, i64 0, i64 2"   --->   Operation 394 'getelementptr' 'int_state_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%int_state_V_addr_3 = getelementptr i32 %int_state_V, i64 0, i64 3"   --->   Operation 395 'getelementptr' 'int_state_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/2] (0.69ns)   --->   "%int_state_V_load = load i6 %int_state_V_addr_31"   --->   Operation 396 'load' 'int_state_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_20 : Operation 397 [1/2] (0.69ns)   --->   "%coeff_V_load_32 = load i6 %coeff_V_addr_32"   --->   Operation 397 'load' 'coeff_V_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 398 [1/2] (0.69ns)   --->   "%coeff_V_load_33 = load i6 %coeff_V_addr_33"   --->   Operation 398 'load' 'coeff_V_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%coeff_V_addr_34 = getelementptr i32 %coeff_V, i64 0, i64 34"   --->   Operation 399 'getelementptr' 'coeff_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 400 [2/2] (0.69ns)   --->   "%coeff_V_load_34 = load i6 %coeff_V_addr_34"   --->   Operation 400 'load' 'coeff_V_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 401 [1/1] (0.00ns)   --->   "%coeff_V_addr_35 = getelementptr i32 %coeff_V, i64 0, i64 35"   --->   Operation 401 'getelementptr' 'coeff_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 402 [2/2] (0.69ns)   --->   "%coeff_V_load_35 = load i6 %coeff_V_addr_35"   --->   Operation 402 'load' 'coeff_V_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 403 [1/2] (0.69ns)   --->   "%int_state_V_load_1 = load i6 %int_state_V_addr_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 403 'load' 'int_state_V_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_20 : Operation 404 [2/2] (0.69ns)   --->   "%int_state_V_load_2 = load i6 %int_state_V_addr_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 404 'load' 'int_state_V_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_20 : Operation 405 [2/2] (0.69ns)   --->   "%int_state_V_load_3 = load i6 %int_state_V_addr_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 405 'load' 'int_state_V_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 21 <SV = 20> <Delay = 3.17>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%int_state_V_addr_4 = getelementptr i32 %int_state_V, i64 0, i64 4"   --->   Operation 406 'getelementptr' 'int_state_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%int_state_V_addr_5 = getelementptr i32 %int_state_V, i64 0, i64 5"   --->   Operation 407 'getelementptr' 'int_state_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%r_V_159 = sext i32 %int_state_V_load"   --->   Operation 408 'sext' 'r_V_159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.00ns)   --->   "%conv7_i = sext i32 %coeff_V_load_32"   --->   Operation 409 'sext' 'conv7_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 410 [1/1] (3.17ns)   --->   "%r_V_160 = mul i64 %conv7_i, i64 %r_V_159"   --->   Operation 410 'mul' 'r_V_160' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 411 [1/2] (0.69ns)   --->   "%coeff_V_load_34 = load i6 %coeff_V_addr_34"   --->   Operation 411 'load' 'coeff_V_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 412 [1/2] (0.69ns)   --->   "%coeff_V_load_35 = load i6 %coeff_V_addr_35"   --->   Operation 412 'load' 'coeff_V_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%coeff_V_addr_36 = getelementptr i32 %coeff_V, i64 0, i64 36"   --->   Operation 413 'getelementptr' 'coeff_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 414 [2/2] (0.69ns)   --->   "%coeff_V_load_36 = load i6 %coeff_V_addr_36"   --->   Operation 414 'load' 'coeff_V_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%coeff_V_addr_37 = getelementptr i32 %coeff_V, i64 0, i64 37"   --->   Operation 415 'getelementptr' 'coeff_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 416 [2/2] (0.69ns)   --->   "%coeff_V_load_37 = load i6 %coeff_V_addr_37"   --->   Operation 416 'load' 'coeff_V_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 417 [1/2] (0.69ns)   --->   "%int_state_V_load_2 = load i6 %int_state_V_addr_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 417 'load' 'int_state_V_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_21 : Operation 418 [1/2] (0.69ns)   --->   "%int_state_V_load_3 = load i6 %int_state_V_addr_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 418 'load' 'int_state_V_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_21 : Operation 419 [2/2] (0.69ns)   --->   "%int_state_V_load_4 = load i6 %int_state_V_addr_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 419 'load' 'int_state_V_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_21 : Operation 420 [2/2] (0.69ns)   --->   "%int_state_V_load_5 = load i6 %int_state_V_addr_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 420 'load' 'int_state_V_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %r_V_160, i32 63"   --->   Operation 421 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %r_V_160, i32 47"   --->   Operation 422 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %r_V_160, i32 48, i32 63"   --->   Operation 423 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.02>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%int_state_V_addr_6 = getelementptr i32 %int_state_V, i64 0, i64 6"   --->   Operation 424 'getelementptr' 'int_state_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 425 [1/1] (0.00ns)   --->   "%int_state_V_addr = getelementptr i32 %int_state_V, i64 0, i64 7"   --->   Operation 425 'getelementptr' 'int_state_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 426 [1/2] (0.69ns)   --->   "%coeff_V_load_36 = load i6 %coeff_V_addr_36"   --->   Operation 426 'load' 'coeff_V_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 427 [1/2] (0.69ns)   --->   "%coeff_V_load_37 = load i6 %coeff_V_addr_37"   --->   Operation 427 'load' 'coeff_V_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 428 [1/1] (0.00ns)   --->   "%coeff_V_addr_38 = getelementptr i32 %coeff_V, i64 0, i64 38"   --->   Operation 428 'getelementptr' 'coeff_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 429 [2/2] (0.69ns)   --->   "%coeff_V_load_38 = load i6 %coeff_V_addr_38"   --->   Operation 429 'load' 'coeff_V_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 430 [1/1] (0.00ns)   --->   "%coeff_V_addr_39 = getelementptr i32 %coeff_V, i64 0, i64 39"   --->   Operation 430 'getelementptr' 'coeff_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 431 [2/2] (0.69ns)   --->   "%coeff_V_load_39 = load i6 %coeff_V_addr_39"   --->   Operation 431 'load' 'coeff_V_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 432 [1/2] (0.69ns)   --->   "%int_state_V_load_4 = load i6 %int_state_V_addr_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 432 'load' 'int_state_V_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_22 : Operation 433 [1/2] (0.69ns)   --->   "%int_state_V_load_5 = load i6 %int_state_V_addr_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 433 'load' 'int_state_V_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_22 : Operation 434 [2/2] (0.69ns)   --->   "%int_state_V_load_6 = load i6 %int_state_V_addr_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 434 'load' 'int_state_V_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_22 : Operation 435 [2/2] (0.69ns)   --->   "%int_state_V_load_7 = load i6 %int_state_V_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 435 'load' 'int_state_V_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_22 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node empty_220)   --->   "%sum_V_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %r_V_160, i32 16, i32 47"   --->   Operation 436 'partselect' 'sum_V_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 437 [1/1] (0.67ns)   --->   "%tobool_i_i = icmp_ne  i16 %tmp_2, i16 0"   --->   Operation 437 'icmp' 'tobool_i_i' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%brmerge1270 = or i1 %tmp_429, i1 %tobool_i_i"   --->   Operation 438 'or' 'brmerge1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node overflow_66)   --->   "%lnot49_i_i = xor i1 %tmp, i1 1"   --->   Operation 439 'xor' 'lnot49_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [1/1] (0.12ns) (out node of the LUT)   --->   "%overflow_66 = and i1 %brmerge1270, i1 %lnot49_i_i"   --->   Operation 440 'and' 'overflow_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node empty_220)   --->   "%bit_select11_i_i_not = xor i1 %tmp_429, i1 1"   --->   Operation 441 'xor' 'bit_select11_i_i_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 442 [1/1] (0.67ns)   --->   "%cmp_i13_i_i_not = icmp_ne  i16 %tmp_2, i16 65535"   --->   Operation 442 'icmp' 'cmp_i13_i_i_not' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node empty_220)   --->   "%brmerge1271 = or i1 %cmp_i13_i_i_not, i1 %bit_select11_i_i_not"   --->   Operation 443 'or' 'brmerge1271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node empty_220)   --->   "%underflow_66 = and i1 %brmerge1271, i1 %tmp"   --->   Operation 444 'and' 'underflow_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node empty_220)   --->   "%empty_218 = or i1 %overflow_66, i1 %underflow_66"   --->   Operation 445 'or' 'empty_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node empty_220)   --->   "%empty_219 = select i1 %overflow_66, i32 2147483647, i32 2147483648"   --->   Operation 446 'select' 'empty_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 447 [1/1] (0.22ns) (out node of the LUT)   --->   "%empty_220 = select i1 %empty_218, i32 %empty_219, i32 %sum_V_s"   --->   Operation 447 'select' 'empty_220' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.69>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%int_state_V_addr_7 = getelementptr i32 %int_state_V, i64 0, i64 8"   --->   Operation 448 'getelementptr' 'int_state_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%int_state_V_addr_8 = getelementptr i32 %int_state_V, i64 0, i64 9"   --->   Operation 449 'getelementptr' 'int_state_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/2] (0.69ns)   --->   "%coeff_V_load_38 = load i6 %coeff_V_addr_38"   --->   Operation 450 'load' 'coeff_V_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 451 [1/2] (0.69ns)   --->   "%coeff_V_load_39 = load i6 %coeff_V_addr_39"   --->   Operation 451 'load' 'coeff_V_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%coeff_V_addr_40 = getelementptr i32 %coeff_V, i64 0, i64 40"   --->   Operation 452 'getelementptr' 'coeff_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [2/2] (0.69ns)   --->   "%coeff_V_load_40 = load i6 %coeff_V_addr_40"   --->   Operation 453 'load' 'coeff_V_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%coeff_V_addr_41 = getelementptr i32 %coeff_V, i64 0, i64 41"   --->   Operation 454 'getelementptr' 'coeff_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [2/2] (0.69ns)   --->   "%coeff_V_load_41 = load i6 %coeff_V_addr_41"   --->   Operation 455 'load' 'coeff_V_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 456 [1/2] (0.69ns)   --->   "%int_state_V_load_6 = load i6 %int_state_V_addr_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 456 'load' 'int_state_V_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_23 : Operation 457 [1/2] (0.69ns)   --->   "%int_state_V_load_7 = load i6 %int_state_V_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 457 'load' 'int_state_V_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_23 : Operation 458 [2/2] (0.69ns)   --->   "%int_state_V_load_8 = load i6 %int_state_V_addr_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 458 'load' 'int_state_V_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_23 : Operation 459 [2/2] (0.69ns)   --->   "%int_state_V_load_9 = load i6 %int_state_V_addr_8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 459 'load' 'int_state_V_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 24 <SV = 23> <Delay = 0.69>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%int_state_V_addr_9 = getelementptr i32 %int_state_V, i64 0, i64 10"   --->   Operation 460 'getelementptr' 'int_state_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%int_state_V_addr_10 = getelementptr i32 %int_state_V, i64 0, i64 11"   --->   Operation 461 'getelementptr' 'int_state_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 462 [1/2] (0.69ns)   --->   "%coeff_V_load_40 = load i6 %coeff_V_addr_40"   --->   Operation 462 'load' 'coeff_V_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 463 [1/2] (0.69ns)   --->   "%coeff_V_load_41 = load i6 %coeff_V_addr_41"   --->   Operation 463 'load' 'coeff_V_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%coeff_V_addr_42 = getelementptr i32 %coeff_V, i64 0, i64 42"   --->   Operation 464 'getelementptr' 'coeff_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 465 [2/2] (0.69ns)   --->   "%coeff_V_load_42 = load i6 %coeff_V_addr_42"   --->   Operation 465 'load' 'coeff_V_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 466 [1/1] (0.00ns)   --->   "%coeff_V_addr_43 = getelementptr i32 %coeff_V, i64 0, i64 43"   --->   Operation 466 'getelementptr' 'coeff_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 467 [2/2] (0.69ns)   --->   "%coeff_V_load_43 = load i6 %coeff_V_addr_43"   --->   Operation 467 'load' 'coeff_V_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 468 [1/2] (0.69ns)   --->   "%int_state_V_load_8 = load i6 %int_state_V_addr_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 468 'load' 'int_state_V_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_24 : Operation 469 [1/2] (0.69ns)   --->   "%int_state_V_load_9 = load i6 %int_state_V_addr_8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 469 'load' 'int_state_V_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_24 : Operation 470 [2/2] (0.69ns)   --->   "%int_state_V_load_10 = load i6 %int_state_V_addr_9" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 470 'load' 'int_state_V_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_24 : Operation 471 [2/2] (0.69ns)   --->   "%int_state_V_load_11 = load i6 %int_state_V_addr_10" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 471 'load' 'int_state_V_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 25 <SV = 24> <Delay = 0.69>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%int_state_V_addr_11 = getelementptr i32 %int_state_V, i64 0, i64 12"   --->   Operation 472 'getelementptr' 'int_state_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%int_state_V_addr_12 = getelementptr i32 %int_state_V, i64 0, i64 13"   --->   Operation 473 'getelementptr' 'int_state_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 474 [1/2] (0.69ns)   --->   "%coeff_V_load_42 = load i6 %coeff_V_addr_42"   --->   Operation 474 'load' 'coeff_V_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 475 [1/2] (0.69ns)   --->   "%coeff_V_load_43 = load i6 %coeff_V_addr_43"   --->   Operation 475 'load' 'coeff_V_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "%coeff_V_addr_44 = getelementptr i32 %coeff_V, i64 0, i64 44"   --->   Operation 476 'getelementptr' 'coeff_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 477 [2/2] (0.69ns)   --->   "%coeff_V_load_44 = load i6 %coeff_V_addr_44"   --->   Operation 477 'load' 'coeff_V_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%coeff_V_addr_45 = getelementptr i32 %coeff_V, i64 0, i64 45"   --->   Operation 478 'getelementptr' 'coeff_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [2/2] (0.69ns)   --->   "%coeff_V_load_45 = load i6 %coeff_V_addr_45"   --->   Operation 479 'load' 'coeff_V_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 480 [1/2] (0.69ns)   --->   "%int_state_V_load_10 = load i6 %int_state_V_addr_9" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 480 'load' 'int_state_V_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_25 : Operation 481 [1/2] (0.69ns)   --->   "%int_state_V_load_11 = load i6 %int_state_V_addr_10" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 481 'load' 'int_state_V_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_25 : Operation 482 [2/2] (0.69ns)   --->   "%int_state_V_load_12 = load i6 %int_state_V_addr_11" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 482 'load' 'int_state_V_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_25 : Operation 483 [2/2] (0.69ns)   --->   "%int_state_V_load_13 = load i6 %int_state_V_addr_12" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 483 'load' 'int_state_V_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 26 <SV = 25> <Delay = 0.69>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%int_state_V_addr_13 = getelementptr i32 %int_state_V, i64 0, i64 14"   --->   Operation 484 'getelementptr' 'int_state_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%int_state_V_addr_14 = getelementptr i32 %int_state_V, i64 0, i64 15"   --->   Operation 485 'getelementptr' 'int_state_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 486 [1/2] (0.69ns)   --->   "%coeff_V_load_44 = load i6 %coeff_V_addr_44"   --->   Operation 486 'load' 'coeff_V_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 487 [1/2] (0.69ns)   --->   "%coeff_V_load_45 = load i6 %coeff_V_addr_45"   --->   Operation 487 'load' 'coeff_V_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 488 [1/1] (0.00ns)   --->   "%coeff_V_addr_46 = getelementptr i32 %coeff_V, i64 0, i64 46"   --->   Operation 488 'getelementptr' 'coeff_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 489 [2/2] (0.69ns)   --->   "%coeff_V_load_46 = load i6 %coeff_V_addr_46"   --->   Operation 489 'load' 'coeff_V_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 490 [1/1] (0.00ns)   --->   "%coeff_V_addr_47 = getelementptr i32 %coeff_V, i64 0, i64 47"   --->   Operation 490 'getelementptr' 'coeff_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 491 [2/2] (0.69ns)   --->   "%coeff_V_load_47 = load i6 %coeff_V_addr_47"   --->   Operation 491 'load' 'coeff_V_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 492 [1/2] (0.69ns)   --->   "%int_state_V_load_12 = load i6 %int_state_V_addr_11" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 492 'load' 'int_state_V_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_26 : Operation 493 [1/2] (0.69ns)   --->   "%int_state_V_load_13 = load i6 %int_state_V_addr_12" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 493 'load' 'int_state_V_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_26 : Operation 494 [2/2] (0.69ns)   --->   "%int_state_V_load_14 = load i6 %int_state_V_addr_13" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 494 'load' 'int_state_V_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_26 : Operation 495 [2/2] (0.69ns)   --->   "%int_state_V_load_15 = load i6 %int_state_V_addr_14" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 495 'load' 'int_state_V_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 27 <SV = 26> <Delay = 0.69>
ST_27 : Operation 496 [1/1] (0.00ns)   --->   "%int_state_V_addr_15 = getelementptr i32 %int_state_V, i64 0, i64 16"   --->   Operation 496 'getelementptr' 'int_state_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%int_state_V_addr_16 = getelementptr i32 %int_state_V, i64 0, i64 17"   --->   Operation 497 'getelementptr' 'int_state_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 498 [1/2] (0.69ns)   --->   "%coeff_V_load_46 = load i6 %coeff_V_addr_46"   --->   Operation 498 'load' 'coeff_V_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 499 [1/2] (0.69ns)   --->   "%coeff_V_load_47 = load i6 %coeff_V_addr_47"   --->   Operation 499 'load' 'coeff_V_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 500 [1/1] (0.00ns)   --->   "%coeff_V_addr_48 = getelementptr i32 %coeff_V, i64 0, i64 48"   --->   Operation 500 'getelementptr' 'coeff_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 501 [2/2] (0.69ns)   --->   "%coeff_V_load_48 = load i6 %coeff_V_addr_48"   --->   Operation 501 'load' 'coeff_V_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%coeff_V_addr_49 = getelementptr i32 %coeff_V, i64 0, i64 49"   --->   Operation 502 'getelementptr' 'coeff_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 503 [2/2] (0.69ns)   --->   "%coeff_V_load_49 = load i6 %coeff_V_addr_49"   --->   Operation 503 'load' 'coeff_V_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 504 [1/2] (0.69ns)   --->   "%int_state_V_load_14 = load i6 %int_state_V_addr_13" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 504 'load' 'int_state_V_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_27 : Operation 505 [1/2] (0.69ns)   --->   "%int_state_V_load_15 = load i6 %int_state_V_addr_14" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 505 'load' 'int_state_V_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_27 : Operation 506 [2/2] (0.69ns)   --->   "%int_state_V_load_16 = load i6 %int_state_V_addr_15" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 506 'load' 'int_state_V_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_27 : Operation 507 [2/2] (0.69ns)   --->   "%int_state_V_load_17 = load i6 %int_state_V_addr_16" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 507 'load' 'int_state_V_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 28 <SV = 27> <Delay = 0.69>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%int_state_V_addr_17 = getelementptr i32 %int_state_V, i64 0, i64 18"   --->   Operation 508 'getelementptr' 'int_state_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 509 [1/1] (0.00ns)   --->   "%int_state_V_addr_18 = getelementptr i32 %int_state_V, i64 0, i64 19"   --->   Operation 509 'getelementptr' 'int_state_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 510 [1/2] (0.69ns)   --->   "%coeff_V_load_48 = load i6 %coeff_V_addr_48"   --->   Operation 510 'load' 'coeff_V_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 511 [1/2] (0.69ns)   --->   "%coeff_V_load_49 = load i6 %coeff_V_addr_49"   --->   Operation 511 'load' 'coeff_V_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%coeff_V_addr_50 = getelementptr i32 %coeff_V, i64 0, i64 50"   --->   Operation 512 'getelementptr' 'coeff_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 513 [2/2] (0.69ns)   --->   "%coeff_V_load_50 = load i6 %coeff_V_addr_50"   --->   Operation 513 'load' 'coeff_V_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%coeff_V_addr_51 = getelementptr i32 %coeff_V, i64 0, i64 51"   --->   Operation 514 'getelementptr' 'coeff_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 515 [2/2] (0.69ns)   --->   "%coeff_V_load_51 = load i6 %coeff_V_addr_51"   --->   Operation 515 'load' 'coeff_V_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 516 [1/2] (0.69ns)   --->   "%int_state_V_load_16 = load i6 %int_state_V_addr_15" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 516 'load' 'int_state_V_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_28 : Operation 517 [1/2] (0.69ns)   --->   "%int_state_V_load_17 = load i6 %int_state_V_addr_16" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 517 'load' 'int_state_V_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_28 : Operation 518 [2/2] (0.69ns)   --->   "%int_state_V_load_18 = load i6 %int_state_V_addr_17" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 518 'load' 'int_state_V_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_28 : Operation 519 [2/2] (0.69ns)   --->   "%int_state_V_load_19 = load i6 %int_state_V_addr_18" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 519 'load' 'int_state_V_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 29 <SV = 28> <Delay = 0.69>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%int_state_V_addr_19 = getelementptr i32 %int_state_V, i64 0, i64 20"   --->   Operation 520 'getelementptr' 'int_state_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 521 [1/1] (0.00ns)   --->   "%int_state_V_addr_20 = getelementptr i32 %int_state_V, i64 0, i64 21"   --->   Operation 521 'getelementptr' 'int_state_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 522 [1/2] (0.69ns)   --->   "%coeff_V_load_50 = load i6 %coeff_V_addr_50"   --->   Operation 522 'load' 'coeff_V_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 523 [1/2] (0.69ns)   --->   "%coeff_V_load_51 = load i6 %coeff_V_addr_51"   --->   Operation 523 'load' 'coeff_V_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 524 [1/1] (0.00ns)   --->   "%coeff_V_addr_52 = getelementptr i32 %coeff_V, i64 0, i64 52"   --->   Operation 524 'getelementptr' 'coeff_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 525 [2/2] (0.69ns)   --->   "%coeff_V_load_52 = load i6 %coeff_V_addr_52"   --->   Operation 525 'load' 'coeff_V_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%coeff_V_addr_53 = getelementptr i32 %coeff_V, i64 0, i64 53"   --->   Operation 526 'getelementptr' 'coeff_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 527 [2/2] (0.69ns)   --->   "%coeff_V_load_53 = load i6 %coeff_V_addr_53"   --->   Operation 527 'load' 'coeff_V_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 528 [1/2] (0.69ns)   --->   "%int_state_V_load_18 = load i6 %int_state_V_addr_17" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 528 'load' 'int_state_V_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_29 : Operation 529 [1/2] (0.69ns)   --->   "%int_state_V_load_19 = load i6 %int_state_V_addr_18" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 529 'load' 'int_state_V_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_29 : Operation 530 [2/2] (0.69ns)   --->   "%int_state_V_load_20 = load i6 %int_state_V_addr_19" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 530 'load' 'int_state_V_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_29 : Operation 531 [2/2] (0.69ns)   --->   "%int_state_V_load_21 = load i6 %int_state_V_addr_20" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 531 'load' 'int_state_V_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 30 <SV = 29> <Delay = 0.69>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%int_state_V_addr_21 = getelementptr i32 %int_state_V, i64 0, i64 22"   --->   Operation 532 'getelementptr' 'int_state_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%int_state_V_addr_22 = getelementptr i32 %int_state_V, i64 0, i64 23"   --->   Operation 533 'getelementptr' 'int_state_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/2] (0.69ns)   --->   "%coeff_V_load_52 = load i6 %coeff_V_addr_52"   --->   Operation 534 'load' 'coeff_V_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 535 [1/2] (0.69ns)   --->   "%coeff_V_load_53 = load i6 %coeff_V_addr_53"   --->   Operation 535 'load' 'coeff_V_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 536 [1/1] (0.00ns)   --->   "%coeff_V_addr_54 = getelementptr i32 %coeff_V, i64 0, i64 54"   --->   Operation 536 'getelementptr' 'coeff_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 537 [2/2] (0.69ns)   --->   "%coeff_V_load_54 = load i6 %coeff_V_addr_54"   --->   Operation 537 'load' 'coeff_V_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%coeff_V_addr_55 = getelementptr i32 %coeff_V, i64 0, i64 55"   --->   Operation 538 'getelementptr' 'coeff_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 539 [2/2] (0.69ns)   --->   "%coeff_V_load_55 = load i6 %coeff_V_addr_55"   --->   Operation 539 'load' 'coeff_V_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 540 [1/2] (0.69ns)   --->   "%int_state_V_load_20 = load i6 %int_state_V_addr_19" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 540 'load' 'int_state_V_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_30 : Operation 541 [1/2] (0.69ns)   --->   "%int_state_V_load_21 = load i6 %int_state_V_addr_20" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 541 'load' 'int_state_V_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_30 : Operation 542 [2/2] (0.69ns)   --->   "%int_state_V_load_22 = load i6 %int_state_V_addr_21" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 542 'load' 'int_state_V_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_30 : Operation 543 [2/2] (0.69ns)   --->   "%int_state_V_load_23 = load i6 %int_state_V_addr_22" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 543 'load' 'int_state_V_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 31 <SV = 30> <Delay = 0.69>
ST_31 : Operation 544 [1/1] (0.00ns)   --->   "%int_state_V_addr_23 = getelementptr i32 %int_state_V, i64 0, i64 24"   --->   Operation 544 'getelementptr' 'int_state_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 545 [1/1] (0.00ns)   --->   "%int_state_V_addr_24 = getelementptr i32 %int_state_V, i64 0, i64 25"   --->   Operation 545 'getelementptr' 'int_state_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 546 [1/2] (0.69ns)   --->   "%coeff_V_load_54 = load i6 %coeff_V_addr_54"   --->   Operation 546 'load' 'coeff_V_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 547 [1/2] (0.69ns)   --->   "%coeff_V_load_55 = load i6 %coeff_V_addr_55"   --->   Operation 547 'load' 'coeff_V_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%coeff_V_addr_56 = getelementptr i32 %coeff_V, i64 0, i64 56"   --->   Operation 548 'getelementptr' 'coeff_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 549 [2/2] (0.69ns)   --->   "%coeff_V_load_56 = load i6 %coeff_V_addr_56"   --->   Operation 549 'load' 'coeff_V_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%coeff_V_addr_57 = getelementptr i32 %coeff_V, i64 0, i64 57"   --->   Operation 550 'getelementptr' 'coeff_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 551 [2/2] (0.69ns)   --->   "%coeff_V_load_57 = load i6 %coeff_V_addr_57"   --->   Operation 551 'load' 'coeff_V_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 552 [1/2] (0.69ns)   --->   "%int_state_V_load_22 = load i6 %int_state_V_addr_21" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 552 'load' 'int_state_V_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_31 : Operation 553 [1/2] (0.69ns)   --->   "%int_state_V_load_23 = load i6 %int_state_V_addr_22" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 553 'load' 'int_state_V_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_31 : Operation 554 [2/2] (0.69ns)   --->   "%int_state_V_load_24 = load i6 %int_state_V_addr_23" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 554 'load' 'int_state_V_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_31 : Operation 555 [2/2] (0.69ns)   --->   "%int_state_V_load_25 = load i6 %int_state_V_addr_24" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 555 'load' 'int_state_V_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 32 <SV = 31> <Delay = 0.69>
ST_32 : Operation 556 [1/1] (0.00ns)   --->   "%int_state_V_addr_25 = getelementptr i32 %int_state_V, i64 0, i64 26"   --->   Operation 556 'getelementptr' 'int_state_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 557 [1/1] (0.00ns)   --->   "%int_state_V_addr_26 = getelementptr i32 %int_state_V, i64 0, i64 27"   --->   Operation 557 'getelementptr' 'int_state_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 558 [1/2] (0.69ns)   --->   "%coeff_V_load_56 = load i6 %coeff_V_addr_56"   --->   Operation 558 'load' 'coeff_V_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 559 [1/2] (0.69ns)   --->   "%coeff_V_load_57 = load i6 %coeff_V_addr_57"   --->   Operation 559 'load' 'coeff_V_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 560 [1/1] (0.00ns)   --->   "%coeff_V_addr_58 = getelementptr i32 %coeff_V, i64 0, i64 58"   --->   Operation 560 'getelementptr' 'coeff_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 561 [2/2] (0.69ns)   --->   "%coeff_V_load_58 = load i6 %coeff_V_addr_58"   --->   Operation 561 'load' 'coeff_V_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 562 [1/1] (0.00ns)   --->   "%coeff_V_addr_59 = getelementptr i32 %coeff_V, i64 0, i64 59"   --->   Operation 562 'getelementptr' 'coeff_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 563 [2/2] (0.69ns)   --->   "%coeff_V_load_59 = load i6 %coeff_V_addr_59"   --->   Operation 563 'load' 'coeff_V_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 564 [1/2] (0.69ns)   --->   "%int_state_V_load_24 = load i6 %int_state_V_addr_23" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 564 'load' 'int_state_V_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_32 : Operation 565 [1/2] (0.69ns)   --->   "%int_state_V_load_25 = load i6 %int_state_V_addr_24" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 565 'load' 'int_state_V_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_32 : Operation 566 [2/2] (0.69ns)   --->   "%int_state_V_load_26 = load i6 %int_state_V_addr_25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 566 'load' 'int_state_V_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_32 : Operation 567 [2/2] (0.69ns)   --->   "%int_state_V_load_27 = load i6 %int_state_V_addr_26" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 567 'load' 'int_state_V_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 33 <SV = 32> <Delay = 0.69>
ST_33 : Operation 568 [1/1] (0.00ns)   --->   "%int_state_V_addr_27 = getelementptr i32 %int_state_V, i64 0, i64 28"   --->   Operation 568 'getelementptr' 'int_state_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 569 [1/1] (0.00ns)   --->   "%int_state_V_addr_28 = getelementptr i32 %int_state_V, i64 0, i64 29"   --->   Operation 569 'getelementptr' 'int_state_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 570 [1/2] (0.69ns)   --->   "%coeff_V_load_58 = load i6 %coeff_V_addr_58"   --->   Operation 570 'load' 'coeff_V_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 571 [1/2] (0.69ns)   --->   "%coeff_V_load_59 = load i6 %coeff_V_addr_59"   --->   Operation 571 'load' 'coeff_V_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 572 [1/1] (0.00ns)   --->   "%coeff_V_addr_60 = getelementptr i32 %coeff_V, i64 0, i64 60"   --->   Operation 572 'getelementptr' 'coeff_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 573 [2/2] (0.69ns)   --->   "%coeff_V_load_60 = load i6 %coeff_V_addr_60"   --->   Operation 573 'load' 'coeff_V_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 574 [1/1] (0.00ns)   --->   "%coeff_V_addr_61 = getelementptr i32 %coeff_V, i64 0, i64 61"   --->   Operation 574 'getelementptr' 'coeff_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 575 [2/2] (0.69ns)   --->   "%coeff_V_load_61 = load i6 %coeff_V_addr_61"   --->   Operation 575 'load' 'coeff_V_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 576 [1/2] (0.69ns)   --->   "%int_state_V_load_26 = load i6 %int_state_V_addr_25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 576 'load' 'int_state_V_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_33 : Operation 577 [1/2] (0.69ns)   --->   "%int_state_V_load_27 = load i6 %int_state_V_addr_26" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 577 'load' 'int_state_V_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_33 : Operation 578 [2/2] (0.69ns)   --->   "%int_state_V_load_28 = load i6 %int_state_V_addr_27" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 578 'load' 'int_state_V_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_33 : Operation 579 [2/2] (0.69ns)   --->   "%int_state_V_load_29 = load i6 %int_state_V_addr_28" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 579 'load' 'int_state_V_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 34 <SV = 33> <Delay = 0.69>
ST_34 : Operation 580 [1/1] (0.00ns)   --->   "%int_state_V_addr_29 = getelementptr i32 %int_state_V, i64 0, i64 30"   --->   Operation 580 'getelementptr' 'int_state_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 581 [1/1] (0.00ns)   --->   "%int_state_V_addr_30 = getelementptr i32 %int_state_V, i64 0, i64 31"   --->   Operation 581 'getelementptr' 'int_state_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 582 [1/2] (0.69ns)   --->   "%coeff_V_load_60 = load i6 %coeff_V_addr_60"   --->   Operation 582 'load' 'coeff_V_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 583 [1/2] (0.69ns)   --->   "%coeff_V_load_61 = load i6 %coeff_V_addr_61"   --->   Operation 583 'load' 'coeff_V_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 584 [1/1] (0.00ns)   --->   "%coeff_V_addr_62 = getelementptr i32 %coeff_V, i64 0, i64 62"   --->   Operation 584 'getelementptr' 'coeff_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 585 [2/2] (0.69ns)   --->   "%coeff_V_load_62 = load i6 %coeff_V_addr_62"   --->   Operation 585 'load' 'coeff_V_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 586 [1/1] (0.00ns)   --->   "%coeff_V_addr_63 = getelementptr i32 %coeff_V, i64 0, i64 63"   --->   Operation 586 'getelementptr' 'coeff_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 587 [2/2] (0.69ns)   --->   "%coeff_V_load_63 = load i6 %coeff_V_addr_63"   --->   Operation 587 'load' 'coeff_V_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 588 [1/2] (0.69ns)   --->   "%int_state_V_load_28 = load i6 %int_state_V_addr_27" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 588 'load' 'int_state_V_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_34 : Operation 589 [1/2] (0.69ns)   --->   "%int_state_V_load_29 = load i6 %int_state_V_addr_28" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 589 'load' 'int_state_V_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_34 : Operation 590 [2/2] (0.69ns)   --->   "%int_state_V_load_30 = load i6 %int_state_V_addr_29" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 590 'load' 'int_state_V_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_34 : Operation 591 [2/2] (0.69ns)   --->   "%int_state_V_load_31 = load i6 %int_state_V_addr_30" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 591 'load' 'int_state_V_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 35 <SV = 34> <Delay = 1.08>
ST_35 : Operation 592 [1/2] (0.69ns)   --->   "%coeff_V_load_62 = load i6 %coeff_V_addr_62"   --->   Operation 592 'load' 'coeff_V_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 593 [1/2] (0.69ns)   --->   "%coeff_V_load_63 = load i6 %coeff_V_addr_63"   --->   Operation 593 'load' 'coeff_V_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 594 [1/2] (0.69ns)   --->   "%int_state_V_load_30 = load i6 %int_state_V_addr_29" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 594 'load' 'int_state_V_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_35 : Operation 595 [1/2] (0.69ns)   --->   "%int_state_V_load_31 = load i6 %int_state_V_addr_30" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 595 'load' 'int_state_V_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_35 : Operation 596 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %empty_220, i16 0"   --->   Operation 596 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 597 [2/2] (0.38ns)   --->   "%call_ln40 = call void @latnrm_Pipeline_VITIS_LOOP_33_3, i32 %int_state_V_load_31, i32 %int_state_V_load_30, i32 %int_state_V_load_29, i32 %int_state_V_load_28, i32 %int_state_V_load_27, i32 %int_state_V_load_26, i32 %int_state_V_load_25, i32 %int_state_V_load_24, i32 %int_state_V_load_23, i32 %int_state_V_load_22, i32 %int_state_V_load_21, i32 %int_state_V_load_20, i32 %int_state_V_load_19, i32 %int_state_V_load_18, i32 %int_state_V_load_17, i32 %int_state_V_load_16, i32 %int_state_V_load_15, i32 %int_state_V_load_14, i32 %int_state_V_load_13, i32 %int_state_V_load_12, i32 %int_state_V_load_11, i32 %int_state_V_load_10, i32 %int_state_V_load_9, i32 %int_state_V_load_8, i32 %int_state_V_load_7, i32 %int_state_V_load_6, i32 %int_state_V_load_5, i32 %int_state_V_load_4, i32 %int_state_V_load_3, i32 %int_state_V_load_2, i32 %int_state_V_load_1, i32 %data, i32 %coeff_V_load, i32 %coeff_V_load_1, i32 %coeff_V_load_2, i32 %coeff_V_load_3, i32 %coeff_V_load_4, i32 %coeff_V_load_5, i32 %coeff_V_load_6, i32 %coeff_V_load_7, i32 %coeff_V_load_8, i32 %coeff_V_load_9, i32 %coeff_V_load_10, i32 %coeff_V_load_11, i32 %coeff_V_load_12, i32 %coeff_V_load_13, i32 %coeff_V_load_14, i32 %coeff_V_load_15, i32 %coeff_V_load_16, i32 %coeff_V_load_17, i32 %coeff_V_load_18, i32 %coeff_V_load_19, i32 %coeff_V_load_20, i32 %coeff_V_load_21, i32 %coeff_V_load_22, i32 %coeff_V_load_23, i32 %coeff_V_load_24, i32 %coeff_V_load_25, i32 %coeff_V_load_26, i32 %coeff_V_load_27, i32 %coeff_V_load_28, i32 %coeff_V_load_29, i32 %coeff_V_load_30, i32 %coeff_V_load_31, i32 %coeff_V_load_33, i48 %lhs, i32 %coeff_V_load_34, i32 %coeff_V_load_35, i32 %coeff_V_load_36, i32 %coeff_V_load_37, i32 %coeff_V_load_38, i32 %coeff_V_load_39, i32 %coeff_V_load_40, i32 %coeff_V_load_41, i32 %coeff_V_load_42, i32 %coeff_V_load_43, i32 %coeff_V_load_44, i32 %coeff_V_load_45, i32 %coeff_V_load_46, i32 %coeff_V_load_47, i32 %coeff_V_load_48, i32 %coeff_V_load_49, i32 %coeff_V_load_50, i32 %coeff_V_load_51, i32 %coeff_V_load_52, i32 %coeff_V_load_53, i32 %coeff_V_load_54, i32 %coeff_V_load_55, i32 %coeff_V_load_56, i32 %coeff_V_load_57, i32 %coeff_V_load_58, i32 %coeff_V_load_59, i32 %coeff_V_load_60, i32 %coeff_V_load_61, i32 %coeff_V_load_62, i32 %coeff_V_load_63, i32 %outa, i32 %right_V_30_loc, i32 %right_V_29_loc, i32 %right_V_28_loc, i32 %right_V_27_loc, i32 %right_V_26_loc, i32 %right_V_25_loc, i32 %right_V_24_loc, i32 %right_V_23_loc, i32 %right_V_22_loc, i32 %right_V_21_loc, i32 %right_V_20_loc, i32 %right_V_19_loc, i32 %right_V_18_loc, i32 %right_V_17_loc, i32 %right_V_16_loc, i32 %right_V_15_loc, i32 %right_V_14_loc, i32 %right_V_13_loc, i32 %right_V_12_loc, i32 %right_V_11_loc, i32 %right_V_10_loc, i32 %right_V_9_loc, i32 %right_V_8_loc, i32 %right_V_7_loc, i32 %right_V_6_loc, i32 %right_V_5_loc, i32 %right_V_4_loc, i32 %right_V_3_loc, i32 %right_V_2_loc, i32 %right_V_1_loc, i32 %right_V_loc, i32 %bottom_V_loc, i32 %conv7_i158_30_phi_loc, i32 %conv7_i491_30_phi_loc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 597 'call' 'call_ln40' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 598 [1/2] (0.00ns)   --->   "%call_ln40 = call void @latnrm_Pipeline_VITIS_LOOP_33_3, i32 %int_state_V_load_31, i32 %int_state_V_load_30, i32 %int_state_V_load_29, i32 %int_state_V_load_28, i32 %int_state_V_load_27, i32 %int_state_V_load_26, i32 %int_state_V_load_25, i32 %int_state_V_load_24, i32 %int_state_V_load_23, i32 %int_state_V_load_22, i32 %int_state_V_load_21, i32 %int_state_V_load_20, i32 %int_state_V_load_19, i32 %int_state_V_load_18, i32 %int_state_V_load_17, i32 %int_state_V_load_16, i32 %int_state_V_load_15, i32 %int_state_V_load_14, i32 %int_state_V_load_13, i32 %int_state_V_load_12, i32 %int_state_V_load_11, i32 %int_state_V_load_10, i32 %int_state_V_load_9, i32 %int_state_V_load_8, i32 %int_state_V_load_7, i32 %int_state_V_load_6, i32 %int_state_V_load_5, i32 %int_state_V_load_4, i32 %int_state_V_load_3, i32 %int_state_V_load_2, i32 %int_state_V_load_1, i32 %data, i32 %coeff_V_load, i32 %coeff_V_load_1, i32 %coeff_V_load_2, i32 %coeff_V_load_3, i32 %coeff_V_load_4, i32 %coeff_V_load_5, i32 %coeff_V_load_6, i32 %coeff_V_load_7, i32 %coeff_V_load_8, i32 %coeff_V_load_9, i32 %coeff_V_load_10, i32 %coeff_V_load_11, i32 %coeff_V_load_12, i32 %coeff_V_load_13, i32 %coeff_V_load_14, i32 %coeff_V_load_15, i32 %coeff_V_load_16, i32 %coeff_V_load_17, i32 %coeff_V_load_18, i32 %coeff_V_load_19, i32 %coeff_V_load_20, i32 %coeff_V_load_21, i32 %coeff_V_load_22, i32 %coeff_V_load_23, i32 %coeff_V_load_24, i32 %coeff_V_load_25, i32 %coeff_V_load_26, i32 %coeff_V_load_27, i32 %coeff_V_load_28, i32 %coeff_V_load_29, i32 %coeff_V_load_30, i32 %coeff_V_load_31, i32 %coeff_V_load_33, i48 %lhs, i32 %coeff_V_load_34, i32 %coeff_V_load_35, i32 %coeff_V_load_36, i32 %coeff_V_load_37, i32 %coeff_V_load_38, i32 %coeff_V_load_39, i32 %coeff_V_load_40, i32 %coeff_V_load_41, i32 %coeff_V_load_42, i32 %coeff_V_load_43, i32 %coeff_V_load_44, i32 %coeff_V_load_45, i32 %coeff_V_load_46, i32 %coeff_V_load_47, i32 %coeff_V_load_48, i32 %coeff_V_load_49, i32 %coeff_V_load_50, i32 %coeff_V_load_51, i32 %coeff_V_load_52, i32 %coeff_V_load_53, i32 %coeff_V_load_54, i32 %coeff_V_load_55, i32 %coeff_V_load_56, i32 %coeff_V_load_57, i32 %coeff_V_load_58, i32 %coeff_V_load_59, i32 %coeff_V_load_60, i32 %coeff_V_load_61, i32 %coeff_V_load_62, i32 %coeff_V_load_63, i32 %outa, i32 %right_V_30_loc, i32 %right_V_29_loc, i32 %right_V_28_loc, i32 %right_V_27_loc, i32 %right_V_26_loc, i32 %right_V_25_loc, i32 %right_V_24_loc, i32 %right_V_23_loc, i32 %right_V_22_loc, i32 %right_V_21_loc, i32 %right_V_20_loc, i32 %right_V_19_loc, i32 %right_V_18_loc, i32 %right_V_17_loc, i32 %right_V_16_loc, i32 %right_V_15_loc, i32 %right_V_14_loc, i32 %right_V_13_loc, i32 %right_V_12_loc, i32 %right_V_11_loc, i32 %right_V_10_loc, i32 %right_V_9_loc, i32 %right_V_8_loc, i32 %right_V_7_loc, i32 %right_V_6_loc, i32 %right_V_5_loc, i32 %right_V_4_loc, i32 %right_V_3_loc, i32 %right_V_2_loc, i32 %right_V_1_loc, i32 %right_V_loc, i32 %bottom_V_loc, i32 %conv7_i158_30_phi_loc, i32 %conv7_i491_30_phi_loc" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 598 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 3.17>
ST_37 : Operation 599 [1/1] (0.00ns)   --->   "%r_V_152 = sext i32 %coeff_V_load_30"   --->   Operation 599 'sext' 'r_V_152' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 600 [1/1] (0.00ns)   --->   "%r_V_156 = sext i32 %coeff_V_load_31"   --->   Operation 600 'sext' 'r_V_156' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 601 [1/1] (0.00ns)   --->   "%right_V_1_loc_load = load i32 %right_V_1_loc"   --->   Operation 601 'load' 'right_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 602 [1/1] (0.00ns)   --->   "%right_V_loc_load = load i32 %right_V_loc"   --->   Operation 602 'load' 'right_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 603 [1/1] (0.00ns)   --->   "%conv7_i158_30_phi_loc_load = load i32 %conv7_i158_30_phi_loc"   --->   Operation 603 'load' 'conv7_i158_30_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 604 [1/1] (0.00ns)   --->   "%conv7_i491_30_phi_loc_load = load i32 %conv7_i491_30_phi_loc"   --->   Operation 604 'load' 'conv7_i491_30_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %conv7_i491_30_phi_loc_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 605 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i32 %conv7_i158_30_phi_loc_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33]   --->   Operation 606 'sext' 'sext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 607 [1/1] (3.17ns)   --->   "%mul_ln1273 = mul i64 %sext_ln33_1, i64 %r_V_152"   --->   Operation 607 'mul' 'mul_ln1273' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 608 [1/1] (3.17ns)   --->   "%mul_ln1273_1 = mul i64 %sext_ln33, i64 %r_V_156"   --->   Operation 608 'mul' 'mul_ln1273_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 609 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_loc_load, i6 %int_state_V_addr_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 609 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_37 : Operation 610 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_1_loc_load, i6 %int_state_V_addr_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 610 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 38 <SV = 37> <Delay = 2.17>
ST_38 : Operation 611 [1/1] (0.00ns)   --->   "%right_V_3_loc_load = load i32 %right_V_3_loc"   --->   Operation 611 'load' 'right_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 612 [1/1] (0.00ns)   --->   "%right_V_2_loc_load = load i32 %right_V_2_loc"   --->   Operation 612 'load' 'right_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 613 [1/1] (1.14ns)   --->   "%sub_ln1348 = sub i64 %mul_ln1273, i64 %mul_ln1273_1"   --->   Operation 613 'sub' 'sub_ln1348' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln1348, i32 63"   --->   Operation 614 'bitselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_2)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %sub_ln1348, i32 16, i32 47"   --->   Operation 615 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln1348, i32 47"   --->   Operation 616 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %sub_ln1348, i32 48, i32 63"   --->   Operation 617 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 618 [1/1] (0.67ns)   --->   "%icmp_ln878 = icmp_ne  i16 %tmp_10, i16 0"   --->   Operation 618 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln895)   --->   "%or_ln895 = or i1 %tmp_431, i1 %icmp_ln878"   --->   Operation 619 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln895)   --->   "%xor_ln895 = xor i1 %tmp_430, i1 1"   --->   Operation 620 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 621 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln895 = and i1 %or_ln895, i1 %xor_ln895"   --->   Operation 621 'and' 'and_ln895' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_2)   --->   "%xor_ln896 = xor i1 %tmp_431, i1 1"   --->   Operation 622 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 623 [1/1] (0.67ns)   --->   "%icmp_ln896 = icmp_ne  i16 %tmp_10, i16 65535"   --->   Operation 623 'icmp' 'icmp_ln896' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_2)   --->   "%or_ln896 = or i1 %icmp_ln896, i1 %xor_ln896"   --->   Operation 624 'or' 'or_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_2)   --->   "%and_ln896 = and i1 %or_ln896, i1 %tmp_430"   --->   Operation 625 'and' 'and_ln896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_2)   --->   "%select_ln346_3 = select i1 %and_ln895, i32 2147483647, i32 2147483648"   --->   Operation 626 'select' 'select_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln346_2)   --->   "%or_ln346 = or i1 %and_ln895, i1 %and_ln896"   --->   Operation 627 'or' 'or_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 628 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln346_2 = select i1 %or_ln346, i32 %select_ln346_3, i32 %trunc_ln4"   --->   Operation 628 'select' 'select_ln346_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 629 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_2_loc_load, i6 %int_state_V_addr_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 629 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_38 : Operation 630 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_3_loc_load, i6 %int_state_V_addr_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 630 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 39 <SV = 38> <Delay = 0.69>
ST_39 : Operation 631 [1/1] (0.00ns)   --->   "%right_V_5_loc_load = load i32 %right_V_5_loc"   --->   Operation 631 'load' 'right_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 632 [1/1] (0.00ns)   --->   "%right_V_4_loc_load = load i32 %right_V_4_loc"   --->   Operation 632 'load' 'right_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 633 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_4_loc_load, i6 %int_state_V_addr_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 633 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_39 : Operation 634 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_5_loc_load, i6 %int_state_V_addr_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 634 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 40 <SV = 39> <Delay = 0.69>
ST_40 : Operation 635 [1/1] (0.00ns)   --->   "%right_V_7_loc_load = load i32 %right_V_7_loc"   --->   Operation 635 'load' 'right_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 636 [1/1] (0.00ns)   --->   "%right_V_6_loc_load = load i32 %right_V_6_loc"   --->   Operation 636 'load' 'right_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 637 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_6_loc_load, i6 %int_state_V_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 637 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_40 : Operation 638 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_7_loc_load, i6 %int_state_V_addr_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 638 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 41 <SV = 40> <Delay = 0.69>
ST_41 : Operation 639 [1/1] (0.00ns)   --->   "%right_V_9_loc_load = load i32 %right_V_9_loc"   --->   Operation 639 'load' 'right_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 640 [1/1] (0.00ns)   --->   "%right_V_8_loc_load = load i32 %right_V_8_loc"   --->   Operation 640 'load' 'right_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 641 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_8_loc_load, i6 %int_state_V_addr_8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 641 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_41 : Operation 642 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_9_loc_load, i6 %int_state_V_addr_9" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 642 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 42 <SV = 41> <Delay = 0.69>
ST_42 : Operation 643 [1/1] (0.00ns)   --->   "%right_V_11_loc_load = load i32 %right_V_11_loc"   --->   Operation 643 'load' 'right_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 644 [1/1] (0.00ns)   --->   "%right_V_10_loc_load = load i32 %right_V_10_loc"   --->   Operation 644 'load' 'right_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 645 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_10_loc_load, i6 %int_state_V_addr_10" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 645 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_42 : Operation 646 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_11_loc_load, i6 %int_state_V_addr_11" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 646 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 43 <SV = 42> <Delay = 0.69>
ST_43 : Operation 647 [1/1] (0.00ns)   --->   "%right_V_13_loc_load = load i32 %right_V_13_loc"   --->   Operation 647 'load' 'right_V_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 648 [1/1] (0.00ns)   --->   "%right_V_12_loc_load = load i32 %right_V_12_loc"   --->   Operation 648 'load' 'right_V_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 649 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_12_loc_load, i6 %int_state_V_addr_12" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 649 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_43 : Operation 650 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_13_loc_load, i6 %int_state_V_addr_13" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 650 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 44 <SV = 43> <Delay = 0.69>
ST_44 : Operation 651 [1/1] (0.00ns)   --->   "%right_V_15_loc_load = load i32 %right_V_15_loc"   --->   Operation 651 'load' 'right_V_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 652 [1/1] (0.00ns)   --->   "%right_V_14_loc_load = load i32 %right_V_14_loc"   --->   Operation 652 'load' 'right_V_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 653 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_14_loc_load, i6 %int_state_V_addr_14" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 653 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_44 : Operation 654 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_15_loc_load, i6 %int_state_V_addr_15" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 654 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 45 <SV = 44> <Delay = 0.69>
ST_45 : Operation 655 [1/1] (0.00ns)   --->   "%right_V_17_loc_load = load i32 %right_V_17_loc"   --->   Operation 655 'load' 'right_V_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 656 [1/1] (0.00ns)   --->   "%right_V_16_loc_load = load i32 %right_V_16_loc"   --->   Operation 656 'load' 'right_V_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 657 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_16_loc_load, i6 %int_state_V_addr_16" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 657 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_45 : Operation 658 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_17_loc_load, i6 %int_state_V_addr_17" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 658 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 46 <SV = 45> <Delay = 0.69>
ST_46 : Operation 659 [1/1] (0.00ns)   --->   "%right_V_19_loc_load = load i32 %right_V_19_loc"   --->   Operation 659 'load' 'right_V_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 660 [1/1] (0.00ns)   --->   "%right_V_18_loc_load = load i32 %right_V_18_loc"   --->   Operation 660 'load' 'right_V_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 661 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_18_loc_load, i6 %int_state_V_addr_18" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 661 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_46 : Operation 662 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_19_loc_load, i6 %int_state_V_addr_19" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 662 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 47 <SV = 46> <Delay = 0.69>
ST_47 : Operation 663 [1/1] (0.00ns)   --->   "%right_V_21_loc_load = load i32 %right_V_21_loc"   --->   Operation 663 'load' 'right_V_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 664 [1/1] (0.00ns)   --->   "%right_V_20_loc_load = load i32 %right_V_20_loc"   --->   Operation 664 'load' 'right_V_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 665 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_20_loc_load, i6 %int_state_V_addr_20" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 665 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_47 : Operation 666 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_21_loc_load, i6 %int_state_V_addr_21" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 666 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 48 <SV = 47> <Delay = 0.69>
ST_48 : Operation 667 [1/1] (0.00ns)   --->   "%right_V_23_loc_load = load i32 %right_V_23_loc"   --->   Operation 667 'load' 'right_V_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 668 [1/1] (0.00ns)   --->   "%right_V_22_loc_load = load i32 %right_V_22_loc"   --->   Operation 668 'load' 'right_V_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 669 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_22_loc_load, i6 %int_state_V_addr_22" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 669 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_48 : Operation 670 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_23_loc_load, i6 %int_state_V_addr_23" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 670 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 49 <SV = 48> <Delay = 0.69>
ST_49 : Operation 671 [1/1] (0.00ns)   --->   "%right_V_25_loc_load = load i32 %right_V_25_loc"   --->   Operation 671 'load' 'right_V_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 672 [1/1] (0.00ns)   --->   "%right_V_24_loc_load = load i32 %right_V_24_loc"   --->   Operation 672 'load' 'right_V_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 673 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_24_loc_load, i6 %int_state_V_addr_24" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 673 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_49 : Operation 674 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_25_loc_load, i6 %int_state_V_addr_25" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 674 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 50 <SV = 49> <Delay = 0.69>
ST_50 : Operation 675 [1/1] (0.00ns)   --->   "%right_V_27_loc_load = load i32 %right_V_27_loc"   --->   Operation 675 'load' 'right_V_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 676 [1/1] (0.00ns)   --->   "%right_V_26_loc_load = load i32 %right_V_26_loc"   --->   Operation 676 'load' 'right_V_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 677 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_26_loc_load, i6 %int_state_V_addr_26" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 677 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_50 : Operation 678 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_27_loc_load, i6 %int_state_V_addr_27" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 678 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 51 <SV = 50> <Delay = 0.69>
ST_51 : Operation 679 [1/1] (0.00ns)   --->   "%right_V_29_loc_load = load i32 %right_V_29_loc"   --->   Operation 679 'load' 'right_V_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 680 [1/1] (0.00ns)   --->   "%right_V_28_loc_load = load i32 %right_V_28_loc"   --->   Operation 680 'load' 'right_V_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 681 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_28_loc_load, i6 %int_state_V_addr_28" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 681 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_51 : Operation 682 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_29_loc_load, i6 %int_state_V_addr_29" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 682 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 52 <SV = 51> <Delay = 0.69>
ST_52 : Operation 683 [1/1] (0.00ns)   --->   "%right_V_30_loc_load = load i32 %right_V_30_loc"   --->   Operation 683 'load' 'right_V_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 684 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 %right_V_30_loc_load, i6 %int_state_V_addr_30" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40]   --->   Operation 684 'store' 'store_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 53 <SV = 52> <Delay = 0.69>
ST_53 : Operation 685 [1/1] (0.00ns)   --->   "%bottom_V_loc_load = load i32 %bottom_V_loc"   --->   Operation 685 'load' 'bottom_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 686 [1/1] (0.00ns)   --->   "%int_state_V_addr_32 = getelementptr i32 %int_state_V, i64 0, i64 32"   --->   Operation 686 'getelementptr' 'int_state_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 687 [1/1] (0.00ns)   --->   "%int_state_V_addr_33 = getelementptr i32 %int_state_V, i64 0, i64 33"   --->   Operation 687 'getelementptr' 'int_state_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 688 [1/1] (0.69ns)   --->   "%store_ln45 = store i32 %bottom_V_loc_load, i6 %int_state_V_addr_32" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:45]   --->   Operation 688 'store' 'store_ln45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_53 : Operation 689 [1/1] (0.69ns)   --->   "%store_ln46 = store i32 %select_ln346_2, i6 %int_state_V_addr_33" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:46]   --->   Operation 689 'store' 'store_ln46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 690 [2/2] (0.00ns)   --->   "%call_ln0 = call void @latnrm_Pipeline_VITIS_LOOP_57_6, i32 %internal_state_1, i32 %internal_state_2, i32 %internal_state_3, i32 %int_state_V, i32 %internal_state_0, i32 %internal_state_4, i32 %internal_state_8, i32 %internal_state_12, i32 %internal_state_16, i32 %internal_state_20, i32 %internal_state_24, i32 %internal_state_28, i32 %internal_state_32, i32 %internal_state_5, i32 %internal_state_6, i32 %internal_state_7, i32 %internal_state_9, i32 %internal_state_10, i32 %internal_state_11, i32 %internal_state_13, i32 %internal_state_14, i32 %internal_state_15, i32 %internal_state_17, i32 %internal_state_18, i32 %internal_state_19, i32 %internal_state_21, i32 %internal_state_22, i32 %internal_state_23, i32 %internal_state_25, i32 %internal_state_26, i32 %internal_state_27, i32 %internal_state_29, i32 %internal_state_30, i32 %internal_state_31"   --->   Operation 690 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 3.49>
ST_55 : Operation 691 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:10]   --->   Operation 691 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 692 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 692 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 693 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 693 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 694 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outa, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 694 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 695 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outa"   --->   Operation 695 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 696 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_0"   --->   Operation 696 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 697 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 697 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 698 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_1"   --->   Operation 698 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 699 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 699 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 700 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_2"   --->   Operation 700 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 701 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 701 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 702 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_3"   --->   Operation 702 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 703 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 703 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 704 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_4"   --->   Operation 704 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 705 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 705 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 706 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_5"   --->   Operation 706 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 707 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 707 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 708 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_6"   --->   Operation 708 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 709 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 709 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 710 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_7"   --->   Operation 710 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 711 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 711 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 712 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_8"   --->   Operation 712 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 713 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 713 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 714 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_9"   --->   Operation 714 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 715 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 715 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 716 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_10"   --->   Operation 716 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 717 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 717 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 718 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_11"   --->   Operation 718 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 719 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 719 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 720 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_12"   --->   Operation 720 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 721 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 721 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 722 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_13"   --->   Operation 722 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 723 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 723 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 724 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_14"   --->   Operation 724 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 726 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_15"   --->   Operation 726 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 728 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_16"   --->   Operation 728 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 729 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 729 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 730 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_17"   --->   Operation 730 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 731 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 731 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 732 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_18"   --->   Operation 732 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 733 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 733 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 734 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_19"   --->   Operation 734 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 735 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 735 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 736 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_20"   --->   Operation 736 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 737 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 737 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 738 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_21"   --->   Operation 738 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 739 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 739 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 740 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_22"   --->   Operation 740 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 741 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 741 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 742 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_23"   --->   Operation 742 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 743 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 743 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 744 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_24"   --->   Operation 744 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 745 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 745 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 746 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_25"   --->   Operation 746 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 747 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 747 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 748 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_26"   --->   Operation 748 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 749 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 749 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 750 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_27"   --->   Operation 750 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 751 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 751 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 752 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_28"   --->   Operation 752 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 753 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 753 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 754 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_29"   --->   Operation 754 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 755 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 755 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 756 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_30"   --->   Operation 756 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 757 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 757 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 758 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_31"   --->   Operation 758 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 759 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 759 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 760 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_32"   --->   Operation 760 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 761 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_32, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 761 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 762 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_33"   --->   Operation 762 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 763 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_33, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 763 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 764 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_34"   --->   Operation 764 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 765 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_34, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 765 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 766 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_35"   --->   Operation 766 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 767 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_35, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 767 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 768 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_36"   --->   Operation 768 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 769 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_36, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 769 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 770 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_37"   --->   Operation 770 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 771 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_37, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 771 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 772 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_38"   --->   Operation 772 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 773 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_38, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 773 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 774 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_39"   --->   Operation 774 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 775 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_39, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 775 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 776 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_40"   --->   Operation 776 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 777 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_40, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 777 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 778 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_41"   --->   Operation 778 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 779 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_41, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 779 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 780 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_42"   --->   Operation 780 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 781 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_42, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 781 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 782 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_43"   --->   Operation 782 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 783 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_43, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 783 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 784 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_44"   --->   Operation 784 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 785 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_44, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 785 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 786 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_45"   --->   Operation 786 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 787 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_45, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 787 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 788 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_46"   --->   Operation 788 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 789 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_46, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 789 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 790 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_47"   --->   Operation 790 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 791 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_47, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 791 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 792 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_48"   --->   Operation 792 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 793 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_48, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 793 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 794 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_49"   --->   Operation 794 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 795 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_49, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 795 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 796 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_50"   --->   Operation 796 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 797 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_50, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 797 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 798 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_51"   --->   Operation 798 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 799 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_51, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 799 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 800 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_52"   --->   Operation 800 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 801 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_52, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 801 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 802 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_53"   --->   Operation 802 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 803 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_53, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 803 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 804 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_54"   --->   Operation 804 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 805 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_54, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 805 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 806 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_55"   --->   Operation 806 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 807 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_55, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 807 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 808 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_56"   --->   Operation 808 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 809 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_56, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 809 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 810 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_57"   --->   Operation 810 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 811 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_57, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 811 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 812 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_58"   --->   Operation 812 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 813 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_58, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 813 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 814 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_59"   --->   Operation 814 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 815 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_59, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 815 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 816 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_60"   --->   Operation 816 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 817 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_60, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 817 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 818 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_61"   --->   Operation 818 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 819 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_61, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 819 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 820 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_62"   --->   Operation 820 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 821 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_62, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 821 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 822 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coefficient_63"   --->   Operation 822 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 823 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient_63, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 823 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 824 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_0"   --->   Operation 824 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 825 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 825 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 826 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_1"   --->   Operation 826 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 827 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 827 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 828 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_2"   --->   Operation 828 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 829 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 829 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 830 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_3"   --->   Operation 830 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 831 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 831 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 832 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_4"   --->   Operation 832 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 833 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 833 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 834 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_5"   --->   Operation 834 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 835 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 835 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 836 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_6"   --->   Operation 836 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 837 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 837 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 838 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_7"   --->   Operation 838 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 839 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 839 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 840 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_8"   --->   Operation 840 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 841 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 841 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 842 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_9"   --->   Operation 842 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 843 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 843 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 844 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_10"   --->   Operation 844 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 845 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 845 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 846 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_11"   --->   Operation 846 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 847 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 847 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 848 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_12"   --->   Operation 848 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 849 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 849 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 850 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_13"   --->   Operation 850 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 851 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 851 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 852 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_14"   --->   Operation 852 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 853 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 853 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 854 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_15"   --->   Operation 854 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 855 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 855 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 856 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_16"   --->   Operation 856 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 857 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 857 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 858 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_17"   --->   Operation 858 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 859 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 859 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 860 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_18"   --->   Operation 860 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 861 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 861 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 862 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_19"   --->   Operation 862 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 863 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 863 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 864 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_20"   --->   Operation 864 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 865 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 865 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 866 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_21"   --->   Operation 866 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 867 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 867 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 868 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_22"   --->   Operation 868 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 869 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 869 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 870 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_23"   --->   Operation 870 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 871 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 871 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 872 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_24"   --->   Operation 872 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 873 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 873 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 874 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_25"   --->   Operation 874 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 875 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 875 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 876 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_26"   --->   Operation 876 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 877 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 877 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 878 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_27"   --->   Operation 878 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 879 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 879 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 880 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_28"   --->   Operation 880 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 881 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 881 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 882 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_29"   --->   Operation 882 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 883 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 883 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 884 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_30"   --->   Operation 884 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 885 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 885 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 886 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_31"   --->   Operation 886 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 887 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 887 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 888 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_state_32"   --->   Operation 888 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 889 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state_32, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 889 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 890 [1/2] (3.49ns)   --->   "%call_ln0 = call void @latnrm_Pipeline_VITIS_LOOP_57_6, i32 %internal_state_1, i32 %internal_state_2, i32 %internal_state_3, i32 %int_state_V, i32 %internal_state_0, i32 %internal_state_4, i32 %internal_state_8, i32 %internal_state_12, i32 %internal_state_16, i32 %internal_state_20, i32 %internal_state_24, i32 %internal_state_28, i32 %internal_state_32, i32 %internal_state_5, i32 %internal_state_6, i32 %internal_state_7, i32 %internal_state_9, i32 %internal_state_10, i32 %internal_state_11, i32 %internal_state_13, i32 %internal_state_14, i32 %internal_state_15, i32 %internal_state_17, i32 %internal_state_18, i32 %internal_state_19, i32 %internal_state_21, i32 %internal_state_22, i32 %internal_state_23, i32 %internal_state_25, i32 %internal_state_26, i32 %internal_state_27, i32 %internal_state_29, i32 %internal_state_30, i32 %internal_state_31"   --->   Operation 890 'call' 'call_ln0' <Predicate = true> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 891 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:61]   --->   Operation 891 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.36ns
The critical path consists of the following:
	'alloca' operation ('int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17) [334]  (0 ns)
	'call' operation ('call_ln0') to 'latnrm_Pipeline_VITIS_LOOP_24_2' [530]  (2.36 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('coeff_V_addr_1') [532]  (0 ns)
	'load' operation ('coeff_V_load') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [533]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [533]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_2') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [538]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_4') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [544]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_6') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [550]  (0.699 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_8') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [556]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_10') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [562]  (0.699 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_12') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [568]  (0.699 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_14') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [574]  (0.699 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_16') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [580]  (0.699 ns)

 <State 13>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_18') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [586]  (0.699 ns)

 <State 14>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_20') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [592]  (0.699 ns)

 <State 15>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_22') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [598]  (0.699 ns)

 <State 16>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_24') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [604]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_26') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [610]  (0.699 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_28') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [616]  (0.699 ns)

 <State 19>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_30') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [622]  (0.699 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'load' operation ('int_state_V_load') on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [629]  (0.699 ns)

 <State 21>: 3.17ns
The critical path consists of the following:
	'mul' operation ('r_V_160') [634]  (3.17 ns)

 <State 22>: 1.03ns
The critical path consists of the following:
	'icmp' operation ('tobool_i_i') [732]  (0.676 ns)
	'or' operation ('brmerge1270') [733]  (0 ns)
	'and' operation ('overflow_66') [735]  (0.122 ns)
	'or' operation ('empty_218') [740]  (0 ns)
	'select' operation ('empty_220') [742]  (0.227 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_38') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [646]  (0.699 ns)

 <State 24>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_40') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [650]  (0.699 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_42') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [654]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_44') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [658]  (0.699 ns)

 <State 27>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_46') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [662]  (0.699 ns)

 <State 28>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_48') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [666]  (0.699 ns)

 <State 29>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_50') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [670]  (0.699 ns)

 <State 30>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_52') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [674]  (0.699 ns)

 <State 31>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_54') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [678]  (0.699 ns)

 <State 32>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_56') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [682]  (0.699 ns)

 <State 33>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_58') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [686]  (0.699 ns)

 <State 34>: 0.699ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_60') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [690]  (0.699 ns)

 <State 35>: 1.09ns
The critical path consists of the following:
	'load' operation ('coeff_V_load_62') on array 'coeff.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:16 [694]  (0.699 ns)
	'call' operation ('call_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) to 'latnrm_Pipeline_VITIS_LOOP_33_3' [744]  (0.387 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [783]  (3.17 ns)

 <State 38>: 2.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln1348') [785]  (1.15 ns)
	'icmp' operation ('icmp_ln878') [790]  (0.676 ns)
	'or' operation ('or_ln895') [791]  (0 ns)
	'and' operation ('and_ln895') [793]  (0.122 ns)
	'select' operation ('select_ln346_3') [798]  (0 ns)
	'select' operation ('select_ln346_2') [800]  (0.227 ns)

 <State 39>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_4_loc_load') on local variable 'right_V_4_loc' [771]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_4_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [805]  (0.699 ns)

 <State 40>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_6_loc_load') on local variable 'right_V_6_loc' [769]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_6_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [807]  (0.699 ns)

 <State 41>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_8_loc_load') on local variable 'right_V_8_loc' [767]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_8_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [809]  (0.699 ns)

 <State 42>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_10_loc_load') on local variable 'right_V_10_loc' [765]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_10_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [811]  (0.699 ns)

 <State 43>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_12_loc_load') on local variable 'right_V_12_loc' [763]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_12_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [813]  (0.699 ns)

 <State 44>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_14_loc_load') on local variable 'right_V_14_loc' [761]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_14_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [815]  (0.699 ns)

 <State 45>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_16_loc_load') on local variable 'right_V_16_loc' [759]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_16_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [817]  (0.699 ns)

 <State 46>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_18_loc_load') on local variable 'right_V_18_loc' [757]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_18_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [819]  (0.699 ns)

 <State 47>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_20_loc_load') on local variable 'right_V_20_loc' [755]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_20_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [821]  (0.699 ns)

 <State 48>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_22_loc_load') on local variable 'right_V_22_loc' [753]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_22_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [823]  (0.699 ns)

 <State 49>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_24_loc_load') on local variable 'right_V_24_loc' [751]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_24_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [825]  (0.699 ns)

 <State 50>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_26_loc_load') on local variable 'right_V_26_loc' [749]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_26_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [827]  (0.699 ns)

 <State 51>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_28_loc_load') on local variable 'right_V_28_loc' [747]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_28_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [829]  (0.699 ns)

 <State 52>: 0.699ns
The critical path consists of the following:
	'load' operation ('right_V_30_loc_load') on local variable 'right_V_30_loc' [745]  (0 ns)
	'store' operation ('store_ln40', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40) of variable 'right_V_30_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [831]  (0.699 ns)

 <State 53>: 0.699ns
The critical path consists of the following:
	'load' operation ('bottom_V_loc_load') on local variable 'bottom_V_loc' [776]  (0 ns)
	'store' operation ('store_ln45', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:45) of variable 'bottom_V_loc_load' on array 'int_state.V', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17 [832]  (0.699 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 3.5ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'latnrm_Pipeline_VITIS_LOOP_57_6' [834]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
