{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 12:57:51 2018 " "Info: Processing started: Wed Apr 18 12:57:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux2_estrutural -c mux2_estrutural " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mux2_estrutural -c mux2_estrutural" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor-synth " "Info: Found design unit 1: inversor-synth" {  } { { "inversor.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/inversor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Info: Found entity 1: inversor" {  } { { "inversor.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/inversor.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_estrutural.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2_estrutural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_estrutural-synth " "Info: Found design unit 1: mux2_estrutural-synth" {  } { { "mux2_estrutural.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/mux2_estrutural.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2_estrutural " "Info: Found entity 1: mux2_estrutural" {  } { { "mux2_estrutural.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/mux2_estrutural.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-synth " "Info: Found design unit 1: tristate-synth" {  } { { "tristate.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/tristate.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/tristate.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2_estrutural " "Info: Elaborating entity \"mux2_estrutural\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor inversor:sInversor " "Info: Elaborating entity \"inversor\" for hierarchy \"inversor:sInversor\"" {  } { { "mux2_estrutural.vhd" "sInversor" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/mux2_estrutural.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:topTristate " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:topTristate\"" {  } { { "mux2_estrutural.vhd" "topTristate" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/mux2_estrutural.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:bottomTristate\|y\[0\] y\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:bottomTristate\|y\[0\]\" to the node \"y\[0\]\" into a wire" {  } { { "tristate.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/tristate.vhd" 6 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:bottomTristate\|y\[1\] y\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:bottomTristate\|y\[1\]\" to the node \"y\[1\]\" into a wire" {  } { { "tristate.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/tristate.vhd" 6 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:bottomTristate\|y\[2\] y\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:bottomTristate\|y\[2\]\" to the node \"y\[2\]\" into a wire" {  } { { "tristate.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/tristate.vhd" 6 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:bottomTristate\|y\[3\] y\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tristate:bottomTristate\|y\[3\]\" to the node \"y\[3\]\" into a wire" {  } { { "tristate.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux2_estrutural/mux2_estrutural/tristate.vhd" 6 -1 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 12:57:51 2018 " "Info: Processing ended: Wed Apr 18 12:57:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
