<stg><name>conv2</name>


<trans_list>

<trans id="1679" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="19" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="27" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="38" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="40" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="53" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="55" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="64" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="66" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="87" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="89" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="91" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %BIAS_addr = getelementptr inbounds float* %BIAS, i64 6

]]></Node>
<StgValue><ssdm name="BIAS_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="103" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %BIAS_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS_addr, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_rd_req"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i5 [ 0, %0 ], [ %indvar_next, %burst.rd.body77 ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.header:1  %exitcond2 = icmp eq i5 %indvar, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.header:3  %indvar_next = add i5 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond2, label %burst.rd.header18.preheader, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="5">
<![CDATA[
burst.rd.body:4  %tmp = trunc i5 %indvar to i4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
burst.rd.body:5  switch i4 %tmp, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %burst.rd.body77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV2_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:3  %BIAS_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS_addr) nounwind

]]></Node>
<StgValue><ssdm name="BIAS_addr_read"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0  store float %BIAS_addr_read, float* @B_CONV2_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0  store float %BIAS_addr_read, float* @B_CONV2_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0  store float %BIAS_addr_read, float* @B_CONV2_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  store float %BIAS_addr_read, float* @B_CONV2_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store float %BIAS_addr_read, float* @B_CONV2_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store float %BIAS_addr_read, float* @B_CONV2_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store float %BIAS_addr_read, float* @B_CONV2_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store float %BIAS_addr_read, float* @B_CONV2_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store float %BIAS_addr_read, float* @B_CONV2_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store float %BIAS_addr_read, float* @B_CONV2_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store float %BIAS_addr_read, float* @B_CONV2_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0  store float %BIAS_addr_read, float* @B_CONV2_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0  store float %BIAS_addr_read, float* @B_CONV2_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store float %BIAS_addr_read, float* @B_CONV2_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0:0  store float %BIAS_addr_read, float* @B_CONV2_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0  store float %BIAS_addr_read, float* @B_CONV2_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body77:0  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body77:1  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="155" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="161" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.header18.preheader:0  %FM_DDR_BUFF2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_rd_req"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header18.preheader:1  br label %burst.rd.header18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.rd.header18:0  %indvar1 = phi i11 [ %indvar_next1, %burst.rd.body19268 ], [ 0, %burst.rd.header18.preheader ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
burst.rd.header18:1  %phi_mul = phi i22 [ %next_mul, %burst.rd.body19268 ], [ 0, %burst.rd.header18.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
burst.rd.header18:2  %phi_urem = phi i11 [ %idx_urem, %burst.rd.body19268 ], [ 0, %burst.rd.header18.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header18:3  %exitcond3 = icmp eq i11 %indvar1, -872

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header18:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.header18:5  %indvar_next1 = add i11 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header18:6  br i1 %exitcond3, label %burst.rd.end17, label %burst.rd.body19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body19:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
burst.rd.body19:4  %next_mul = add i22 2675, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="11">
<![CDATA[
burst.rd.body19:5  %tmp_5 = trunc i11 %phi_urem to i8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="3" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body19:13  %div_t = call i3 @_ssdm_op_PartSelect.i3.i22.i32.i32(i22 %phi_mul, i32 19, i32 21)

]]></Node>
<StgValue><ssdm name="div_t"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
burst.rd.body19:14  switch i3 %div_t, label %branch85 [
    i3 0, label %branch80
    i3 1, label %branch81
    i3 2, label %branch82
    i3 3, label %branch83
    i3 -4, label %branch84
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.body19268:0  %next_urem = add i11 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.body19268:1  %tmp_9 = icmp ult i11 %next_urem, 196

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
burst.rd.body19268:2  %idx_urem = select i1 %tmp_9, i11 %next_urem, i11 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body19268:3  %burstread_rend28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend28"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body19268:4  br label %burst.rd.header18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body19:3  %FM_DDR_BUFF2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF2_read"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body19:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body19:2  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_conv_out1_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
burst.rd.body19:6  %tmp_1 = zext i8 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body19:7  %conv_out1_0_addr = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out1_0_addr"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body19:8  %conv_out1_1_addr = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out1_1_addr"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body19:9  %conv_out1_2_addr = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out1_2_addr"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body19:10  %conv_out1_3_addr = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out1_3_addr"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body19:11  %conv_out1_4_addr = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out1_4_addr"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body19:12  %conv_out1_5_addr = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="conv_out1_5_addr"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch84:0  store float %FM_DDR_BUFF2_read, float* %conv_out1_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %burst.rd.body19268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch83:0  store float %FM_DDR_BUFF2_read, float* %conv_out1_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %burst.rd.body19268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch82:0  store float %FM_DDR_BUFF2_read, float* %conv_out1_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %burst.rd.body19268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch81:0  store float %FM_DDR_BUFF2_read, float* %conv_out1_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %burst.rd.body19268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch80:0  store float %FM_DDR_BUFF2_read, float* %conv_out1_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %burst.rd.body19268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="7"/>
</and_exp><and_exp><literal name="div_t" val="6"/>
</and_exp><and_exp><literal name="div_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch85:0  store float %FM_DDR_BUFF2_read, float* %conv_out1_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div_t" val="7"/>
</and_exp><and_exp><literal name="div_t" val="6"/>
</and_exp><and_exp><literal name="div_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %burst.rd.body19268

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end17:0  %WEIGHT_addr = getelementptr inbounds float* %WEIGHT, i64 150

]]></Node>
<StgValue><ssdm name="WEIGHT_addr"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="204" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="205" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="206" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="207" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end17:1  %WEIGHT_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT_addr, i32 2400) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_rd_req"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end17:2  br label %burst.rd.header31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="211" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.rd.header31:0  %indvar4 = phi i12 [ 0, %burst.rd.end17 ], [ %indvar_next2, %burst.rd.body32110 ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
burst.rd.header31:1  %phi_mul1 = phi i25 [ 0, %burst.rd.end17 ], [ %next_mul1, %burst.rd.body32110 ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
burst.rd.header31:2  %phi_urem1 = phi i12 [ 0, %burst.rd.end17 ], [ %idx_urem1, %burst.rd.body32110 ]

]]></Node>
<StgValue><ssdm name="phi_urem1"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header31:3  %exitcond5 = icmp eq i12 %indvar4, -1696

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header31:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.header31:5  %indvar_next2 = add i12 %indvar4, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header31:6  br i1 %exitcond5, label %.preheader15.preheader, label %burst.rd.body32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body32:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
burst.rd.body32:4  %next_mul1 = add i25 6991, %phi_mul1

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="12">
<![CDATA[
burst.rd.body32:5  %tmp_6 = trunc i12 %phi_urem1 to i8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="18" op_0_bw="8">
<![CDATA[
burst.rd.body32:6  %zext2_cast = zext i8 %tmp_6 to i18

]]></Node>
<StgValue><ssdm name="zext2_cast"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.body32:7  %mul2 = mul i18 328, %zext2_cast

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="12" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body32:107  %div57_t = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %phi_mul1, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="div57_t"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body32:108  %div58_t = call i3 @_ssdm_op_PartSelect.i3.i18.i32.i32(i18 %mul2, i32 13, i32 15)

]]></Node>
<StgValue><ssdm name="div58_t"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
burst.rd.body32:109  switch i4 %div57_t, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch30:0  switch i3 %div58_t, label %branch175 [
    i3 0, label %branch170
    i3 1, label %branch171
    i3 2, label %branch172
    i3 3, label %branch173
    i3 -4, label %branch174
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch30408:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch29:0  switch i3 %div58_t, label %branch169 [
    i3 0, label %branch164
    i3 1, label %branch165
    i3 2, label %branch166
    i3 3, label %branch167
    i3 -4, label %branch168
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch29399:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch28:0  switch i3 %div58_t, label %branch163 [
    i3 0, label %branch158
    i3 1, label %branch159
    i3 2, label %branch160
    i3 3, label %branch161
    i3 -4, label %branch162
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch28390:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch27:0  switch i3 %div58_t, label %branch157 [
    i3 0, label %branch152
    i3 1, label %branch153
    i3 2, label %branch154
    i3 3, label %branch155
    i3 -4, label %branch156
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch27381:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch26:0  switch i3 %div58_t, label %branch151 [
    i3 0, label %branch146
    i3 1, label %branch147
    i3 2, label %branch148
    i3 3, label %branch149
    i3 -4, label %branch150
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch26372:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch25:0  switch i3 %div58_t, label %branch145 [
    i3 0, label %branch140
    i3 1, label %branch141
    i3 2, label %branch142
    i3 3, label %branch143
    i3 -4, label %branch144
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch25363:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch24:0  switch i3 %div58_t, label %branch139 [
    i3 0, label %branch134
    i3 1, label %branch135
    i3 2, label %branch136
    i3 3, label %branch137
    i3 -4, label %branch138
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch24354:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch23:0  switch i3 %div58_t, label %branch133 [
    i3 0, label %branch128
    i3 1, label %branch129
    i3 2, label %branch130
    i3 3, label %branch131
    i3 -4, label %branch132
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch23345:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch22:0  switch i3 %div58_t, label %branch127 [
    i3 0, label %branch122
    i3 1, label %branch123
    i3 2, label %branch124
    i3 3, label %branch125
    i3 -4, label %branch126
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch22336:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch21:0  switch i3 %div58_t, label %branch121 [
    i3 0, label %branch116
    i3 1, label %branch117
    i3 2, label %branch118
    i3 3, label %branch119
    i3 -4, label %branch120
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch21327:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch20:0  switch i3 %div58_t, label %branch115 [
    i3 0, label %branch110
    i3 1, label %branch111
    i3 2, label %branch112
    i3 3, label %branch113
    i3 -4, label %branch114
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
branch20318:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch19:0  switch i3 %div58_t, label %branch109 [
    i3 0, label %branch104
    i3 1, label %branch105
    i3 2, label %branch106
    i3 3, label %branch107
    i3 -4, label %branch108
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch19309:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch18:0  switch i3 %div58_t, label %branch103 [
    i3 0, label %branch98
    i3 1, label %branch99
    i3 2, label %branch100
    i3 3, label %branch101
    i3 -4, label %branch102
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
branch18300:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch17:0  switch i3 %div58_t, label %branch97 [
    i3 0, label %branch92
    i3 1, label %branch93
    i3 2, label %branch94
    i3 3, label %branch95
    i3 -4, label %branch96
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
branch17291:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch16:0  switch i3 %div58_t, label %branch91 [
    i3 0, label %branch86
    i3 1, label %branch87
    i3 2, label %branch88
    i3 3, label %branch89
    i3 -4, label %branch90
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch16282:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch31:0  switch i3 %div58_t, label %branch181 [
    i3 0, label %branch176
    i3 1, label %branch177
    i3 2, label %branch178
    i3 3, label %branch179
    i3 -4, label %branch180
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="div57_t" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch31417:0  br label %burst.rd.body32110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.body32110:0  %next_urem1 = add i12 %phi_urem1, 1

]]></Node>
<StgValue><ssdm name="next_urem1"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
burst.rd.body32110:1  %tmp_67 = icmp ult i12 %next_urem1, 150

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
burst.rd.body32110:2  %idx_urem1 = select i1 %tmp_67, i12 %next_urem1, i12 0

]]></Node>
<StgValue><ssdm name="idx_urem1"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body32110:3  %burstread_rend42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend42"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body32110:4  br label %burst.rd.header31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="264" st_id="28" stage="11" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="265" st_id="29" stage="10" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="266" st_id="30" stage="9" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="267" st_id="31" stage="8" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="268" st_id="32" stage="7" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="269" st_id="33" stage="6" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="270" st_id="34" stage="5" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="271" st_id="35" stage="4" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="272" st_id="36" stage="3" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="273" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body32:3  %WEIGHT_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT_addr) nounwind

]]></Node>
<StgValue><ssdm name="WEIGHT_addr_read"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="2" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="275" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body32:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body32:2  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV2_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="38" stage="1" lat="12">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body32:8  %tmp_2 = urem i8 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="278" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5">
<![CDATA[
burst.rd.body32:9  %tmp_7 = trunc i8 %tmp_2 to i5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="279" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="5">
<![CDATA[
burst.rd.body32:10  %tmp_3 = zext i5 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="280" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:11  %W_CONV2_0_0_addr = getelementptr [25 x float]* @W_CONV2_0_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_0_0_addr"/></StgValue>
</operation>

<operation id="281" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:12  %W_CONV2_0_1_addr = getelementptr [25 x float]* @W_CONV2_0_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_0_1_addr"/></StgValue>
</operation>

<operation id="282" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:13  %W_CONV2_0_2_addr = getelementptr [25 x float]* @W_CONV2_0_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_0_2_addr"/></StgValue>
</operation>

<operation id="283" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:14  %W_CONV2_0_3_addr = getelementptr [25 x float]* @W_CONV2_0_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_0_3_addr"/></StgValue>
</operation>

<operation id="284" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:15  %W_CONV2_0_4_addr = getelementptr [25 x float]* @W_CONV2_0_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_0_4_addr"/></StgValue>
</operation>

<operation id="285" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:16  %W_CONV2_0_5_addr = getelementptr [25 x float]* @W_CONV2_0_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_0_5_addr"/></StgValue>
</operation>

<operation id="286" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:17  %W_CONV2_1_0_addr = getelementptr [25 x float]* @W_CONV2_1_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_1_0_addr"/></StgValue>
</operation>

<operation id="287" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:18  %W_CONV2_1_1_addr = getelementptr [25 x float]* @W_CONV2_1_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_1_1_addr"/></StgValue>
</operation>

<operation id="288" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:19  %W_CONV2_1_2_addr = getelementptr [25 x float]* @W_CONV2_1_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_1_2_addr"/></StgValue>
</operation>

<operation id="289" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:20  %W_CONV2_1_3_addr = getelementptr [25 x float]* @W_CONV2_1_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_1_3_addr"/></StgValue>
</operation>

<operation id="290" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:21  %W_CONV2_1_4_addr = getelementptr [25 x float]* @W_CONV2_1_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_1_4_addr"/></StgValue>
</operation>

<operation id="291" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:22  %W_CONV2_1_5_addr = getelementptr [25 x float]* @W_CONV2_1_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_1_5_addr"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:23  %W_CONV2_10_0_addr = getelementptr [25 x float]* @W_CONV2_10_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_10_0_addr"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:24  %W_CONV2_10_1_addr = getelementptr [25 x float]* @W_CONV2_10_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_10_1_addr"/></StgValue>
</operation>

<operation id="294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:25  %W_CONV2_10_2_addr = getelementptr [25 x float]* @W_CONV2_10_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_10_2_addr"/></StgValue>
</operation>

<operation id="295" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:26  %W_CONV2_10_3_addr = getelementptr [25 x float]* @W_CONV2_10_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_10_3_addr"/></StgValue>
</operation>

<operation id="296" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:27  %W_CONV2_10_4_addr = getelementptr [25 x float]* @W_CONV2_10_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_10_4_addr"/></StgValue>
</operation>

<operation id="297" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:28  %W_CONV2_10_5_addr = getelementptr [25 x float]* @W_CONV2_10_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_10_5_addr"/></StgValue>
</operation>

<operation id="298" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:29  %W_CONV2_11_0_addr = getelementptr [25 x float]* @W_CONV2_11_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_11_0_addr"/></StgValue>
</operation>

<operation id="299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:30  %W_CONV2_11_1_addr = getelementptr [25 x float]* @W_CONV2_11_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_11_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:31  %W_CONV2_11_2_addr = getelementptr [25 x float]* @W_CONV2_11_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_11_2_addr"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:32  %W_CONV2_11_3_addr = getelementptr [25 x float]* @W_CONV2_11_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_11_3_addr"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:33  %W_CONV2_11_4_addr = getelementptr [25 x float]* @W_CONV2_11_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_11_4_addr"/></StgValue>
</operation>

<operation id="303" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:34  %W_CONV2_11_5_addr = getelementptr [25 x float]* @W_CONV2_11_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_11_5_addr"/></StgValue>
</operation>

<operation id="304" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:35  %W_CONV2_12_0_addr = getelementptr [25 x float]* @W_CONV2_12_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_12_0_addr"/></StgValue>
</operation>

<operation id="305" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:36  %W_CONV2_12_1_addr = getelementptr [25 x float]* @W_CONV2_12_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_12_1_addr"/></StgValue>
</operation>

<operation id="306" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:37  %W_CONV2_12_2_addr = getelementptr [25 x float]* @W_CONV2_12_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_12_2_addr"/></StgValue>
</operation>

<operation id="307" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:38  %W_CONV2_12_3_addr = getelementptr [25 x float]* @W_CONV2_12_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_12_3_addr"/></StgValue>
</operation>

<operation id="308" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:39  %W_CONV2_12_4_addr = getelementptr [25 x float]* @W_CONV2_12_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_12_4_addr"/></StgValue>
</operation>

<operation id="309" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:40  %W_CONV2_12_5_addr = getelementptr [25 x float]* @W_CONV2_12_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_12_5_addr"/></StgValue>
</operation>

<operation id="310" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:41  %W_CONV2_13_0_addr = getelementptr [25 x float]* @W_CONV2_13_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_13_0_addr"/></StgValue>
</operation>

<operation id="311" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:42  %W_CONV2_13_1_addr = getelementptr [25 x float]* @W_CONV2_13_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_13_1_addr"/></StgValue>
</operation>

<operation id="312" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:43  %W_CONV2_13_2_addr = getelementptr [25 x float]* @W_CONV2_13_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_13_2_addr"/></StgValue>
</operation>

<operation id="313" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:44  %W_CONV2_13_3_addr = getelementptr [25 x float]* @W_CONV2_13_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_13_3_addr"/></StgValue>
</operation>

<operation id="314" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:45  %W_CONV2_13_4_addr = getelementptr [25 x float]* @W_CONV2_13_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_13_4_addr"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:46  %W_CONV2_13_5_addr = getelementptr [25 x float]* @W_CONV2_13_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_13_5_addr"/></StgValue>
</operation>

<operation id="316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:47  %W_CONV2_14_0_addr = getelementptr [25 x float]* @W_CONV2_14_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_14_0_addr"/></StgValue>
</operation>

<operation id="317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:48  %W_CONV2_14_1_addr = getelementptr [25 x float]* @W_CONV2_14_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_14_1_addr"/></StgValue>
</operation>

<operation id="318" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:49  %W_CONV2_14_2_addr = getelementptr [25 x float]* @W_CONV2_14_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_14_2_addr"/></StgValue>
</operation>

<operation id="319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:50  %W_CONV2_14_3_addr = getelementptr [25 x float]* @W_CONV2_14_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_14_3_addr"/></StgValue>
</operation>

<operation id="320" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:51  %W_CONV2_14_4_addr = getelementptr [25 x float]* @W_CONV2_14_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_14_4_addr"/></StgValue>
</operation>

<operation id="321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:52  %W_CONV2_14_5_addr = getelementptr [25 x float]* @W_CONV2_14_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_14_5_addr"/></StgValue>
</operation>

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:53  %W_CONV2_15_0_addr = getelementptr [25 x float]* @W_CONV2_15_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_15_0_addr"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:54  %W_CONV2_15_1_addr = getelementptr [25 x float]* @W_CONV2_15_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_15_1_addr"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:55  %W_CONV2_15_2_addr = getelementptr [25 x float]* @W_CONV2_15_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_15_2_addr"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:56  %W_CONV2_15_3_addr = getelementptr [25 x float]* @W_CONV2_15_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_15_3_addr"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:57  %W_CONV2_15_4_addr = getelementptr [25 x float]* @W_CONV2_15_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_15_4_addr"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:58  %W_CONV2_15_5_addr = getelementptr [25 x float]* @W_CONV2_15_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_15_5_addr"/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:59  %W_CONV2_2_0_addr = getelementptr [25 x float]* @W_CONV2_2_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_2_0_addr"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:60  %W_CONV2_2_1_addr = getelementptr [25 x float]* @W_CONV2_2_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_2_1_addr"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:61  %W_CONV2_2_2_addr = getelementptr [25 x float]* @W_CONV2_2_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_2_2_addr"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:62  %W_CONV2_2_3_addr = getelementptr [25 x float]* @W_CONV2_2_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_2_3_addr"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:63  %W_CONV2_2_4_addr = getelementptr [25 x float]* @W_CONV2_2_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_2_4_addr"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:64  %W_CONV2_2_5_addr = getelementptr [25 x float]* @W_CONV2_2_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_2_5_addr"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:65  %W_CONV2_3_0_addr = getelementptr [25 x float]* @W_CONV2_3_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_3_0_addr"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:66  %W_CONV2_3_1_addr = getelementptr [25 x float]* @W_CONV2_3_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_3_1_addr"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:67  %W_CONV2_3_2_addr = getelementptr [25 x float]* @W_CONV2_3_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_3_2_addr"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:68  %W_CONV2_3_3_addr = getelementptr [25 x float]* @W_CONV2_3_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_3_3_addr"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:69  %W_CONV2_3_4_addr = getelementptr [25 x float]* @W_CONV2_3_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_3_4_addr"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:70  %W_CONV2_3_5_addr = getelementptr [25 x float]* @W_CONV2_3_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_3_5_addr"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:71  %W_CONV2_4_0_addr = getelementptr [25 x float]* @W_CONV2_4_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_4_0_addr"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:72  %W_CONV2_4_1_addr = getelementptr [25 x float]* @W_CONV2_4_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_4_1_addr"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:73  %W_CONV2_4_2_addr = getelementptr [25 x float]* @W_CONV2_4_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_4_2_addr"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:74  %W_CONV2_4_3_addr = getelementptr [25 x float]* @W_CONV2_4_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_4_3_addr"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:75  %W_CONV2_4_4_addr = getelementptr [25 x float]* @W_CONV2_4_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_4_4_addr"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:76  %W_CONV2_4_5_addr = getelementptr [25 x float]* @W_CONV2_4_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_4_5_addr"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:77  %W_CONV2_5_0_addr = getelementptr [25 x float]* @W_CONV2_5_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_5_0_addr"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:78  %W_CONV2_5_1_addr = getelementptr [25 x float]* @W_CONV2_5_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_5_1_addr"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:79  %W_CONV2_5_2_addr = getelementptr [25 x float]* @W_CONV2_5_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_5_2_addr"/></StgValue>
</operation>

<operation id="349" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:80  %W_CONV2_5_3_addr = getelementptr [25 x float]* @W_CONV2_5_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_5_3_addr"/></StgValue>
</operation>

<operation id="350" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:81  %W_CONV2_5_4_addr = getelementptr [25 x float]* @W_CONV2_5_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_5_4_addr"/></StgValue>
</operation>

<operation id="351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:82  %W_CONV2_5_5_addr = getelementptr [25 x float]* @W_CONV2_5_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_5_5_addr"/></StgValue>
</operation>

<operation id="352" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:83  %W_CONV2_6_0_addr = getelementptr [25 x float]* @W_CONV2_6_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_6_0_addr"/></StgValue>
</operation>

<operation id="353" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:84  %W_CONV2_6_1_addr = getelementptr [25 x float]* @W_CONV2_6_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_6_1_addr"/></StgValue>
</operation>

<operation id="354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:85  %W_CONV2_6_2_addr = getelementptr [25 x float]* @W_CONV2_6_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_6_2_addr"/></StgValue>
</operation>

<operation id="355" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:86  %W_CONV2_6_3_addr = getelementptr [25 x float]* @W_CONV2_6_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_6_3_addr"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:87  %W_CONV2_6_4_addr = getelementptr [25 x float]* @W_CONV2_6_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_6_4_addr"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:88  %W_CONV2_6_5_addr = getelementptr [25 x float]* @W_CONV2_6_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_6_5_addr"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:89  %W_CONV2_7_0_addr = getelementptr [25 x float]* @W_CONV2_7_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_7_0_addr"/></StgValue>
</operation>

<operation id="359" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:90  %W_CONV2_7_1_addr = getelementptr [25 x float]* @W_CONV2_7_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_7_1_addr"/></StgValue>
</operation>

<operation id="360" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:91  %W_CONV2_7_2_addr = getelementptr [25 x float]* @W_CONV2_7_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_7_2_addr"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:92  %W_CONV2_7_3_addr = getelementptr [25 x float]* @W_CONV2_7_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_7_3_addr"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:93  %W_CONV2_7_4_addr = getelementptr [25 x float]* @W_CONV2_7_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_7_4_addr"/></StgValue>
</operation>

<operation id="363" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:94  %W_CONV2_7_5_addr = getelementptr [25 x float]* @W_CONV2_7_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_7_5_addr"/></StgValue>
</operation>

<operation id="364" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:95  %W_CONV2_8_0_addr = getelementptr [25 x float]* @W_CONV2_8_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_8_0_addr"/></StgValue>
</operation>

<operation id="365" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:96  %W_CONV2_8_1_addr = getelementptr [25 x float]* @W_CONV2_8_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_8_1_addr"/></StgValue>
</operation>

<operation id="366" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:97  %W_CONV2_8_2_addr = getelementptr [25 x float]* @W_CONV2_8_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_8_2_addr"/></StgValue>
</operation>

<operation id="367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:98  %W_CONV2_8_3_addr = getelementptr [25 x float]* @W_CONV2_8_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_8_3_addr"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:99  %W_CONV2_8_4_addr = getelementptr [25 x float]* @W_CONV2_8_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_8_4_addr"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:100  %W_CONV2_8_5_addr = getelementptr [25 x float]* @W_CONV2_8_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_8_5_addr"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:101  %W_CONV2_9_0_addr = getelementptr [25 x float]* @W_CONV2_9_0, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_9_0_addr"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:102  %W_CONV2_9_1_addr = getelementptr [25 x float]* @W_CONV2_9_1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_9_1_addr"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:103  %W_CONV2_9_2_addr = getelementptr [25 x float]* @W_CONV2_9_2, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_9_2_addr"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:104  %W_CONV2_9_3_addr = getelementptr [25 x float]* @W_CONV2_9_3, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_9_3_addr"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:105  %W_CONV2_9_4_addr = getelementptr [25 x float]* @W_CONV2_9_4, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_9_4_addr"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:106  %W_CONV2_9_5_addr = getelementptr [25 x float]* @W_CONV2_9_5, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="W_CONV2_9_5_addr"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch174:0  store float %WEIGHT_addr_read, float* %W_CONV2_14_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %branch30408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch173:0  store float %WEIGHT_addr_read, float* %W_CONV2_14_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %branch30408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch172:0  store float %WEIGHT_addr_read, float* %W_CONV2_14_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %branch30408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch171:0  store float %WEIGHT_addr_read, float* %W_CONV2_14_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %branch30408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch170:0  store float %WEIGHT_addr_read, float* %W_CONV2_14_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %branch30408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch175:0  store float %WEIGHT_addr_read, float* %W_CONV2_14_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="14"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %branch30408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch168:0  store float %WEIGHT_addr_read, float* %W_CONV2_13_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %branch29399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch167:0  store float %WEIGHT_addr_read, float* %W_CONV2_13_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %branch29399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch166:0  store float %WEIGHT_addr_read, float* %W_CONV2_13_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %branch29399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch165:0  store float %WEIGHT_addr_read, float* %W_CONV2_13_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %branch29399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch164:0  store float %WEIGHT_addr_read, float* %W_CONV2_13_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %branch29399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch169:0  store float %WEIGHT_addr_read, float* %W_CONV2_13_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="13"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %branch29399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch162:0  store float %WEIGHT_addr_read, float* %W_CONV2_12_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %branch28390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch161:0  store float %WEIGHT_addr_read, float* %W_CONV2_12_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %branch28390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch160:0  store float %WEIGHT_addr_read, float* %W_CONV2_12_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %branch28390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch159:0  store float %WEIGHT_addr_read, float* %W_CONV2_12_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %branch28390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch158:0  store float %WEIGHT_addr_read, float* %W_CONV2_12_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %branch28390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch163:0  store float %WEIGHT_addr_read, float* %W_CONV2_12_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="12"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %branch28390

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch156:0  store float %WEIGHT_addr_read, float* %W_CONV2_11_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %branch27381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch155:0  store float %WEIGHT_addr_read, float* %W_CONV2_11_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %branch27381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch154:0  store float %WEIGHT_addr_read, float* %W_CONV2_11_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %branch27381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch153:0  store float %WEIGHT_addr_read, float* %W_CONV2_11_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %branch27381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch152:0  store float %WEIGHT_addr_read, float* %W_CONV2_11_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %branch27381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch157:0  store float %WEIGHT_addr_read, float* %W_CONV2_11_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="11"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %branch27381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch150:0  store float %WEIGHT_addr_read, float* %W_CONV2_10_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %branch26372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch149:0  store float %WEIGHT_addr_read, float* %W_CONV2_10_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %branch26372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch148:0  store float %WEIGHT_addr_read, float* %W_CONV2_10_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %branch26372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch147:0  store float %WEIGHT_addr_read, float* %W_CONV2_10_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %branch26372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch146:0  store float %WEIGHT_addr_read, float* %W_CONV2_10_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %branch26372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch151:0  store float %WEIGHT_addr_read, float* %W_CONV2_10_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="10"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %branch26372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch144:0  store float %WEIGHT_addr_read, float* %W_CONV2_9_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %branch25363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch143:0  store float %WEIGHT_addr_read, float* %W_CONV2_9_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %branch25363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch142:0  store float %WEIGHT_addr_read, float* %W_CONV2_9_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %branch25363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch141:0  store float %WEIGHT_addr_read, float* %W_CONV2_9_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %branch25363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch140:0  store float %WEIGHT_addr_read, float* %W_CONV2_9_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %branch25363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch145:0  store float %WEIGHT_addr_read, float* %W_CONV2_9_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="9"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %branch25363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch138:0  store float %WEIGHT_addr_read, float* %W_CONV2_8_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %branch24354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch137:0  store float %WEIGHT_addr_read, float* %W_CONV2_8_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %branch24354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch136:0  store float %WEIGHT_addr_read, float* %W_CONV2_8_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %branch24354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch135:0  store float %WEIGHT_addr_read, float* %W_CONV2_8_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %branch24354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch134:0  store float %WEIGHT_addr_read, float* %W_CONV2_8_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %branch24354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch139:0  store float %WEIGHT_addr_read, float* %W_CONV2_8_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="8"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %branch24354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch132:0  store float %WEIGHT_addr_read, float* %W_CONV2_7_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %branch23345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch131:0  store float %WEIGHT_addr_read, float* %W_CONV2_7_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %branch23345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch130:0  store float %WEIGHT_addr_read, float* %W_CONV2_7_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %branch23345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch129:0  store float %WEIGHT_addr_read, float* %W_CONV2_7_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %branch23345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch128:0  store float %WEIGHT_addr_read, float* %W_CONV2_7_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %branch23345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch133:0  store float %WEIGHT_addr_read, float* %W_CONV2_7_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="7"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %branch23345

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch126:0  store float %WEIGHT_addr_read, float* %W_CONV2_6_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %branch22336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch125:0  store float %WEIGHT_addr_read, float* %W_CONV2_6_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %branch22336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch124:0  store float %WEIGHT_addr_read, float* %W_CONV2_6_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %branch22336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch123:0  store float %WEIGHT_addr_read, float* %W_CONV2_6_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch22336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch122:0  store float %WEIGHT_addr_read, float* %W_CONV2_6_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %branch22336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch127:0  store float %WEIGHT_addr_read, float* %W_CONV2_6_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="6"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %branch22336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch120:0  store float %WEIGHT_addr_read, float* %W_CONV2_5_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %branch21327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch119:0  store float %WEIGHT_addr_read, float* %W_CONV2_5_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %branch21327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch118:0  store float %WEIGHT_addr_read, float* %W_CONV2_5_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %branch21327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch117:0  store float %WEIGHT_addr_read, float* %W_CONV2_5_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %branch21327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch116:0  store float %WEIGHT_addr_read, float* %W_CONV2_5_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %branch21327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch121:0  store float %WEIGHT_addr_read, float* %W_CONV2_5_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="5"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %branch21327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch114:0  store float %WEIGHT_addr_read, float* %W_CONV2_4_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %branch20318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch113:0  store float %WEIGHT_addr_read, float* %W_CONV2_4_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %branch20318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch112:0  store float %WEIGHT_addr_read, float* %W_CONV2_4_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %branch20318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch111:0  store float %WEIGHT_addr_read, float* %W_CONV2_4_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %branch20318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch110:0  store float %WEIGHT_addr_read, float* %W_CONV2_4_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %branch20318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch115:0  store float %WEIGHT_addr_read, float* %W_CONV2_4_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="4"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %branch20318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch108:0  store float %WEIGHT_addr_read, float* %W_CONV2_3_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %branch19309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch107:0  store float %WEIGHT_addr_read, float* %W_CONV2_3_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %branch19309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch106:0  store float %WEIGHT_addr_read, float* %W_CONV2_3_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %branch19309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch105:0  store float %WEIGHT_addr_read, float* %W_CONV2_3_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %branch19309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch104:0  store float %WEIGHT_addr_read, float* %W_CONV2_3_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %branch19309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch109:0  store float %WEIGHT_addr_read, float* %W_CONV2_3_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="3"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %branch19309

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch102:0  store float %WEIGHT_addr_read, float* %W_CONV2_2_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %branch18300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch101:0  store float %WEIGHT_addr_read, float* %W_CONV2_2_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %branch18300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch100:0  store float %WEIGHT_addr_read, float* %W_CONV2_2_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %branch18300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch99:0  store float %WEIGHT_addr_read, float* %W_CONV2_2_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %branch18300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch98:0  store float %WEIGHT_addr_read, float* %W_CONV2_2_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %branch18300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch103:0  store float %WEIGHT_addr_read, float* %W_CONV2_2_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="2"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %branch18300

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch96:0  store float %WEIGHT_addr_read, float* %W_CONV2_1_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %branch17291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch95:0  store float %WEIGHT_addr_read, float* %W_CONV2_1_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %branch17291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch94:0  store float %WEIGHT_addr_read, float* %W_CONV2_1_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %branch17291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch93:0  store float %WEIGHT_addr_read, float* %W_CONV2_1_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %branch17291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch92:0  store float %WEIGHT_addr_read, float* %W_CONV2_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %branch17291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch97:0  store float %WEIGHT_addr_read, float* %W_CONV2_1_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="1"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %branch17291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch90:0  store float %WEIGHT_addr_read, float* %W_CONV2_0_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %branch16282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch89:0  store float %WEIGHT_addr_read, float* %W_CONV2_0_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %branch16282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch88:0  store float %WEIGHT_addr_read, float* %W_CONV2_0_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %branch16282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch87:0  store float %WEIGHT_addr_read, float* %W_CONV2_0_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %branch16282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch86:0  store float %WEIGHT_addr_read, float* %W_CONV2_0_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %branch16282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch91:0  store float %WEIGHT_addr_read, float* %W_CONV2_0_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="0"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %branch16282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch180:0  store float %WEIGHT_addr_read, float* %W_CONV2_15_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %branch31417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch179:0  store float %WEIGHT_addr_read, float* %W_CONV2_15_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %branch31417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch178:0  store float %WEIGHT_addr_read, float* %W_CONV2_15_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %branch31417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch177:0  store float %WEIGHT_addr_read, float* %W_CONV2_15_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %branch31417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch176:0  store float %WEIGHT_addr_read, float* %W_CONV2_15_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %branch31417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch181:0  store float %WEIGHT_addr_read, float* %W_CONV2_15_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="div57_t" val="15"/>
<literal name="div58_t" val="!0"/>
<literal name="div58_t" val="!1"/>
<literal name="div58_t" val="!2"/>
<literal name="div58_t" val="!3"/>
<literal name="div58_t" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %branch31417

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="568" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="569" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader15:0  %indvar_flatten1 = phi i18 [ %indvar_flatten_next4, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader15:1  %kr = phi i3 [ %kr_cast_mid2, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="kr"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader15:2  %indvar_flatten2 = phi i17 [ %indvar_flatten_next3, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader15:3  %kc = phi i3 [ %kc_cast_mid2, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="kc"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader15:4  %indvar_flatten3 = phi i14 [ %indvar_flatten_next2, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader15:5  %r = phi i4 [ %tmp_15_mid2, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader15:6  %indvar_flatten4 = phi i11 [ %indvar_flatten_next1, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader15:7  %c = phi i4 [ %tmp_27_mid2, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15:8  %indvar_flatten = phi i8 [ %indvar_flatten_next, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="578" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader15:9  %chl_out = phi i5 [ %chl_out_mid2, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="chl_out"/></StgValue>
</operation>

<operation id="579" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader15:10  %chl_in = phi i3 [ %chl_in_1, %1 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="chl_in"/></StgValue>
</operation>

<operation id="580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="4" op_0_bw="3">
<![CDATA[
.preheader15:11  %kr_cast = zext i3 %kr to i4

]]></Node>
<StgValue><ssdm name="kr_cast"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="4" op_0_bw="3">
<![CDATA[
.preheader15:12  %kc_cast = zext i3 %kc to i4

]]></Node>
<StgValue><ssdm name="kc_cast"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:13  %tmp_4 = add i4 %r, %kr_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:14  %tmp_8 = add i4 %c, %kc_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="4" op_0_bw="5">
<![CDATA[
.preheader15:15  %tmp_10 = trunc i5 %chl_out to i4

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader15:16  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_10, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15:17  %tmp_11 = shl i5 %chl_out, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="587" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="7" op_0_bw="5">
<![CDATA[
.preheader15:18  %p_shl1_cast = zext i5 %tmp_11 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader15:19  %tmp_s = sub i7 %p_shl, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="589" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader15:20  %exitcond_flatten4 = icmp eq i18 %indvar_flatten1, -22144

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="590" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader15:21  %indvar_flatten_next4 = add i18 1, %indvar_flatten1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="591" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:22  br i1 %exitcond_flatten4, label %.preheader12.preheader, label %burst.rd.end30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end30:0  %kr_1 = add i3 1, %kr

]]></Node>
<StgValue><ssdm name="kr_1"/></StgValue>
</operation>

<operation id="593" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end30:2  %exitcond_flatten = icmp eq i17 %indvar_flatten2, 48000

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="594" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end30:3  %kc_mid = select i1 %exitcond_flatten, i3 0, i3 %kc

]]></Node>
<StgValue><ssdm name="kc_mid"/></StgValue>
</operation>

<operation id="595" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:13  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="596" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end30:16  %exitcond_flatten1 = icmp eq i8 %indvar_flatten, 96

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="597" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:17  %exitcond_flatten_mid = and i1 %exitcond_flatten1, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="598" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
burst.rd.end30:18  %exitcond_flatten2 = icmp eq i11 %indvar_flatten4, 960

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="599" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:19  %exitcond_flatten65_m = and i1 %exitcond_flatten2, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_m"/></StgValue>
</operation>

<operation id="600" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.end30:20  %exitcond_flatten3 = icmp eq i14 %indvar_flatten3, -6784

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="601" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:21  %exitcond_flatten105_s = and i1 %exitcond_flatten3, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten105_s"/></StgValue>
</operation>

<operation id="602" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end30:22  %kc_1 = add i3 1, %kc_mid

]]></Node>
<StgValue><ssdm name="kc_1"/></StgValue>
</operation>

<operation id="603" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:24  %tmp_14 = or i1 %exitcond_flatten105_s, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="604" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:25  %r_mid = select i1 %tmp_14, i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="r_mid"/></StgValue>
</operation>

<operation id="605" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:130  %exitcond_flatten105_1 = xor i1 %exitcond_flatten3, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten105_1"/></StgValue>
</operation>

<operation id="606" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:131  %not_exitcond_flatten_3 = or i1 %exitcond_flatten, %exitcond_flatten105_1

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="607" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:133  %exitcond_flatten_mid_3 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_3"/></StgValue>
</operation>

<operation id="608" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:134  %exitcond_flatten65_m_1 = and i1 %exitcond_flatten65_m, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_m_1"/></StgValue>
</operation>

<operation id="609" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:137  %tmp_16 = or i1 %exitcond_flatten65_m_1, %exitcond_flatten105_s

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="610" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:138  %tmp_17 = or i1 %tmp_16, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="611" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:139  %c_mid1 = select i1 %tmp_17, i4 0, i4 %c

]]></Node>
<StgValue><ssdm name="c_mid1"/></StgValue>
</operation>

<operation id="612" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:154  %not_exitcond_flatten_4 = xor i1 %exitcond_flatten65_m_1, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_4"/></StgValue>
</operation>

<operation id="613" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.end30:213  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="614" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end30:4  %kr_cast_mid2 = select i1 %exitcond_flatten, i3 %kr_1, i3 %kr

]]></Node>
<StgValue><ssdm name="kr_cast_mid2"/></StgValue>
</operation>

<operation id="615" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="4" op_0_bw="3">
<![CDATA[
burst.rd.end30:5  %kr_cast_mid2_cast = zext i3 %kr_cast_mid2 to i4

]]></Node>
<StgValue><ssdm name="kr_cast_mid2_cast"/></StgValue>
</operation>

<operation id="616" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="6" op_0_bw="3">
<![CDATA[
burst.rd.end30:6  %tmp_3_mid2_cast = zext i3 %kr_cast_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_3_mid2_cast"/></StgValue>
</operation>

<operation id="617" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
burst.rd.end30:7  %tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %kr_cast_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="618" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="6" op_0_bw="5">
<![CDATA[
burst.rd.end30:8  %p_shl2_cast = zext i5 %tmp_12 to i6

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="619" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end30:9  %tmp_13 = add i6 %p_shl2_cast, %tmp_3_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="620" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten105_s" val="0"/>
<literal name="exitcond_flatten65_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="4" op_0_bw="3">
<![CDATA[
burst.rd.end30:10  %tmp_14_mid_cast = zext i3 %kr_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_14_mid_cast"/></StgValue>
</operation>

<operation id="621" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten105_s" val="0"/>
<literal name="exitcond_flatten65_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:11  %tmp_14_mid3 = select i1 %exitcond_flatten, i4 %tmp_14_mid_cast, i4 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_14_mid3"/></StgValue>
</operation>

<operation id="622" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten105_s" val="0"/>
<literal name="exitcond_flatten65_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:12  %tmp_26_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_26_mid"/></StgValue>
</operation>

<operation id="623" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
burst.rd.end30:14  %exitcond = icmp eq i3 %chl_in, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="624" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:15  %exitcond4_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond4_mid"/></StgValue>
</operation>

<operation id="625" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end30:26  %kc_cast_mid2 = select i1 %exitcond_flatten105_s, i3 %kc_1, i3 %kc_mid

]]></Node>
<StgValue><ssdm name="kc_cast_mid2"/></StgValue>
</operation>

<operation id="626" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="4" op_0_bw="3">
<![CDATA[
burst.rd.end30:27  %kc_cast_mid2_cast = zext i3 %kc_cast_mid2 to i4

]]></Node>
<StgValue><ssdm name="kc_cast_mid2_cast"/></StgValue>
</operation>

<operation id="627" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten105_s" val="1"/>
<literal name="exitcond_flatten65_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="4" op_0_bw="3">
<![CDATA[
burst.rd.end30:28  %tmp_6_mid1_cast = zext i3 %kc_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_6_mid1_cast"/></StgValue>
</operation>

<operation id="628" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="6" op_0_bw="3">
<![CDATA[
burst.rd.end30:29  %tmp_6_mid2_cast = zext i3 %kc_cast_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_6_mid2_cast"/></StgValue>
</operation>

<operation id="629" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
burst.rd.end30:30  %tmp_15 = add i6 %tmp_6_mid2_cast, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="630" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="6">
<![CDATA[
burst.rd.end30:31  %tmp_24_cast = zext i6 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:32  %W_CONV2_0_0_addr_1 = getelementptr [25 x float]* @W_CONV2_0_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_0_0_addr_1"/></StgValue>
</operation>

<operation id="632" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:33  %W_CONV2_0_1_addr_1 = getelementptr [25 x float]* @W_CONV2_0_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_0_1_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:34  %W_CONV2_0_2_addr_1 = getelementptr [25 x float]* @W_CONV2_0_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_0_2_addr_1"/></StgValue>
</operation>

<operation id="634" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:35  %W_CONV2_0_3_addr_1 = getelementptr [25 x float]* @W_CONV2_0_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_0_3_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:36  %W_CONV2_0_4_addr_1 = getelementptr [25 x float]* @W_CONV2_0_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_0_4_addr_1"/></StgValue>
</operation>

<operation id="636" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:37  %W_CONV2_0_5_addr_1 = getelementptr [25 x float]* @W_CONV2_0_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_0_5_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:38  %W_CONV2_1_0_addr_1 = getelementptr [25 x float]* @W_CONV2_1_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_1_0_addr_1"/></StgValue>
</operation>

<operation id="638" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:39  %W_CONV2_1_1_addr_1 = getelementptr [25 x float]* @W_CONV2_1_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_1_1_addr_1"/></StgValue>
</operation>

<operation id="639" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:40  %W_CONV2_1_2_addr_1 = getelementptr [25 x float]* @W_CONV2_1_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_1_2_addr_1"/></StgValue>
</operation>

<operation id="640" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:41  %W_CONV2_1_3_addr_1 = getelementptr [25 x float]* @W_CONV2_1_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_1_3_addr_1"/></StgValue>
</operation>

<operation id="641" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:42  %W_CONV2_1_4_addr_1 = getelementptr [25 x float]* @W_CONV2_1_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_1_4_addr_1"/></StgValue>
</operation>

<operation id="642" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:43  %W_CONV2_1_5_addr_1 = getelementptr [25 x float]* @W_CONV2_1_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_1_5_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:44  %W_CONV2_10_0_addr_1 = getelementptr [25 x float]* @W_CONV2_10_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_10_0_addr_1"/></StgValue>
</operation>

<operation id="644" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:45  %W_CONV2_10_1_addr_1 = getelementptr [25 x float]* @W_CONV2_10_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_10_1_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:46  %W_CONV2_10_2_addr_1 = getelementptr [25 x float]* @W_CONV2_10_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_10_2_addr_1"/></StgValue>
</operation>

<operation id="646" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:47  %W_CONV2_10_3_addr_1 = getelementptr [25 x float]* @W_CONV2_10_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_10_3_addr_1"/></StgValue>
</operation>

<operation id="647" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:48  %W_CONV2_10_4_addr_1 = getelementptr [25 x float]* @W_CONV2_10_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_10_4_addr_1"/></StgValue>
</operation>

<operation id="648" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:49  %W_CONV2_10_5_addr_1 = getelementptr [25 x float]* @W_CONV2_10_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_10_5_addr_1"/></StgValue>
</operation>

<operation id="649" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:50  %W_CONV2_11_0_addr_1 = getelementptr [25 x float]* @W_CONV2_11_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_11_0_addr_1"/></StgValue>
</operation>

<operation id="650" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:51  %W_CONV2_11_1_addr_1 = getelementptr [25 x float]* @W_CONV2_11_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_11_1_addr_1"/></StgValue>
</operation>

<operation id="651" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:52  %W_CONV2_11_2_addr_1 = getelementptr [25 x float]* @W_CONV2_11_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_11_2_addr_1"/></StgValue>
</operation>

<operation id="652" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:53  %W_CONV2_11_3_addr_1 = getelementptr [25 x float]* @W_CONV2_11_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_11_3_addr_1"/></StgValue>
</operation>

<operation id="653" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:54  %W_CONV2_11_4_addr_1 = getelementptr [25 x float]* @W_CONV2_11_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_11_4_addr_1"/></StgValue>
</operation>

<operation id="654" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:55  %W_CONV2_11_5_addr_1 = getelementptr [25 x float]* @W_CONV2_11_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_11_5_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:56  %W_CONV2_12_0_addr_1 = getelementptr [25 x float]* @W_CONV2_12_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_12_0_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:57  %W_CONV2_12_1_addr_1 = getelementptr [25 x float]* @W_CONV2_12_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_12_1_addr_1"/></StgValue>
</operation>

<operation id="657" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:58  %W_CONV2_12_2_addr_1 = getelementptr [25 x float]* @W_CONV2_12_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_12_2_addr_1"/></StgValue>
</operation>

<operation id="658" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:59  %W_CONV2_12_3_addr_1 = getelementptr [25 x float]* @W_CONV2_12_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_12_3_addr_1"/></StgValue>
</operation>

<operation id="659" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:60  %W_CONV2_12_4_addr_1 = getelementptr [25 x float]* @W_CONV2_12_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_12_4_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:61  %W_CONV2_12_5_addr_1 = getelementptr [25 x float]* @W_CONV2_12_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_12_5_addr_1"/></StgValue>
</operation>

<operation id="661" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:62  %W_CONV2_13_0_addr_1 = getelementptr [25 x float]* @W_CONV2_13_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_13_0_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:63  %W_CONV2_13_1_addr_1 = getelementptr [25 x float]* @W_CONV2_13_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_13_1_addr_1"/></StgValue>
</operation>

<operation id="663" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:64  %W_CONV2_13_2_addr_1 = getelementptr [25 x float]* @W_CONV2_13_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_13_2_addr_1"/></StgValue>
</operation>

<operation id="664" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:65  %W_CONV2_13_3_addr_1 = getelementptr [25 x float]* @W_CONV2_13_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_13_3_addr_1"/></StgValue>
</operation>

<operation id="665" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:66  %W_CONV2_13_4_addr_1 = getelementptr [25 x float]* @W_CONV2_13_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_13_4_addr_1"/></StgValue>
</operation>

<operation id="666" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:67  %W_CONV2_13_5_addr_1 = getelementptr [25 x float]* @W_CONV2_13_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_13_5_addr_1"/></StgValue>
</operation>

<operation id="667" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:68  %W_CONV2_14_0_addr_1 = getelementptr [25 x float]* @W_CONV2_14_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_14_0_addr_1"/></StgValue>
</operation>

<operation id="668" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:69  %W_CONV2_14_1_addr_1 = getelementptr [25 x float]* @W_CONV2_14_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_14_1_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:70  %W_CONV2_14_2_addr_1 = getelementptr [25 x float]* @W_CONV2_14_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_14_2_addr_1"/></StgValue>
</operation>

<operation id="670" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:71  %W_CONV2_14_3_addr_1 = getelementptr [25 x float]* @W_CONV2_14_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_14_3_addr_1"/></StgValue>
</operation>

<operation id="671" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:72  %W_CONV2_14_4_addr_1 = getelementptr [25 x float]* @W_CONV2_14_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_14_4_addr_1"/></StgValue>
</operation>

<operation id="672" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:73  %W_CONV2_14_5_addr_1 = getelementptr [25 x float]* @W_CONV2_14_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_14_5_addr_1"/></StgValue>
</operation>

<operation id="673" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:74  %W_CONV2_15_0_addr_1 = getelementptr [25 x float]* @W_CONV2_15_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_15_0_addr_1"/></StgValue>
</operation>

<operation id="674" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:75  %W_CONV2_15_1_addr_1 = getelementptr [25 x float]* @W_CONV2_15_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_15_1_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:76  %W_CONV2_15_2_addr_1 = getelementptr [25 x float]* @W_CONV2_15_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_15_2_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:77  %W_CONV2_15_3_addr_1 = getelementptr [25 x float]* @W_CONV2_15_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_15_3_addr_1"/></StgValue>
</operation>

<operation id="677" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:78  %W_CONV2_15_4_addr_1 = getelementptr [25 x float]* @W_CONV2_15_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_15_4_addr_1"/></StgValue>
</operation>

<operation id="678" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:79  %W_CONV2_15_5_addr_1 = getelementptr [25 x float]* @W_CONV2_15_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_15_5_addr_1"/></StgValue>
</operation>

<operation id="679" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:80  %W_CONV2_2_0_addr_1 = getelementptr [25 x float]* @W_CONV2_2_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_2_0_addr_1"/></StgValue>
</operation>

<operation id="680" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:81  %W_CONV2_2_1_addr_1 = getelementptr [25 x float]* @W_CONV2_2_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_2_1_addr_1"/></StgValue>
</operation>

<operation id="681" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:82  %W_CONV2_2_2_addr_1 = getelementptr [25 x float]* @W_CONV2_2_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_2_2_addr_1"/></StgValue>
</operation>

<operation id="682" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:83  %W_CONV2_2_3_addr_1 = getelementptr [25 x float]* @W_CONV2_2_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_2_3_addr_1"/></StgValue>
</operation>

<operation id="683" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:84  %W_CONV2_2_4_addr_1 = getelementptr [25 x float]* @W_CONV2_2_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_2_4_addr_1"/></StgValue>
</operation>

<operation id="684" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:85  %W_CONV2_2_5_addr_1 = getelementptr [25 x float]* @W_CONV2_2_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_2_5_addr_1"/></StgValue>
</operation>

<operation id="685" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:86  %W_CONV2_3_0_addr_1 = getelementptr [25 x float]* @W_CONV2_3_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_3_0_addr_1"/></StgValue>
</operation>

<operation id="686" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:87  %W_CONV2_3_1_addr_1 = getelementptr [25 x float]* @W_CONV2_3_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_3_1_addr_1"/></StgValue>
</operation>

<operation id="687" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:88  %W_CONV2_3_2_addr_1 = getelementptr [25 x float]* @W_CONV2_3_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_3_2_addr_1"/></StgValue>
</operation>

<operation id="688" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:89  %W_CONV2_3_3_addr_1 = getelementptr [25 x float]* @W_CONV2_3_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_3_3_addr_1"/></StgValue>
</operation>

<operation id="689" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:90  %W_CONV2_3_4_addr_1 = getelementptr [25 x float]* @W_CONV2_3_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_3_4_addr_1"/></StgValue>
</operation>

<operation id="690" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:91  %W_CONV2_3_5_addr_1 = getelementptr [25 x float]* @W_CONV2_3_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_3_5_addr_1"/></StgValue>
</operation>

<operation id="691" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:92  %W_CONV2_4_0_addr_1 = getelementptr [25 x float]* @W_CONV2_4_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_4_0_addr_1"/></StgValue>
</operation>

<operation id="692" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:93  %W_CONV2_4_1_addr_1 = getelementptr [25 x float]* @W_CONV2_4_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_4_1_addr_1"/></StgValue>
</operation>

<operation id="693" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:94  %W_CONV2_4_2_addr_1 = getelementptr [25 x float]* @W_CONV2_4_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_4_2_addr_1"/></StgValue>
</operation>

<operation id="694" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:95  %W_CONV2_4_3_addr_1 = getelementptr [25 x float]* @W_CONV2_4_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_4_3_addr_1"/></StgValue>
</operation>

<operation id="695" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:96  %W_CONV2_4_4_addr_1 = getelementptr [25 x float]* @W_CONV2_4_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_4_4_addr_1"/></StgValue>
</operation>

<operation id="696" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:97  %W_CONV2_4_5_addr_1 = getelementptr [25 x float]* @W_CONV2_4_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_4_5_addr_1"/></StgValue>
</operation>

<operation id="697" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:98  %W_CONV2_5_0_addr_1 = getelementptr [25 x float]* @W_CONV2_5_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_5_0_addr_1"/></StgValue>
</operation>

<operation id="698" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:99  %W_CONV2_5_1_addr_1 = getelementptr [25 x float]* @W_CONV2_5_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_5_1_addr_1"/></StgValue>
</operation>

<operation id="699" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:100  %W_CONV2_5_2_addr_1 = getelementptr [25 x float]* @W_CONV2_5_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_5_2_addr_1"/></StgValue>
</operation>

<operation id="700" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:101  %W_CONV2_5_3_addr_1 = getelementptr [25 x float]* @W_CONV2_5_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_5_3_addr_1"/></StgValue>
</operation>

<operation id="701" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:102  %W_CONV2_5_4_addr_1 = getelementptr [25 x float]* @W_CONV2_5_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_5_4_addr_1"/></StgValue>
</operation>

<operation id="702" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:103  %W_CONV2_5_5_addr_1 = getelementptr [25 x float]* @W_CONV2_5_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_5_5_addr_1"/></StgValue>
</operation>

<operation id="703" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:104  %W_CONV2_6_0_addr_1 = getelementptr [25 x float]* @W_CONV2_6_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_6_0_addr_1"/></StgValue>
</operation>

<operation id="704" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:105  %W_CONV2_6_1_addr_1 = getelementptr [25 x float]* @W_CONV2_6_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_6_1_addr_1"/></StgValue>
</operation>

<operation id="705" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:106  %W_CONV2_6_2_addr_1 = getelementptr [25 x float]* @W_CONV2_6_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_6_2_addr_1"/></StgValue>
</operation>

<operation id="706" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:107  %W_CONV2_6_3_addr_1 = getelementptr [25 x float]* @W_CONV2_6_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_6_3_addr_1"/></StgValue>
</operation>

<operation id="707" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:108  %W_CONV2_6_4_addr_1 = getelementptr [25 x float]* @W_CONV2_6_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_6_4_addr_1"/></StgValue>
</operation>

<operation id="708" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:109  %W_CONV2_6_5_addr_1 = getelementptr [25 x float]* @W_CONV2_6_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_6_5_addr_1"/></StgValue>
</operation>

<operation id="709" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:110  %W_CONV2_7_0_addr_1 = getelementptr [25 x float]* @W_CONV2_7_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_7_0_addr_1"/></StgValue>
</operation>

<operation id="710" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:111  %W_CONV2_7_1_addr_1 = getelementptr [25 x float]* @W_CONV2_7_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_7_1_addr_1"/></StgValue>
</operation>

<operation id="711" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:112  %W_CONV2_7_2_addr_1 = getelementptr [25 x float]* @W_CONV2_7_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_7_2_addr_1"/></StgValue>
</operation>

<operation id="712" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:113  %W_CONV2_7_3_addr_1 = getelementptr [25 x float]* @W_CONV2_7_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_7_3_addr_1"/></StgValue>
</operation>

<operation id="713" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:114  %W_CONV2_7_4_addr_1 = getelementptr [25 x float]* @W_CONV2_7_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_7_4_addr_1"/></StgValue>
</operation>

<operation id="714" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:115  %W_CONV2_7_5_addr_1 = getelementptr [25 x float]* @W_CONV2_7_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_7_5_addr_1"/></StgValue>
</operation>

<operation id="715" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:116  %W_CONV2_8_0_addr_1 = getelementptr [25 x float]* @W_CONV2_8_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_8_0_addr_1"/></StgValue>
</operation>

<operation id="716" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:117  %W_CONV2_8_1_addr_1 = getelementptr [25 x float]* @W_CONV2_8_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_8_1_addr_1"/></StgValue>
</operation>

<operation id="717" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:118  %W_CONV2_8_2_addr_1 = getelementptr [25 x float]* @W_CONV2_8_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_8_2_addr_1"/></StgValue>
</operation>

<operation id="718" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:119  %W_CONV2_8_3_addr_1 = getelementptr [25 x float]* @W_CONV2_8_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_8_3_addr_1"/></StgValue>
</operation>

<operation id="719" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:120  %W_CONV2_8_4_addr_1 = getelementptr [25 x float]* @W_CONV2_8_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_8_4_addr_1"/></StgValue>
</operation>

<operation id="720" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:121  %W_CONV2_8_5_addr_1 = getelementptr [25 x float]* @W_CONV2_8_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_8_5_addr_1"/></StgValue>
</operation>

<operation id="721" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:122  %W_CONV2_9_0_addr_1 = getelementptr [25 x float]* @W_CONV2_9_0, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_9_0_addr_1"/></StgValue>
</operation>

<operation id="722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:123  %W_CONV2_9_1_addr_1 = getelementptr [25 x float]* @W_CONV2_9_1, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_9_1_addr_1"/></StgValue>
</operation>

<operation id="723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:124  %W_CONV2_9_2_addr_1 = getelementptr [25 x float]* @W_CONV2_9_2, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_9_2_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:125  %W_CONV2_9_3_addr_1 = getelementptr [25 x float]* @W_CONV2_9_3, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_9_3_addr_1"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:126  %W_CONV2_9_4_addr_1 = getelementptr [25 x float]* @W_CONV2_9_4, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_9_4_addr_1"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:127  %W_CONV2_9_5_addr_1 = getelementptr [25 x float]* @W_CONV2_9_5, i64 0, i64 %tmp_24_cast

]]></Node>
<StgValue><ssdm name="W_CONV2_9_5_addr_1"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten65_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:128  %tmp_14_mid5 = select i1 %exitcond_flatten105_s, i4 %kr_cast_mid2_cast, i4 %tmp_14_mid3

]]></Node>
<StgValue><ssdm name="tmp_14_mid5"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten65_m_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:129  %tmp_26_mid3 = select i1 %exitcond_flatten105_s, i4 %tmp_6_mid1_cast, i4 %tmp_26_mid

]]></Node>
<StgValue><ssdm name="tmp_26_mid3"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:132  %exitcond4_mid1 = and i1 %exitcond4_mid, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="exitcond4_mid1"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end30:135  %r_3 = add i4 1, %r_mid

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten65_m_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end30:140  %tmp_13_mid1 = add i4 %kr_cast_mid2_cast, %r_3

]]></Node>
<StgValue><ssdm name="tmp_13_mid1"/></StgValue>
</operation>

<operation id="732" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:141  %tmp_14_mid2 = select i1 %exitcond_flatten65_m_1, i4 %tmp_13_mid1, i4 %tmp_14_mid5

]]></Node>
<StgValue><ssdm name="tmp_14_mid2"/></StgValue>
</operation>

<operation id="733" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:142  %tmp_19 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_14_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="734" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="9" op_0_bw="8">
<![CDATA[
burst.rd.end30:143  %p_shl3_cast = zext i8 %tmp_19 to i9

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="735" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
burst.rd.end30:144  %tmp_20 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_14_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="736" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="9" op_0_bw="5">
<![CDATA[
burst.rd.end30:145  %p_shl4_cast = zext i5 %tmp_20 to i9

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="737" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end30:146  %tmp_21 = sub i9 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="738" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:153  %tmp_26_mid5 = select i1 %exitcond_flatten65_m_1, i4 %kc_cast_mid2_cast, i4 %tmp_26_mid3

]]></Node>
<StgValue><ssdm name="tmp_26_mid5"/></StgValue>
</operation>

<operation id="739" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:155  %exitcond4_mid2 = and i1 %exitcond4_mid1, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond4_mid2"/></StgValue>
</operation>

<operation id="740" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:156  %exitcond_flatten_mid_4 = and i1 %exitcond_flatten_mid_3, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_4"/></StgValue>
</operation>

<operation id="741" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end30:157  %c_3 = add i4 1, %c_mid1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="742" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:159  %tmp_26 = or i1 %exitcond_flatten_mid_4, %exitcond_flatten65_m_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="743" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:160  %tmp_27 = or i1 %tmp_26, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="744" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end30:161  %chl_out_mid1 = select i1 %tmp_27, i5 0, i5 %chl_out

]]></Node>
<StgValue><ssdm name="chl_out_mid1"/></StgValue>
</operation>

<operation id="745" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.end30:162  %tmp_25_mid1 = add i4 %kc_cast_mid2_cast, %c_3

]]></Node>
<StgValue><ssdm name="tmp_25_mid1"/></StgValue>
</operation>

<operation id="746" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:163  %tmp_26_mid2 = select i1 %exitcond_flatten_mid_4, i4 %tmp_25_mid1, i4 %tmp_26_mid5

]]></Node>
<StgValue><ssdm name="tmp_26_mid2"/></StgValue>
</operation>

<operation id="747" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="9" op_0_bw="4">
<![CDATA[
burst.rd.end30:164  %tmp_26_mid2_cast = zext i4 %tmp_26_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_26_mid2_cast"/></StgValue>
</operation>

<operation id="748" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.end30:165  %tmp_29 = add i9 %tmp_26_mid2_cast, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="749" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:193  %chl_out_t_mid3 = select i1 %tmp_27, i4 0, i4 %tmp_10

]]></Node>
<StgValue><ssdm name="chl_out_t_mid3"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
burst.rd.end30:194  %tmp_57_mid3 = select i1 %tmp_27, i7 0, i7 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_57_mid3"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:195  %exitcond_flatten_mid_5 = xor i1 %exitcond_flatten_mid_3, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid_5"/></StgValue>
</operation>

<operation id="752" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:196  %not_exitcond_flatten_5 = or i1 %exitcond_flatten65_m_1, %exitcond_flatten_mid_5

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_5"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:197  %exitcond4_mid3 = and i1 %exitcond4_mid2, %not_exitcond_flatten_5

]]></Node>
<StgValue><ssdm name="exitcond4_mid3"/></StgValue>
</operation>

<operation id="754" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.end30:198  %chl_out_1 = add i5 1, %chl_out_mid1

]]></Node>
<StgValue><ssdm name="chl_out_1"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:200  %tmp_38 = or i1 %exitcond4_mid3, %exitcond_flatten_mid_4

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:201  %tmp_39 = or i1 %tmp_38, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="757" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
burst.rd.end30:202  %tmp_40 = or i1 %tmp_39, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="758" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
burst.rd.end30:203  %chl_in_mid2 = select i1 %tmp_40, i3 0, i3 %chl_in

]]></Node>
<StgValue><ssdm name="chl_in_mid2"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="4" op_0_bw="5">
<![CDATA[
burst.rd.end30:204  %tmp_41 = trunc i5 %chl_out_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="760" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:205  %chl_out_t_mid2 = select i1 %exitcond4_mid3, i4 %tmp_41, i4 %chl_out_t_mid3

]]></Node>
<StgValue><ssdm name="chl_out_t_mid2"/></StgValue>
</operation>

<operation id="761" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
burst.rd.end30:206  %p_shl_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_41, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="762" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
burst.rd.end30:207  %tmp_51 = shl i5 %chl_out_1, 1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="763" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="7" op_0_bw="5">
<![CDATA[
burst.rd.end30:208  %p_shl1_cast_mid1 = zext i5 %tmp_51 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="764" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.rd.end30:209  %tmp_57_mid1 = sub i7 %p_shl_mid1, %p_shl1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_57_mid1"/></StgValue>
</operation>

<operation id="765" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
burst.rd.end30:210  %tmp_57_mid2 = select i1 %exitcond4_mid3, i7 %tmp_57_mid1, i7 %tmp_57_mid3

]]></Node>
<StgValue><ssdm name="tmp_57_mid2"/></StgValue>
</operation>

<operation id="766" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="7" op_0_bw="3">
<![CDATA[
burst.rd.end30:222  %tmp_57 = zext i3 %chl_in_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="767" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.rd.end30:223  %tmp_58 = add i7 %tmp_57_mid2, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="768" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:224  %W_CONV2_0_0_load = load float* %W_CONV2_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_0_load"/></StgValue>
</operation>

<operation id="769" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:225  %W_CONV2_0_1_load = load float* %W_CONV2_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_1_load"/></StgValue>
</operation>

<operation id="770" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:226  %W_CONV2_0_2_load = load float* %W_CONV2_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_2_load"/></StgValue>
</operation>

<operation id="771" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:227  %W_CONV2_0_3_load = load float* %W_CONV2_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_3_load"/></StgValue>
</operation>

<operation id="772" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:228  %W_CONV2_0_4_load = load float* %W_CONV2_0_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_4_load"/></StgValue>
</operation>

<operation id="773" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:229  %W_CONV2_0_5_load = load float* %W_CONV2_0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_5_load"/></StgValue>
</operation>

<operation id="774" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:230  %W_CONV2_1_0_load = load float* %W_CONV2_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_0_load"/></StgValue>
</operation>

<operation id="775" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:231  %W_CONV2_1_1_load = load float* %W_CONV2_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_1_load"/></StgValue>
</operation>

<operation id="776" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:232  %W_CONV2_1_2_load = load float* %W_CONV2_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_2_load"/></StgValue>
</operation>

<operation id="777" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:233  %W_CONV2_1_3_load = load float* %W_CONV2_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_3_load"/></StgValue>
</operation>

<operation id="778" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:234  %W_CONV2_1_4_load = load float* %W_CONV2_1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_4_load"/></StgValue>
</operation>

<operation id="779" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:235  %W_CONV2_1_5_load = load float* %W_CONV2_1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_5_load"/></StgValue>
</operation>

<operation id="780" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:236  %W_CONV2_2_0_load = load float* %W_CONV2_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_0_load"/></StgValue>
</operation>

<operation id="781" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:237  %W_CONV2_2_1_load = load float* %W_CONV2_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_1_load"/></StgValue>
</operation>

<operation id="782" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:238  %W_CONV2_2_2_load = load float* %W_CONV2_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_2_load"/></StgValue>
</operation>

<operation id="783" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:239  %W_CONV2_2_3_load = load float* %W_CONV2_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_3_load"/></StgValue>
</operation>

<operation id="784" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:240  %W_CONV2_2_4_load = load float* %W_CONV2_2_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_4_load"/></StgValue>
</operation>

<operation id="785" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:241  %W_CONV2_2_5_load = load float* %W_CONV2_2_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_5_load"/></StgValue>
</operation>

<operation id="786" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:242  %W_CONV2_3_0_load = load float* %W_CONV2_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_0_load"/></StgValue>
</operation>

<operation id="787" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:243  %W_CONV2_3_1_load = load float* %W_CONV2_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_1_load"/></StgValue>
</operation>

<operation id="788" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:244  %W_CONV2_3_2_load = load float* %W_CONV2_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_2_load"/></StgValue>
</operation>

<operation id="789" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:245  %W_CONV2_3_3_load = load float* %W_CONV2_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_3_load"/></StgValue>
</operation>

<operation id="790" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:246  %W_CONV2_3_4_load = load float* %W_CONV2_3_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_4_load"/></StgValue>
</operation>

<operation id="791" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:247  %W_CONV2_3_5_load = load float* %W_CONV2_3_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_5_load"/></StgValue>
</operation>

<operation id="792" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:248  %W_CONV2_4_0_load = load float* %W_CONV2_4_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_0_load"/></StgValue>
</operation>

<operation id="793" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:249  %W_CONV2_4_1_load = load float* %W_CONV2_4_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_1_load"/></StgValue>
</operation>

<operation id="794" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:250  %W_CONV2_4_2_load = load float* %W_CONV2_4_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_2_load"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:251  %W_CONV2_4_3_load = load float* %W_CONV2_4_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_3_load"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:252  %W_CONV2_4_4_load = load float* %W_CONV2_4_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_4_load"/></StgValue>
</operation>

<operation id="797" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:253  %W_CONV2_4_5_load = load float* %W_CONV2_4_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_5_load"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:254  %W_CONV2_5_0_load = load float* %W_CONV2_5_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_0_load"/></StgValue>
</operation>

<operation id="799" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:255  %W_CONV2_5_1_load = load float* %W_CONV2_5_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_1_load"/></StgValue>
</operation>

<operation id="800" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:256  %W_CONV2_5_2_load = load float* %W_CONV2_5_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_2_load"/></StgValue>
</operation>

<operation id="801" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:257  %W_CONV2_5_3_load = load float* %W_CONV2_5_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_3_load"/></StgValue>
</operation>

<operation id="802" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:258  %W_CONV2_5_4_load = load float* %W_CONV2_5_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_4_load"/></StgValue>
</operation>

<operation id="803" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:259  %W_CONV2_5_5_load = load float* %W_CONV2_5_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_5_load"/></StgValue>
</operation>

<operation id="804" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:260  %W_CONV2_6_0_load = load float* %W_CONV2_6_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_0_load"/></StgValue>
</operation>

<operation id="805" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:261  %W_CONV2_6_1_load = load float* %W_CONV2_6_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_1_load"/></StgValue>
</operation>

<operation id="806" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:262  %W_CONV2_6_2_load = load float* %W_CONV2_6_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_2_load"/></StgValue>
</operation>

<operation id="807" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:263  %W_CONV2_6_3_load = load float* %W_CONV2_6_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_3_load"/></StgValue>
</operation>

<operation id="808" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:264  %W_CONV2_6_4_load = load float* %W_CONV2_6_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_4_load"/></StgValue>
</operation>

<operation id="809" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:265  %W_CONV2_6_5_load = load float* %W_CONV2_6_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_5_load"/></StgValue>
</operation>

<operation id="810" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:266  %W_CONV2_7_0_load = load float* %W_CONV2_7_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_0_load"/></StgValue>
</operation>

<operation id="811" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:267  %W_CONV2_7_1_load = load float* %W_CONV2_7_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_1_load"/></StgValue>
</operation>

<operation id="812" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:268  %W_CONV2_7_2_load = load float* %W_CONV2_7_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_2_load"/></StgValue>
</operation>

<operation id="813" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:269  %W_CONV2_7_3_load = load float* %W_CONV2_7_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_3_load"/></StgValue>
</operation>

<operation id="814" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:270  %W_CONV2_7_4_load = load float* %W_CONV2_7_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_4_load"/></StgValue>
</operation>

<operation id="815" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:271  %W_CONV2_7_5_load = load float* %W_CONV2_7_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_5_load"/></StgValue>
</operation>

<operation id="816" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:272  %W_CONV2_8_0_load = load float* %W_CONV2_8_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_0_load"/></StgValue>
</operation>

<operation id="817" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:273  %W_CONV2_8_1_load = load float* %W_CONV2_8_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_1_load"/></StgValue>
</operation>

<operation id="818" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:274  %W_CONV2_8_2_load = load float* %W_CONV2_8_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_2_load"/></StgValue>
</operation>

<operation id="819" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:275  %W_CONV2_8_3_load = load float* %W_CONV2_8_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_3_load"/></StgValue>
</operation>

<operation id="820" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:276  %W_CONV2_8_4_load = load float* %W_CONV2_8_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_4_load"/></StgValue>
</operation>

<operation id="821" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:277  %W_CONV2_8_5_load = load float* %W_CONV2_8_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_5_load"/></StgValue>
</operation>

<operation id="822" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:278  %W_CONV2_9_0_load = load float* %W_CONV2_9_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_0_load"/></StgValue>
</operation>

<operation id="823" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:279  %W_CONV2_9_1_load = load float* %W_CONV2_9_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_1_load"/></StgValue>
</operation>

<operation id="824" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:280  %W_CONV2_9_2_load = load float* %W_CONV2_9_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_2_load"/></StgValue>
</operation>

<operation id="825" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:281  %W_CONV2_9_3_load = load float* %W_CONV2_9_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_3_load"/></StgValue>
</operation>

<operation id="826" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:282  %W_CONV2_9_4_load = load float* %W_CONV2_9_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_4_load"/></StgValue>
</operation>

<operation id="827" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:283  %W_CONV2_9_5_load = load float* %W_CONV2_9_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_5_load"/></StgValue>
</operation>

<operation id="828" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:284  %W_CONV2_10_0_load = load float* %W_CONV2_10_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_0_load"/></StgValue>
</operation>

<operation id="829" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:285  %W_CONV2_10_1_load = load float* %W_CONV2_10_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_1_load"/></StgValue>
</operation>

<operation id="830" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:286  %W_CONV2_10_2_load = load float* %W_CONV2_10_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_2_load"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:287  %W_CONV2_10_3_load = load float* %W_CONV2_10_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_3_load"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:288  %W_CONV2_10_4_load = load float* %W_CONV2_10_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_4_load"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:289  %W_CONV2_10_5_load = load float* %W_CONV2_10_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_5_load"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:290  %W_CONV2_11_0_load = load float* %W_CONV2_11_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_0_load"/></StgValue>
</operation>

<operation id="835" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:291  %W_CONV2_11_1_load = load float* %W_CONV2_11_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_1_load"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:292  %W_CONV2_11_2_load = load float* %W_CONV2_11_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_2_load"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:293  %W_CONV2_11_3_load = load float* %W_CONV2_11_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_3_load"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:294  %W_CONV2_11_4_load = load float* %W_CONV2_11_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_4_load"/></StgValue>
</operation>

<operation id="839" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:295  %W_CONV2_11_5_load = load float* %W_CONV2_11_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_5_load"/></StgValue>
</operation>

<operation id="840" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:296  %W_CONV2_12_0_load = load float* %W_CONV2_12_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_0_load"/></StgValue>
</operation>

<operation id="841" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:297  %W_CONV2_12_1_load = load float* %W_CONV2_12_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_1_load"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:298  %W_CONV2_12_2_load = load float* %W_CONV2_12_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_2_load"/></StgValue>
</operation>

<operation id="843" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:299  %W_CONV2_12_3_load = load float* %W_CONV2_12_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_3_load"/></StgValue>
</operation>

<operation id="844" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:300  %W_CONV2_12_4_load = load float* %W_CONV2_12_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_4_load"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:301  %W_CONV2_12_5_load = load float* %W_CONV2_12_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_5_load"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:302  %W_CONV2_13_0_load = load float* %W_CONV2_13_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_0_load"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:303  %W_CONV2_13_1_load = load float* %W_CONV2_13_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_1_load"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:304  %W_CONV2_13_2_load = load float* %W_CONV2_13_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_2_load"/></StgValue>
</operation>

<operation id="849" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:305  %W_CONV2_13_3_load = load float* %W_CONV2_13_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_3_load"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:306  %W_CONV2_13_4_load = load float* %W_CONV2_13_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_4_load"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:307  %W_CONV2_13_5_load = load float* %W_CONV2_13_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_5_load"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:308  %W_CONV2_14_0_load = load float* %W_CONV2_14_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_0_load"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:309  %W_CONV2_14_1_load = load float* %W_CONV2_14_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_1_load"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:310  %W_CONV2_14_2_load = load float* %W_CONV2_14_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_2_load"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:311  %W_CONV2_14_3_load = load float* %W_CONV2_14_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_3_load"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:312  %W_CONV2_14_4_load = load float* %W_CONV2_14_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_4_load"/></StgValue>
</operation>

<operation id="857" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:313  %W_CONV2_14_5_load = load float* %W_CONV2_14_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_5_load"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:314  %W_CONV2_15_0_load = load float* %W_CONV2_15_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_0_load"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:315  %W_CONV2_15_1_load = load float* %W_CONV2_15_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_1_load"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:316  %W_CONV2_15_2_load = load float* %W_CONV2_15_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_2_load"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:317  %W_CONV2_15_3_load = load float* %W_CONV2_15_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_3_load"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:318  %W_CONV2_15_4_load = load float* %W_CONV2_15_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_4_load"/></StgValue>
</operation>

<operation id="863" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:319  %W_CONV2_15_5_load = load float* %W_CONV2_15_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_5_load"/></StgValue>
</operation>

<operation id="864" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
burst.rd.end30:340  switch i4 %chl_out_t_mid2, label %branch63 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="chl_out_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="9">
<![CDATA[
burst.rd.end30:166  %tmp_66_cast = zext i9 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="882" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:167  %conv_out1_0_addr_1 = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="conv_out1_0_addr_1"/></StgValue>
</operation>

<operation id="883" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:168  %conv_out1_1_addr_1 = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="conv_out1_1_addr_1"/></StgValue>
</operation>

<operation id="884" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:169  %conv_out1_2_addr_1 = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="conv_out1_2_addr_1"/></StgValue>
</operation>

<operation id="885" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:170  %conv_out1_3_addr_1 = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="conv_out1_3_addr_1"/></StgValue>
</operation>

<operation id="886" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:171  %conv_out1_4_addr_1 = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="conv_out1_4_addr_1"/></StgValue>
</operation>

<operation id="887" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:172  %conv_out1_5_addr_1 = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_66_cast

]]></Node>
<StgValue><ssdm name="conv_out1_5_addr_1"/></StgValue>
</operation>

<operation id="888" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:215  %conv_out1_0_load = load float* %conv_out1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_0_load"/></StgValue>
</operation>

<operation id="889" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:216  %conv_out1_1_load = load float* %conv_out1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_1_load"/></StgValue>
</operation>

<operation id="890" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:217  %conv_out1_2_load = load float* %conv_out1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_2_load"/></StgValue>
</operation>

<operation id="891" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:218  %conv_out1_3_load = load float* %conv_out1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_3_load"/></StgValue>
</operation>

<operation id="892" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:219  %conv_out1_4_load = load float* %conv_out1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_4_load"/></StgValue>
</operation>

<operation id="893" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:220  %conv_out1_5_load = load float* %conv_out1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_5_load"/></StgValue>
</operation>

<operation id="894" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:224  %W_CONV2_0_0_load = load float* %W_CONV2_0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_0_load"/></StgValue>
</operation>

<operation id="895" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:225  %W_CONV2_0_1_load = load float* %W_CONV2_0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_1_load"/></StgValue>
</operation>

<operation id="896" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:226  %W_CONV2_0_2_load = load float* %W_CONV2_0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_2_load"/></StgValue>
</operation>

<operation id="897" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:227  %W_CONV2_0_3_load = load float* %W_CONV2_0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_3_load"/></StgValue>
</operation>

<operation id="898" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:228  %W_CONV2_0_4_load = load float* %W_CONV2_0_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_4_load"/></StgValue>
</operation>

<operation id="899" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:229  %W_CONV2_0_5_load = load float* %W_CONV2_0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_0_5_load"/></StgValue>
</operation>

<operation id="900" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:230  %W_CONV2_1_0_load = load float* %W_CONV2_1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_0_load"/></StgValue>
</operation>

<operation id="901" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:231  %W_CONV2_1_1_load = load float* %W_CONV2_1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_1_load"/></StgValue>
</operation>

<operation id="902" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:232  %W_CONV2_1_2_load = load float* %W_CONV2_1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_2_load"/></StgValue>
</operation>

<operation id="903" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:233  %W_CONV2_1_3_load = load float* %W_CONV2_1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_3_load"/></StgValue>
</operation>

<operation id="904" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:234  %W_CONV2_1_4_load = load float* %W_CONV2_1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_4_load"/></StgValue>
</operation>

<operation id="905" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:235  %W_CONV2_1_5_load = load float* %W_CONV2_1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_1_5_load"/></StgValue>
</operation>

<operation id="906" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:236  %W_CONV2_2_0_load = load float* %W_CONV2_2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_0_load"/></StgValue>
</operation>

<operation id="907" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:237  %W_CONV2_2_1_load = load float* %W_CONV2_2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_1_load"/></StgValue>
</operation>

<operation id="908" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:238  %W_CONV2_2_2_load = load float* %W_CONV2_2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_2_load"/></StgValue>
</operation>

<operation id="909" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:239  %W_CONV2_2_3_load = load float* %W_CONV2_2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_3_load"/></StgValue>
</operation>

<operation id="910" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:240  %W_CONV2_2_4_load = load float* %W_CONV2_2_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_4_load"/></StgValue>
</operation>

<operation id="911" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:241  %W_CONV2_2_5_load = load float* %W_CONV2_2_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_2_5_load"/></StgValue>
</operation>

<operation id="912" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:242  %W_CONV2_3_0_load = load float* %W_CONV2_3_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_0_load"/></StgValue>
</operation>

<operation id="913" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:243  %W_CONV2_3_1_load = load float* %W_CONV2_3_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_1_load"/></StgValue>
</operation>

<operation id="914" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:244  %W_CONV2_3_2_load = load float* %W_CONV2_3_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_2_load"/></StgValue>
</operation>

<operation id="915" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:245  %W_CONV2_3_3_load = load float* %W_CONV2_3_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_3_load"/></StgValue>
</operation>

<operation id="916" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:246  %W_CONV2_3_4_load = load float* %W_CONV2_3_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_4_load"/></StgValue>
</operation>

<operation id="917" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:247  %W_CONV2_3_5_load = load float* %W_CONV2_3_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_3_5_load"/></StgValue>
</operation>

<operation id="918" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:248  %W_CONV2_4_0_load = load float* %W_CONV2_4_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_0_load"/></StgValue>
</operation>

<operation id="919" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:249  %W_CONV2_4_1_load = load float* %W_CONV2_4_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_1_load"/></StgValue>
</operation>

<operation id="920" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:250  %W_CONV2_4_2_load = load float* %W_CONV2_4_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_2_load"/></StgValue>
</operation>

<operation id="921" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:251  %W_CONV2_4_3_load = load float* %W_CONV2_4_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_3_load"/></StgValue>
</operation>

<operation id="922" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:252  %W_CONV2_4_4_load = load float* %W_CONV2_4_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_4_load"/></StgValue>
</operation>

<operation id="923" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:253  %W_CONV2_4_5_load = load float* %W_CONV2_4_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_4_5_load"/></StgValue>
</operation>

<operation id="924" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:254  %W_CONV2_5_0_load = load float* %W_CONV2_5_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_0_load"/></StgValue>
</operation>

<operation id="925" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:255  %W_CONV2_5_1_load = load float* %W_CONV2_5_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_1_load"/></StgValue>
</operation>

<operation id="926" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:256  %W_CONV2_5_2_load = load float* %W_CONV2_5_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_2_load"/></StgValue>
</operation>

<operation id="927" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:257  %W_CONV2_5_3_load = load float* %W_CONV2_5_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_3_load"/></StgValue>
</operation>

<operation id="928" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:258  %W_CONV2_5_4_load = load float* %W_CONV2_5_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_4_load"/></StgValue>
</operation>

<operation id="929" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:259  %W_CONV2_5_5_load = load float* %W_CONV2_5_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_5_5_load"/></StgValue>
</operation>

<operation id="930" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:260  %W_CONV2_6_0_load = load float* %W_CONV2_6_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_0_load"/></StgValue>
</operation>

<operation id="931" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:261  %W_CONV2_6_1_load = load float* %W_CONV2_6_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_1_load"/></StgValue>
</operation>

<operation id="932" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:262  %W_CONV2_6_2_load = load float* %W_CONV2_6_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_2_load"/></StgValue>
</operation>

<operation id="933" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:263  %W_CONV2_6_3_load = load float* %W_CONV2_6_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_3_load"/></StgValue>
</operation>

<operation id="934" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:264  %W_CONV2_6_4_load = load float* %W_CONV2_6_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_4_load"/></StgValue>
</operation>

<operation id="935" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:265  %W_CONV2_6_5_load = load float* %W_CONV2_6_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_6_5_load"/></StgValue>
</operation>

<operation id="936" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:266  %W_CONV2_7_0_load = load float* %W_CONV2_7_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_0_load"/></StgValue>
</operation>

<operation id="937" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:267  %W_CONV2_7_1_load = load float* %W_CONV2_7_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_1_load"/></StgValue>
</operation>

<operation id="938" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:268  %W_CONV2_7_2_load = load float* %W_CONV2_7_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_2_load"/></StgValue>
</operation>

<operation id="939" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:269  %W_CONV2_7_3_load = load float* %W_CONV2_7_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_3_load"/></StgValue>
</operation>

<operation id="940" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:270  %W_CONV2_7_4_load = load float* %W_CONV2_7_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_4_load"/></StgValue>
</operation>

<operation id="941" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:271  %W_CONV2_7_5_load = load float* %W_CONV2_7_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_7_5_load"/></StgValue>
</operation>

<operation id="942" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:272  %W_CONV2_8_0_load = load float* %W_CONV2_8_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_0_load"/></StgValue>
</operation>

<operation id="943" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:273  %W_CONV2_8_1_load = load float* %W_CONV2_8_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_1_load"/></StgValue>
</operation>

<operation id="944" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:274  %W_CONV2_8_2_load = load float* %W_CONV2_8_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_2_load"/></StgValue>
</operation>

<operation id="945" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:275  %W_CONV2_8_3_load = load float* %W_CONV2_8_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_3_load"/></StgValue>
</operation>

<operation id="946" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:276  %W_CONV2_8_4_load = load float* %W_CONV2_8_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_4_load"/></StgValue>
</operation>

<operation id="947" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:277  %W_CONV2_8_5_load = load float* %W_CONV2_8_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_8_5_load"/></StgValue>
</operation>

<operation id="948" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:278  %W_CONV2_9_0_load = load float* %W_CONV2_9_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_0_load"/></StgValue>
</operation>

<operation id="949" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:279  %W_CONV2_9_1_load = load float* %W_CONV2_9_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_1_load"/></StgValue>
</operation>

<operation id="950" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:280  %W_CONV2_9_2_load = load float* %W_CONV2_9_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_2_load"/></StgValue>
</operation>

<operation id="951" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:281  %W_CONV2_9_3_load = load float* %W_CONV2_9_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_3_load"/></StgValue>
</operation>

<operation id="952" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:282  %W_CONV2_9_4_load = load float* %W_CONV2_9_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_4_load"/></StgValue>
</operation>

<operation id="953" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:283  %W_CONV2_9_5_load = load float* %W_CONV2_9_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_9_5_load"/></StgValue>
</operation>

<operation id="954" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:284  %W_CONV2_10_0_load = load float* %W_CONV2_10_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_0_load"/></StgValue>
</operation>

<operation id="955" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:285  %W_CONV2_10_1_load = load float* %W_CONV2_10_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_1_load"/></StgValue>
</operation>

<operation id="956" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:286  %W_CONV2_10_2_load = load float* %W_CONV2_10_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_2_load"/></StgValue>
</operation>

<operation id="957" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:287  %W_CONV2_10_3_load = load float* %W_CONV2_10_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_3_load"/></StgValue>
</operation>

<operation id="958" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:288  %W_CONV2_10_4_load = load float* %W_CONV2_10_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_4_load"/></StgValue>
</operation>

<operation id="959" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:289  %W_CONV2_10_5_load = load float* %W_CONV2_10_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_10_5_load"/></StgValue>
</operation>

<operation id="960" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:290  %W_CONV2_11_0_load = load float* %W_CONV2_11_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_0_load"/></StgValue>
</operation>

<operation id="961" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:291  %W_CONV2_11_1_load = load float* %W_CONV2_11_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_1_load"/></StgValue>
</operation>

<operation id="962" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:292  %W_CONV2_11_2_load = load float* %W_CONV2_11_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_2_load"/></StgValue>
</operation>

<operation id="963" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:293  %W_CONV2_11_3_load = load float* %W_CONV2_11_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_3_load"/></StgValue>
</operation>

<operation id="964" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:294  %W_CONV2_11_4_load = load float* %W_CONV2_11_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_4_load"/></StgValue>
</operation>

<operation id="965" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:295  %W_CONV2_11_5_load = load float* %W_CONV2_11_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_11_5_load"/></StgValue>
</operation>

<operation id="966" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:296  %W_CONV2_12_0_load = load float* %W_CONV2_12_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_0_load"/></StgValue>
</operation>

<operation id="967" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:297  %W_CONV2_12_1_load = load float* %W_CONV2_12_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_1_load"/></StgValue>
</operation>

<operation id="968" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:298  %W_CONV2_12_2_load = load float* %W_CONV2_12_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_2_load"/></StgValue>
</operation>

<operation id="969" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:299  %W_CONV2_12_3_load = load float* %W_CONV2_12_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_3_load"/></StgValue>
</operation>

<operation id="970" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:300  %W_CONV2_12_4_load = load float* %W_CONV2_12_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_4_load"/></StgValue>
</operation>

<operation id="971" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:301  %W_CONV2_12_5_load = load float* %W_CONV2_12_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_12_5_load"/></StgValue>
</operation>

<operation id="972" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:302  %W_CONV2_13_0_load = load float* %W_CONV2_13_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_0_load"/></StgValue>
</operation>

<operation id="973" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:303  %W_CONV2_13_1_load = load float* %W_CONV2_13_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_1_load"/></StgValue>
</operation>

<operation id="974" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:304  %W_CONV2_13_2_load = load float* %W_CONV2_13_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_2_load"/></StgValue>
</operation>

<operation id="975" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:305  %W_CONV2_13_3_load = load float* %W_CONV2_13_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_3_load"/></StgValue>
</operation>

<operation id="976" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:306  %W_CONV2_13_4_load = load float* %W_CONV2_13_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_4_load"/></StgValue>
</operation>

<operation id="977" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:307  %W_CONV2_13_5_load = load float* %W_CONV2_13_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_13_5_load"/></StgValue>
</operation>

<operation id="978" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:308  %W_CONV2_14_0_load = load float* %W_CONV2_14_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_0_load"/></StgValue>
</operation>

<operation id="979" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:309  %W_CONV2_14_1_load = load float* %W_CONV2_14_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_1_load"/></StgValue>
</operation>

<operation id="980" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:310  %W_CONV2_14_2_load = load float* %W_CONV2_14_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_2_load"/></StgValue>
</operation>

<operation id="981" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:311  %W_CONV2_14_3_load = load float* %W_CONV2_14_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_3_load"/></StgValue>
</operation>

<operation id="982" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:312  %W_CONV2_14_4_load = load float* %W_CONV2_14_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_4_load"/></StgValue>
</operation>

<operation id="983" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:313  %W_CONV2_14_5_load = load float* %W_CONV2_14_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_14_5_load"/></StgValue>
</operation>

<operation id="984" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:314  %W_CONV2_15_0_load = load float* %W_CONV2_15_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_0_load"/></StgValue>
</operation>

<operation id="985" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:315  %W_CONV2_15_1_load = load float* %W_CONV2_15_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_1_load"/></StgValue>
</operation>

<operation id="986" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:316  %W_CONV2_15_2_load = load float* %W_CONV2_15_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_2_load"/></StgValue>
</operation>

<operation id="987" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:317  %W_CONV2_15_3_load = load float* %W_CONV2_15_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_3_load"/></StgValue>
</operation>

<operation id="988" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:318  %W_CONV2_15_4_load = load float* %W_CONV2_15_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_4_load"/></StgValue>
</operation>

<operation id="989" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="5">
<![CDATA[
burst.rd.end30:319  %W_CONV2_15_5_load = load float* %W_CONV2_15_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="W_CONV2_15_5_load"/></StgValue>
</operation>

<operation id="990" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="7">
<![CDATA[
burst.rd.end30:320  %tmp_59 = call float @_ssdm_op_Mux.ap_auto.96float.i7(float %W_CONV2_0_0_load, float %W_CONV2_0_1_load, float %W_CONV2_0_2_load, float %W_CONV2_0_3_load, float %W_CONV2_0_4_load, float %W_CONV2_0_5_load, float %W_CONV2_1_0_load, float %W_CONV2_1_1_load, float %W_CONV2_1_2_load, float %W_CONV2_1_3_load, float %W_CONV2_1_4_load, float %W_CONV2_1_5_load, float %W_CONV2_2_0_load, float %W_CONV2_2_1_load, float %W_CONV2_2_2_load, float %W_CONV2_2_3_load, float %W_CONV2_2_4_load, float %W_CONV2_2_5_load, float %W_CONV2_3_0_load, float %W_CONV2_3_1_load, float %W_CONV2_3_2_load, float %W_CONV2_3_3_load, float %W_CONV2_3_4_load, float %W_CONV2_3_5_load, float %W_CONV2_4_0_load, float %W_CONV2_4_1_load, float %W_CONV2_4_2_load, float %W_CONV2_4_3_load, float %W_CONV2_4_4_load, float %W_CONV2_4_5_load, float %W_CONV2_5_0_load, float %W_CONV2_5_1_load, float %W_CONV2_5_2_load, float %W_CONV2_5_3_load, float %W_CONV2_5_4_load, float %W_CONV2_5_5_load, float %W_CONV2_6_0_load, float %W_CONV2_6_1_load, float %W_CONV2_6_2_load, float %W_CONV2_6_3_load, float %W_CONV2_6_4_load, float %W_CONV2_6_5_load, float %W_CONV2_7_0_load, float %W_CONV2_7_1_load, float %W_CONV2_7_2_load, float %W_CONV2_7_3_load, float %W_CONV2_7_4_load, float %W_CONV2_7_5_load, float %W_CONV2_8_0_load, float %W_CONV2_8_1_load, float %W_CONV2_8_2_load, float %W_CONV2_8_3_load, float %W_CONV2_8_4_load, float %W_CONV2_8_5_load, float %W_CONV2_9_0_load, float %W_CONV2_9_1_load, float %W_CONV2_9_2_load, float %W_CONV2_9_3_load, float %W_CONV2_9_4_load, float %W_CONV2_9_5_load, float %W_CONV2_10_0_load, float %W_CONV2_10_1_load, float %W_CONV2_10_2_load, float %W_CONV2_10_3_load, float %W_CONV2_10_4_load, float %W_CONV2_10_5_load, float %W_CONV2_11_0_load, float %W_CONV2_11_1_load, float %W_CONV2_11_2_load, float %W_CONV2_11_3_load, float %W_CONV2_11_4_load, float %W_CONV2_11_5_load, float %W_CONV2_12_0_load, float %W_CONV2_12_1_load, float %W_CONV2_12_2_load, float %W_CONV2_12_3_load, float %W_CONV2_12_4_load, float %W_CONV2_12_5_load, float %W_CONV2_13_0_load, float %W_CONV2_13_1_load, float %W_CONV2_13_2_load, float %W_CONV2_13_3_load, float %W_CONV2_13_4_load, float %W_CONV2_13_5_load, float %W_CONV2_14_0_load, float %W_CONV2_14_1_load, float %W_CONV2_14_2_load, float %W_CONV2_14_3_load, float %W_CONV2_14_4_load, float %W_CONV2_14_5_load, float %W_CONV2_15_0_load, float %W_CONV2_15_1_load, float %W_CONV2_15_2_load, float %W_CONV2_15_3_load, float %W_CONV2_15_4_load, float %W_CONV2_15_5_load, i7 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="991" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="992" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %indvar_flatten63_op = add i11 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten63_op"/></StgValue>
</operation>

<operation id="993" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6  %indvar_flatten103_op = add i14 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten103_op"/></StgValue>
</operation>

<operation id="994" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %indvar_flatten253_op = add i17 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten253_op"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="995" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:147  %tmp_15_mid2 = select i1 %exitcond_flatten65_m_1, i4 %r_3, i4 %r_mid

]]></Node>
<StgValue><ssdm name="tmp_15_mid2"/></StgValue>
</operation>

<operation id="996" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:215  %conv_out1_0_load = load float* %conv_out1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_0_load"/></StgValue>
</operation>

<operation id="997" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:216  %conv_out1_1_load = load float* %conv_out1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_1_load"/></StgValue>
</operation>

<operation id="998" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:217  %conv_out1_2_load = load float* %conv_out1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_2_load"/></StgValue>
</operation>

<operation id="999" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:218  %conv_out1_3_load = load float* %conv_out1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_3_load"/></StgValue>
</operation>

<operation id="1000" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:219  %conv_out1_4_load = load float* %conv_out1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_4_load"/></StgValue>
</operation>

<operation id="1001" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="8">
<![CDATA[
burst.rd.end30:220  %conv_out1_5_load = load float* %conv_out1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out1_5_load"/></StgValue>
</operation>

<operation id="1002" st_id="43" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
burst.rd.end30:221  %tmp_56 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out1_0_load, float %conv_out1_1_load, float %conv_out1_2_load, float %conv_out1_3_load, float %conv_out1_4_load, float %conv_out1_5_load, i3 %chl_in_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1003" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next = select i1 %tmp_27, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="1004" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:5  %indvar_flatten_next1 = select i1 %tmp_17, i11 1, i11 %indvar_flatten63_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1005" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:321  %tmp_36 = fmul float %tmp_56, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1006" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:321  %tmp_36 = fmul float %tmp_56, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1007" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
burst.rd.end30:148  %tmp_22 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_15_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1008" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="7">
<![CDATA[
burst.rd.end30:149  %p_shl5_cast = zext i7 %tmp_22 to i8

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1009" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
burst.rd.end30:150  %tmp_24 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_15_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1010" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="5">
<![CDATA[
burst.rd.end30:151  %p_shl6_cast = zext i5 %tmp_24 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="1011" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end30:152  %tmp_25 = add i8 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1012" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
burst.rd.end30:173  %tmp_27_mid2 = select i1 %exitcond_flatten_mid_4, i4 %c_3, i4 %c_mid1

]]></Node>
<StgValue><ssdm name="tmp_27_mid2"/></StgValue>
</operation>

<operation id="1013" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="4">
<![CDATA[
burst.rd.end30:174  %tmp_27_mid2_cast = zext i4 %tmp_27_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_27_mid2_cast"/></StgValue>
</operation>

<operation id="1014" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.end30:175  %tmp_34 = add i8 %tmp_27_mid2_cast, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1015" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="8">
<![CDATA[
burst.rd.end30:176  %tmp_67_cast = zext i8 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="1016" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:177  %conv2_buff_0_addr = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_0_addr"/></StgValue>
</operation>

<operation id="1017" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:178  %conv2_buff_1_addr = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_1_addr"/></StgValue>
</operation>

<operation id="1018" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:179  %conv2_buff_10_addr = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_10_addr"/></StgValue>
</operation>

<operation id="1019" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:180  %conv2_buff_11_addr = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_11_addr"/></StgValue>
</operation>

<operation id="1020" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:181  %conv2_buff_12_addr = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_12_addr"/></StgValue>
</operation>

<operation id="1021" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:182  %conv2_buff_13_addr = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_13_addr"/></StgValue>
</operation>

<operation id="1022" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:183  %conv2_buff_14_addr = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_14_addr"/></StgValue>
</operation>

<operation id="1023" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:184  %conv2_buff_15_addr = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_15_addr"/></StgValue>
</operation>

<operation id="1024" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:185  %conv2_buff_2_addr = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_2_addr"/></StgValue>
</operation>

<operation id="1025" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:186  %conv2_buff_3_addr = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_3_addr"/></StgValue>
</operation>

<operation id="1026" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:187  %conv2_buff_4_addr = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_4_addr"/></StgValue>
</operation>

<operation id="1027" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:188  %conv2_buff_5_addr = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_5_addr"/></StgValue>
</operation>

<operation id="1028" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:189  %conv2_buff_6_addr = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_6_addr"/></StgValue>
</operation>

<operation id="1029" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:190  %conv2_buff_7_addr = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_7_addr"/></StgValue>
</operation>

<operation id="1030" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:191  %conv2_buff_8_addr = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_8_addr"/></StgValue>
</operation>

<operation id="1031" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.end30:192  %conv2_buff_9_addr = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_67_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_9_addr"/></StgValue>
</operation>

<operation id="1032" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
burst.rd.end30:211  %chl_out_mid2 = select i1 %exitcond4_mid3, i5 %chl_out_1, i5 %chl_out_mid1

]]></Node>
<StgValue><ssdm name="chl_out_mid2"/></StgValue>
</operation>

<operation id="1033" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:321  %tmp_36 = fmul float %tmp_56, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1034" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:322  %conv2_buff_0_load_5 = load float* %conv2_buff_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_5"/></StgValue>
</operation>

<operation id="1035" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:323  %conv2_buff_1_load_5 = load float* %conv2_buff_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_5"/></StgValue>
</operation>

<operation id="1036" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:324  %conv2_buff_2_load_5 = load float* %conv2_buff_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_5"/></StgValue>
</operation>

<operation id="1037" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:325  %conv2_buff_3_load_5 = load float* %conv2_buff_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_5"/></StgValue>
</operation>

<operation id="1038" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:326  %conv2_buff_4_load_5 = load float* %conv2_buff_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_5"/></StgValue>
</operation>

<operation id="1039" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:327  %conv2_buff_5_load_5 = load float* %conv2_buff_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_5"/></StgValue>
</operation>

<operation id="1040" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:328  %conv2_buff_6_load_5 = load float* %conv2_buff_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_5"/></StgValue>
</operation>

<operation id="1041" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:329  %conv2_buff_7_load_5 = load float* %conv2_buff_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_5"/></StgValue>
</operation>

<operation id="1042" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:330  %conv2_buff_8_load_5 = load float* %conv2_buff_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_5"/></StgValue>
</operation>

<operation id="1043" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:331  %conv2_buff_9_load_5 = load float* %conv2_buff_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_5"/></StgValue>
</operation>

<operation id="1044" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:332  %conv2_buff_10_load_5 = load float* %conv2_buff_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_5"/></StgValue>
</operation>

<operation id="1045" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:333  %conv2_buff_11_load_5 = load float* %conv2_buff_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_5"/></StgValue>
</operation>

<operation id="1046" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:334  %conv2_buff_12_load_5 = load float* %conv2_buff_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_5"/></StgValue>
</operation>

<operation id="1047" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:335  %conv2_buff_13_load_5 = load float* %conv2_buff_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_5"/></StgValue>
</operation>

<operation id="1048" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:336  %conv2_buff_14_load_5 = load float* %conv2_buff_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_5"/></StgValue>
</operation>

<operation id="1049" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:337  %conv2_buff_15_load_5 = load float* %conv2_buff_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_5"/></StgValue>
</operation>

<operation id="1050" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:7  %indvar_flatten_next2 = select i1 %tmp_14, i14 1, i14 %indvar_flatten103_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1051" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:321  %tmp_36 = fmul float %tmp_56, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1052" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:322  %conv2_buff_0_load_5 = load float* %conv2_buff_0_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_5"/></StgValue>
</operation>

<operation id="1053" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:323  %conv2_buff_1_load_5 = load float* %conv2_buff_1_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_5"/></StgValue>
</operation>

<operation id="1054" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:324  %conv2_buff_2_load_5 = load float* %conv2_buff_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_5"/></StgValue>
</operation>

<operation id="1055" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:325  %conv2_buff_3_load_5 = load float* %conv2_buff_3_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_5"/></StgValue>
</operation>

<operation id="1056" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:326  %conv2_buff_4_load_5 = load float* %conv2_buff_4_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_5"/></StgValue>
</operation>

<operation id="1057" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:327  %conv2_buff_5_load_5 = load float* %conv2_buff_5_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_5"/></StgValue>
</operation>

<operation id="1058" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:328  %conv2_buff_6_load_5 = load float* %conv2_buff_6_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_5"/></StgValue>
</operation>

<operation id="1059" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:329  %conv2_buff_7_load_5 = load float* %conv2_buff_7_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_5"/></StgValue>
</operation>

<operation id="1060" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:330  %conv2_buff_8_load_5 = load float* %conv2_buff_8_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_5"/></StgValue>
</operation>

<operation id="1061" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:331  %conv2_buff_9_load_5 = load float* %conv2_buff_9_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_5"/></StgValue>
</operation>

<operation id="1062" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:332  %conv2_buff_10_load_5 = load float* %conv2_buff_10_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_5"/></StgValue>
</operation>

<operation id="1063" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:333  %conv2_buff_11_load_5 = load float* %conv2_buff_11_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_5"/></StgValue>
</operation>

<operation id="1064" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:334  %conv2_buff_12_load_5 = load float* %conv2_buff_12_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_5"/></StgValue>
</operation>

<operation id="1065" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:335  %conv2_buff_13_load_5 = load float* %conv2_buff_13_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_5"/></StgValue>
</operation>

<operation id="1066" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:336  %conv2_buff_14_load_5 = load float* %conv2_buff_14_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_5"/></StgValue>
</operation>

<operation id="1067" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="7">
<![CDATA[
burst.rd.end30:337  %conv2_buff_15_load_5 = load float* %conv2_buff_15_addr, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_5"/></StgValue>
</operation>

<operation id="1068" st_id="47" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
burst.rd.end30:338  %tmp_60 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_5, float %conv2_buff_1_load_5, float %conv2_buff_2_load_5, float %conv2_buff_3_load_5, float %conv2_buff_4_load_5, float %conv2_buff_5_load_5, float %conv2_buff_6_load_5, float %conv2_buff_7_load_5, float %conv2_buff_8_load_5, float %conv2_buff_9_load_5, float %conv2_buff_10_load_5, float %conv2_buff_11_load_5, float %conv2_buff_12_load_5, float %conv2_buff_13_load_5, float %conv2_buff_14_load_5, float %conv2_buff_15_load_5, i4 %chl_out_t_mid2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1069" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1070" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %chl_in_1 = add i3 %chl_in_mid2, 1

]]></Node>
<StgValue><ssdm name="chl_in_1"/></StgValue>
</operation>

<operation id="1071" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
:9  %indvar_flatten_next3 = select i1 %exitcond_flatten, i17 1, i17 %indvar_flatten253_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="1072" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1073" st_id="48" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:339  %tmp_37 = fadd float %tmp_60, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1074" st_id="49" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:339  %tmp_37 = fadd float %tmp_60, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1075" st_id="50" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:339  %tmp_37 = fadd float %tmp_60, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1076" st_id="51" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:339  %tmp_37 = fadd float %tmp_60, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1077" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end30:1  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv2_label1_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end30:23  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv2_label1_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end30:136  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label1_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1080" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end30:158  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label1_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end30:199  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv2_label1_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.end30:212  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.end30:214  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="52" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.end30:339  %tmp_37 = fadd float %tmp_60, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1085" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch62:0  store float %tmp_37, float* %conv2_buff_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch61:0  store float %tmp_37, float* %conv2_buff_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch60:0  store float %tmp_37, float* %conv2_buff_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch59:0  store float %tmp_37, float* %conv2_buff_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch58:0  store float %tmp_37, float* %conv2_buff_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch57:0  store float %tmp_37, float* %conv2_buff_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch56:0  store float %tmp_37, float* %conv2_buff_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch55:0  store float %tmp_37, float* %conv2_buff_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch54:0  store float %tmp_37, float* %conv2_buff_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch53:0  store float %tmp_37, float* %conv2_buff_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch52:0  store float %tmp_37, float* %conv2_buff_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch51:0  store float %tmp_37, float* %conv2_buff_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch50:0  store float %tmp_37, float* %conv2_buff_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch49:0  store float %tmp_37, float* %conv2_buff_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch48:0  store float %tmp_37, float* %conv2_buff_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1100" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="chl_out_t_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch63:0  store float %tmp_37, float* %conv2_buff_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1101" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1102" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader12:0  %indvar_flatten5 = phi i11 [ %indvar_flatten_next8, %._crit_edge211 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="1103" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:1  %r1 = phi i4 [ %tmp_4_mid2_v, %._crit_edge211 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="1104" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader12:2  %indvar_flatten6 = phi i9 [ %indvar_flatten_next7, %._crit_edge211 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="1105" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:3  %c2 = phi i4 [ %tmp_12_mid2, %._crit_edge211 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="1106" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader12:4  %chl = phi i5 [ %chl_1, %._crit_edge211 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="chl"/></StgValue>
</operation>

<operation id="1107" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12:5  %exitcond_flatten6 = icmp eq i11 %indvar_flatten5, -448

]]></Node>
<StgValue><ssdm name="exitcond_flatten6"/></StgValue>
</operation>

<operation id="1108" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12:6  %indvar_flatten_next8 = add i11 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next8"/></StgValue>
</operation>

<operation id="1109" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:7  br i1 %exitcond_flatten6, label %.preheader.preheader, label %.preheader14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:0  %r_1 = add i4 1, %r1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="1111" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader14:2  %exitcond_flatten5 = icmp eq i9 %indvar_flatten6, 160

]]></Node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="1112" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader14:3  %c2_mid = select i1 %exitcond_flatten5, i4 0, i4 %c2

]]></Node>
<StgValue><ssdm name="c2_mid"/></StgValue>
</operation>

<operation id="1113" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader14:4  %tmp_4_mid2_v = select i1 %exitcond_flatten5, i4 %r_1, i4 %r1

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_v"/></StgValue>
</operation>

<operation id="1114" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14:10  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten5, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_6"/></StgValue>
</operation>

<operation id="1115" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:11  %exitcond1 = icmp eq i5 %chl, -16

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="1116" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14:12  %exitcond1_mid = and i1 %exitcond1, %not_exitcond_flatten_6

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="1117" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:13  %c_1 = add i4 1, %c2_mid

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="1118" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader14:15  %tmp_64 = or i1 %exitcond1_mid, %exitcond_flatten5

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1119" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader14:16  %chl_mid2 = select i1 %tmp_64, i5 0, i5 %chl

]]></Node>
<StgValue><ssdm name="chl_mid2"/></StgValue>
</operation>

<operation id="1120" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader14:17  %tmp_12_mid2 = select i1 %exitcond1_mid, i4 %c_1, i4 %c2_mid

]]></Node>
<StgValue><ssdm name="tmp_12_mid2"/></StgValue>
</operation>

<operation id="1121" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14:38  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1122" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="4" op_0_bw="5">
<![CDATA[
.preheader14:40  %tmp_66 = trunc i5 %chl_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1123" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.preheader14:58  switch i4 %tmp_66, label %case15.i [
    i4 0, label %case0.i
    i4 1, label %case1.i
    i4 2, label %case2.i
    i4 3, label %case3.i
    i4 4, label %case4.i
    i4 5, label %case5.i
    i4 6, label %case6.i
    i4 7, label %case7.i
    i4 -8, label %case8.i
    i4 -7, label %case9.i
    i4 -6, label %case10.i
    i4 -5, label %case11.i
    i4 -4, label %case12.i
    i4 -3, label %case13.i
    i4 -2, label %case14.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1134" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1137" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %._crit_edge211

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1140" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader14:5  %tmp_61 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_4_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1141" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="7">
<![CDATA[
.preheader14:6  %p_shl7_cast = zext i7 %tmp_61 to i8

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="1142" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader14:7  %tmp_62 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_4_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1143" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="5">
<![CDATA[
.preheader14:8  %p_shl8_cast = zext i5 %tmp_62 to i8

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="1144" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14:9  %tmp_63 = add i8 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1145" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="4">
<![CDATA[
.preheader14:18  %tmp_12_mid2_cast = zext i4 %tmp_12_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_12_mid2_cast"/></StgValue>
</operation>

<operation id="1146" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader14:19  %tmp_65 = add i8 %tmp_12_mid2_cast, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1147" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="8">
<![CDATA[
.preheader14:20  %tmp_77_cast = zext i8 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="1148" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:21  %conv2_buff_0_addr_1 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_0_addr_1"/></StgValue>
</operation>

<operation id="1149" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:22  %conv2_buff_1_addr_1 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_1_addr_1"/></StgValue>
</operation>

<operation id="1150" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:23  %conv2_buff_10_addr_1 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_10_addr_1"/></StgValue>
</operation>

<operation id="1151" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:24  %conv2_buff_11_addr_1 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_11_addr_1"/></StgValue>
</operation>

<operation id="1152" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:25  %conv2_buff_12_addr_1 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_12_addr_1"/></StgValue>
</operation>

<operation id="1153" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:26  %conv2_buff_13_addr_1 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_13_addr_1"/></StgValue>
</operation>

<operation id="1154" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:27  %conv2_buff_14_addr_1 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_14_addr_1"/></StgValue>
</operation>

<operation id="1155" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:28  %conv2_buff_15_addr_1 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_15_addr_1"/></StgValue>
</operation>

<operation id="1156" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:29  %conv2_buff_2_addr_1 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_2_addr_1"/></StgValue>
</operation>

<operation id="1157" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:30  %conv2_buff_3_addr_1 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_3_addr_1"/></StgValue>
</operation>

<operation id="1158" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:31  %conv2_buff_4_addr_1 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_4_addr_1"/></StgValue>
</operation>

<operation id="1159" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:32  %conv2_buff_5_addr_1 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_5_addr_1"/></StgValue>
</operation>

<operation id="1160" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:33  %conv2_buff_6_addr_1 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_6_addr_1"/></StgValue>
</operation>

<operation id="1161" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:34  %conv2_buff_7_addr_1 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_7_addr_1"/></StgValue>
</operation>

<operation id="1162" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:35  %conv2_buff_8_addr_1 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_8_addr_1"/></StgValue>
</operation>

<operation id="1163" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader14:36  %conv2_buff_9_addr_1 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_9_addr_1"/></StgValue>
</operation>

<operation id="1164" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:41  %conv2_buff_0_load = load float* %conv2_buff_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load"/></StgValue>
</operation>

<operation id="1165" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:42  %conv2_buff_1_load = load float* %conv2_buff_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load"/></StgValue>
</operation>

<operation id="1166" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:43  %conv2_buff_2_load = load float* %conv2_buff_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load"/></StgValue>
</operation>

<operation id="1167" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:44  %conv2_buff_3_load = load float* %conv2_buff_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load"/></StgValue>
</operation>

<operation id="1168" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:45  %conv2_buff_4_load = load float* %conv2_buff_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load"/></StgValue>
</operation>

<operation id="1169" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:46  %conv2_buff_5_load = load float* %conv2_buff_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load"/></StgValue>
</operation>

<operation id="1170" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:47  %conv2_buff_6_load = load float* %conv2_buff_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load"/></StgValue>
</operation>

<operation id="1171" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:48  %conv2_buff_7_load = load float* %conv2_buff_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load"/></StgValue>
</operation>

<operation id="1172" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:49  %conv2_buff_8_load = load float* %conv2_buff_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load"/></StgValue>
</operation>

<operation id="1173" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:50  %conv2_buff_9_load = load float* %conv2_buff_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load"/></StgValue>
</operation>

<operation id="1174" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:51  %conv2_buff_10_load = load float* %conv2_buff_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load"/></StgValue>
</operation>

<operation id="1175" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:52  %conv2_buff_11_load = load float* %conv2_buff_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load"/></StgValue>
</operation>

<operation id="1176" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:53  %conv2_buff_12_load = load float* %conv2_buff_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load"/></StgValue>
</operation>

<operation id="1177" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:54  %conv2_buff_13_load = load float* %conv2_buff_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load"/></StgValue>
</operation>

<operation id="1178" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:55  %conv2_buff_14_load = load float* %conv2_buff_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load"/></StgValue>
</operation>

<operation id="1179" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:56  %conv2_buff_15_load = load float* %conv2_buff_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load"/></StgValue>
</operation>

<operation id="1180" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge211:1  %chl_1 = add i5 %chl_mid2, 1

]]></Node>
<StgValue><ssdm name="chl_1"/></StgValue>
</operation>

<operation id="1181" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge211:2  %indvar_flatten358_op = add i9 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten358_op"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1182" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader14:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader14:14  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv2_label2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader14:37  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1185" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader14:39  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:41  %conv2_buff_0_load = load float* %conv2_buff_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load"/></StgValue>
</operation>

<operation id="1187" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:42  %conv2_buff_1_load = load float* %conv2_buff_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load"/></StgValue>
</operation>

<operation id="1188" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:43  %conv2_buff_2_load = load float* %conv2_buff_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load"/></StgValue>
</operation>

<operation id="1189" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:44  %conv2_buff_3_load = load float* %conv2_buff_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load"/></StgValue>
</operation>

<operation id="1190" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:45  %conv2_buff_4_load = load float* %conv2_buff_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load"/></StgValue>
</operation>

<operation id="1191" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:46  %conv2_buff_5_load = load float* %conv2_buff_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load"/></StgValue>
</operation>

<operation id="1192" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:47  %conv2_buff_6_load = load float* %conv2_buff_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load"/></StgValue>
</operation>

<operation id="1193" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:48  %conv2_buff_7_load = load float* %conv2_buff_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load"/></StgValue>
</operation>

<operation id="1194" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:49  %conv2_buff_8_load = load float* %conv2_buff_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load"/></StgValue>
</operation>

<operation id="1195" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:50  %conv2_buff_9_load = load float* %conv2_buff_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load"/></StgValue>
</operation>

<operation id="1196" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:51  %conv2_buff_10_load = load float* %conv2_buff_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load"/></StgValue>
</operation>

<operation id="1197" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:52  %conv2_buff_11_load = load float* %conv2_buff_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load"/></StgValue>
</operation>

<operation id="1198" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:53  %conv2_buff_12_load = load float* %conv2_buff_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load"/></StgValue>
</operation>

<operation id="1199" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:54  %conv2_buff_13_load = load float* %conv2_buff_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load"/></StgValue>
</operation>

<operation id="1200" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:55  %conv2_buff_14_load = load float* %conv2_buff_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load"/></StgValue>
</operation>

<operation id="1201" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="7">
<![CDATA[
.preheader14:56  %conv2_buff_15_load = load float* %conv2_buff_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load"/></StgValue>
</operation>

<operation id="1202" st_id="57" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader14:57  %tmp_44 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load, float %conv2_buff_1_load, float %conv2_buff_2_load, float %conv2_buff_3_load, float %conv2_buff_4_load, float %conv2_buff_5_load, float %conv2_buff_6_load, float %conv2_buff_7_load, float %conv2_buff_8_load, float %conv2_buff_9_load, float %conv2_buff_10_load, float %conv2_buff_11_load, float %conv2_buff_12_load, float %conv2_buff_13_load, float %conv2_buff_14_load, float %conv2_buff_15_load, i4 %tmp_66) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1203" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32">
<![CDATA[
case14.i:0  %B_CONV2_14_load = load float* @B_CONV2_14, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_14_load"/></StgValue>
</operation>

<operation id="1204" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
case14.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32">
<![CDATA[
case13.i:0  %B_CONV2_13_load = load float* @B_CONV2_13, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_13_load"/></StgValue>
</operation>

<operation id="1206" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0">
<![CDATA[
case13.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32">
<![CDATA[
case12.i:0  %B_CONV2_12_load = load float* @B_CONV2_12, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_12_load"/></StgValue>
</operation>

<operation id="1208" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0">
<![CDATA[
case12.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32">
<![CDATA[
case11.i:0  %B_CONV2_11_load = load float* @B_CONV2_11, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_11_load"/></StgValue>
</operation>

<operation id="1210" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
case11.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32">
<![CDATA[
case10.i:0  %B_CONV2_10_load = load float* @B_CONV2_10, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_10_load"/></StgValue>
</operation>

<operation id="1212" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0">
<![CDATA[
case10.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32">
<![CDATA[
case9.i:0  %B_CONV2_9_load = load float* @B_CONV2_9, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_9_load"/></StgValue>
</operation>

<operation id="1214" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
case9.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32">
<![CDATA[
case8.i:0  %B_CONV2_8_load = load float* @B_CONV2_8, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_8_load"/></StgValue>
</operation>

<operation id="1216" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="0">
<![CDATA[
case8.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32">
<![CDATA[
case7.i:0  %B_CONV2_7_load = load float* @B_CONV2_7, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_7_load"/></StgValue>
</operation>

<operation id="1218" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0">
<![CDATA[
case7.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32">
<![CDATA[
case6.i:0  %B_CONV2_6_load = load float* @B_CONV2_6, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_6_load"/></StgValue>
</operation>

<operation id="1220" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0">
<![CDATA[
case6.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32">
<![CDATA[
case5.i:0  %B_CONV2_5_load = load float* @B_CONV2_5, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_5_load"/></StgValue>
</operation>

<operation id="1222" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0">
<![CDATA[
case5.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32">
<![CDATA[
case4.i:0  %B_CONV2_4_load = load float* @B_CONV2_4, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_4_load"/></StgValue>
</operation>

<operation id="1224" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
case4.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32">
<![CDATA[
case3.i:0  %B_CONV2_3_load = load float* @B_CONV2_3, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_3_load"/></StgValue>
</operation>

<operation id="1226" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0">
<![CDATA[
case3.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1227" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32">
<![CDATA[
case2.i:0  %B_CONV2_2_load = load float* @B_CONV2_2, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_2_load"/></StgValue>
</operation>

<operation id="1228" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
case2.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1229" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32">
<![CDATA[
case1.i:0  %B_CONV2_1_load = load float* @B_CONV2_1, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_1_load"/></StgValue>
</operation>

<operation id="1230" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0">
<![CDATA[
case1.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32">
<![CDATA[
case0.i:0  %B_CONV2_0_load = load float* @B_CONV2_0, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_0_load"/></StgValue>
</operation>

<operation id="1232" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
case0.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32">
<![CDATA[
case15.i:0  %B_CONV2_15_load = load float* @B_CONV2_15, align 4

]]></Node>
<StgValue><ssdm name="B_CONV2_15_load"/></StgValue>
</operation>

<operation id="1234" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
<literal name="tmp_66" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
case15.i:1  br label %aesl_mux_load.16floatP.i4.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1235" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:0  %UnifiedRetVal_i = phi float [ %B_CONV2_0_load, %case0.i ], [ %B_CONV2_1_load, %case1.i ], [ %B_CONV2_2_load, %case2.i ], [ %B_CONV2_3_load, %case3.i ], [ %B_CONV2_4_load, %case4.i ], [ %B_CONV2_5_load, %case5.i ], [ %B_CONV2_6_load, %case6.i ], [ %B_CONV2_7_load, %case7.i ], [ %B_CONV2_8_load, %case8.i ], [ %B_CONV2_9_load, %case9.i ], [ %B_CONV2_10_load, %case10.i ], [ %B_CONV2_11_load, %case11.i ], [ %B_CONV2_12_load, %case12.i ], [ %B_CONV2_13_load, %case13.i ], [ %B_CONV2_14_load, %case14.i ], [ %B_CONV2_15_load, %case15.i ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="1236" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:1  %tmp_23 = fadd float %tmp_44, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1237" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:11  switch i4 %tmp_66, label %branch47 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
    i4 7, label %branch39
    i4 -8, label %branch40
    i4 -7, label %branch41
    i4 -6, label %branch42
    i4 -5, label %branch43
    i4 -4, label %branch44
    i4 -3, label %branch45
    i4 -2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1238" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:1  %tmp_23 = fadd float %tmp_44, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1239" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:1  %tmp_23 = fadd float %tmp_44, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1240" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:1  %tmp_23 = fadd float %tmp_44, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1241" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:1  %tmp_23 = fadd float %tmp_44, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1242" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:2  %tmp_23_to_int = bitcast float %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_23_to_int"/></StgValue>
</operation>

<operation id="1243" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:3  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_23_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1244" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="23" op_0_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:4  %tmp_83 = trunc i32 %tmp_23_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1245" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:5  %notlhs = icmp ne i8 %tmp_50, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="1246" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:6  %notrhs = icmp eq i23 %tmp_83, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="1247" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:7  %tmp_52 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1248" st_id="63" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:8  %tmp_53 = fcmp ogt float %tmp_23, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1249" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:9  %tmp_55 = and i1 %tmp_52, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1250" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
aesl_mux_load.16floatP.i4.exit:10  %tmp_28 = select i1 %tmp_55, float %tmp_23, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1251" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge211:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1252" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge211:3  %indvar_flatten_next7 = select i1 %exitcond_flatten5, i9 1, i9 %indvar_flatten358_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="1253" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge211:4  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1254" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch46:0  store float %tmp_28, float* %conv2_buff_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch45:0  store float %tmp_28, float* %conv2_buff_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch44:0  store float %tmp_28, float* %conv2_buff_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch43:0  store float %tmp_28, float* %conv2_buff_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch42:0  store float %tmp_28, float* %conv2_buff_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch41:0  store float %tmp_28, float* %conv2_buff_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch40:0  store float %tmp_28, float* %conv2_buff_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch39:0  store float %tmp_28, float* %conv2_buff_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch38:0  store float %tmp_28, float* %conv2_buff_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch37:0  store float %tmp_28, float* %conv2_buff_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch36:0  store float %tmp_28, float* %conv2_buff_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch35:0  store float %tmp_28, float* %conv2_buff_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1266" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch34:0  store float %tmp_28, float* %conv2_buff_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1267" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch33:0  store float %tmp_28, float* %conv2_buff_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch32:0  store float %tmp_28, float* %conv2_buff_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch47:0  store float %tmp_28, float* %conv2_buff_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1270" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1271" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten7 = phi i9 [ %indvar_flatten_next6, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="1272" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %r3 = phi i4 [ %tmp_8_mid2_v, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r3"/></StgValue>
</operation>

<operation id="1273" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten8 = phi i8 [ %indvar_flatten_next5, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="1274" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %c4 = phi i4 [ %tmp_17_mid2, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c4"/></StgValue>
</operation>

<operation id="1275" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %chl5 = phi i5 [ %chl_2, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="chl5"/></StgValue>
</operation>

<operation id="1276" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %tmp_18 = or i4 %c4, 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1277" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:6  %tmp_35 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c4, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1278" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:7  %exitcond_flatten8 = icmp eq i9 %indvar_flatten7, -112

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="1279" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:8  %indvar_flatten_next6 = add i9 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next6"/></StgValue>
</operation>

<operation id="1280" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %exitcond_flatten8, label %burst.wr.header.preheader, label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:0  %r_2 = add i4 2, %r3

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="1282" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:2  %exitcond_flatten7 = icmp eq i8 %indvar_flatten8, 80

]]></Node>
<StgValue><ssdm name="exitcond_flatten7"/></StgValue>
</operation>

<operation id="1283" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:3  %c4_mid = select i1 %exitcond_flatten7, i4 0, i4 %c4

]]></Node>
<StgValue><ssdm name="c4_mid"/></StgValue>
</operation>

<operation id="1284" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:4  %tmp_8_mid2_v = select i1 %exitcond_flatten7, i4 %r_2, i4 %r3

]]></Node>
<StgValue><ssdm name="tmp_8_mid2_v"/></StgValue>
</operation>

<operation id="1285" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:16  %tmp_10_mid2_v = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %tmp_8_mid2_v, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_10_mid2_v"/></StgValue>
</operation>

<operation id="1286" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:23  %not_exitcond_flatten_7 = xor i1 %exitcond_flatten7, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_7"/></StgValue>
</operation>

<operation id="1287" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:24  %exitcond4 = icmp eq i5 %chl5, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="1288" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:25  %exitcond_mid = and i1 %exitcond4, %not_exitcond_flatten_7

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1289" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:28  %tmp_76 = or i1 %exitcond_mid, %exitcond_flatten7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1290" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:29  %chl5_mid2 = select i1 %tmp_76, i5 0, i5 %chl5

]]></Node>
<StgValue><ssdm name="chl5_mid2"/></StgValue>
</operation>

<operation id="1291" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:129  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1292" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="4" op_0_bw="5">
<![CDATA[
.preheader11:131  %tmp_82 = trunc i5 %chl5_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1293" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.preheader11:204  switch i4 %tmp_82, label %branch79 [
    i4 0, label %branch64
    i4 1, label %branch65
    i4 2, label %branch66
    i4 3, label %branch67
    i4 4, label %branch68
    i4 5, label %branch69
    i4 6, label %branch70
    i4 7, label %branch71
    i4 -8, label %branch72
    i4 -7, label %branch73
    i4 -6, label %branch74
    i4 -5, label %branch75
    i4 -4, label %branch76
    i4 -3, label %branch77
    i4 -2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1306" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_82" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1310" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader11:5  %tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_8_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1311" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="7">
<![CDATA[
.preheader11:6  %p_shl9_cast = zext i7 %tmp_68 to i8

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="1312" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader11:7  %tmp_69 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_8_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1313" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="5">
<![CDATA[
.preheader11:8  %p_shl10_cast = zext i5 %tmp_69 to i8

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="1314" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:9  %tmp_70 = add i8 %p_shl9_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1315" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:21  %tmp_19_mid = select i1 %exitcond_flatten7, i4 1, i4 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_19_mid"/></StgValue>
</operation>

<operation id="1316" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_mid" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader11:22  %tmp_21_mid = select i1 %exitcond_flatten7, i3 0, i3 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_21_mid"/></StgValue>
</operation>

<operation id="1317" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:26  %c_2 = add i4 2, %c4_mid

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="1318" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:30  %tmp_17_mid2 = select i1 %exitcond_mid, i4 %c_2, i4 %c4_mid

]]></Node>
<StgValue><ssdm name="tmp_17_mid2"/></StgValue>
</operation>

<operation id="1319" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="4">
<![CDATA[
.preheader11:31  %tmp_17_mid2_cast = zext i4 %tmp_17_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_17_mid2_cast"/></StgValue>
</operation>

<operation id="1320" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:32  %tmp_77 = add i8 %tmp_17_mid2_cast, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1321" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:33  %tmp_91_cast = zext i8 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="1322" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:34  %conv2_buff_0_addr_2 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_0_addr_2"/></StgValue>
</operation>

<operation id="1323" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:38  %conv2_buff_1_addr_2 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_1_addr_2"/></StgValue>
</operation>

<operation id="1324" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:40  %conv2_buff_10_addr_2 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_10_addr_2"/></StgValue>
</operation>

<operation id="1325" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:42  %conv2_buff_11_addr_2 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_11_addr_2"/></StgValue>
</operation>

<operation id="1326" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:44  %conv2_buff_12_addr_2 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_12_addr_2"/></StgValue>
</operation>

<operation id="1327" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:46  %conv2_buff_13_addr_2 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_13_addr_2"/></StgValue>
</operation>

<operation id="1328" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:48  %conv2_buff_14_addr_2 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_14_addr_2"/></StgValue>
</operation>

<operation id="1329" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:50  %conv2_buff_15_addr_2 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_15_addr_2"/></StgValue>
</operation>

<operation id="1330" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:52  %conv2_buff_2_addr_2 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_2_addr_2"/></StgValue>
</operation>

<operation id="1331" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:54  %conv2_buff_3_addr_2 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_3_addr_2"/></StgValue>
</operation>

<operation id="1332" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:56  %conv2_buff_4_addr_2 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_4_addr_2"/></StgValue>
</operation>

<operation id="1333" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:58  %conv2_buff_5_addr_2 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_5_addr_2"/></StgValue>
</operation>

<operation id="1334" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:60  %conv2_buff_6_addr_2 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_6_addr_2"/></StgValue>
</operation>

<operation id="1335" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:62  %conv2_buff_7_addr_2 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_7_addr_2"/></StgValue>
</operation>

<operation id="1336" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:64  %conv2_buff_8_addr_2 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_8_addr_2"/></StgValue>
</operation>

<operation id="1337" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:66  %conv2_buff_9_addr_2 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_9_addr_2"/></StgValue>
</operation>

<operation id="1338" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:68  %tmp_18_mid1 = or i4 %c_2, 1

]]></Node>
<StgValue><ssdm name="tmp_18_mid1"/></StgValue>
</operation>

<operation id="1339" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:69  %tmp_19_mid2 = select i1 %exitcond_mid, i4 %tmp_18_mid1, i4 %tmp_19_mid

]]></Node>
<StgValue><ssdm name="tmp_19_mid2"/></StgValue>
</operation>

<operation id="1340" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="4">
<![CDATA[
.preheader11:70  %tmp_19_mid2_cast = zext i4 %tmp_19_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_19_mid2_cast"/></StgValue>
</operation>

<operation id="1341" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:71  %tmp_79 = add i8 %tmp_19_mid2_cast, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1342" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:72  %tmp_93_cast = zext i8 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="1343" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:73  %conv2_buff_0_addr_4 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_0_addr_4"/></StgValue>
</operation>

<operation id="1344" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:77  %conv2_buff_1_addr_4 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_1_addr_4"/></StgValue>
</operation>

<operation id="1345" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:79  %conv2_buff_10_addr_4 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_10_addr_4"/></StgValue>
</operation>

<operation id="1346" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:81  %conv2_buff_11_addr_4 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_11_addr_4"/></StgValue>
</operation>

<operation id="1347" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:83  %conv2_buff_12_addr_4 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_12_addr_4"/></StgValue>
</operation>

<operation id="1348" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:85  %conv2_buff_13_addr_4 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_13_addr_4"/></StgValue>
</operation>

<operation id="1349" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:87  %conv2_buff_14_addr_4 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_14_addr_4"/></StgValue>
</operation>

<operation id="1350" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:89  %conv2_buff_15_addr_4 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_15_addr_4"/></StgValue>
</operation>

<operation id="1351" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:91  %conv2_buff_2_addr_4 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_2_addr_4"/></StgValue>
</operation>

<operation id="1352" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:93  %conv2_buff_3_addr_4 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_3_addr_4"/></StgValue>
</operation>

<operation id="1353" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:95  %conv2_buff_4_addr_4 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_4_addr_4"/></StgValue>
</operation>

<operation id="1354" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:97  %conv2_buff_5_addr_4 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_5_addr_4"/></StgValue>
</operation>

<operation id="1355" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:99  %conv2_buff_6_addr_4 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_6_addr_4"/></StgValue>
</operation>

<operation id="1356" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:101  %conv2_buff_7_addr_4 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_7_addr_4"/></StgValue>
</operation>

<operation id="1357" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:103  %conv2_buff_8_addr_4 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_8_addr_4"/></StgValue>
</operation>

<operation id="1358" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:105  %conv2_buff_9_addr_4 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_9_addr_4"/></StgValue>
</operation>

<operation id="1359" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:107  %tmp_35_mid1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %c_2, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_35_mid1"/></StgValue>
</operation>

<operation id="1360" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader11:108  %tmp_21_mid2 = select i1 %exitcond_mid, i3 %tmp_35_mid1, i3 %tmp_21_mid

]]></Node>
<StgValue><ssdm name="tmp_21_mid2"/></StgValue>
</operation>

<operation id="1361" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:132  %conv2_buff_0_load_1 = load float* %conv2_buff_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_1"/></StgValue>
</operation>

<operation id="1362" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:133  %conv2_buff_1_load_1 = load float* %conv2_buff_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_1"/></StgValue>
</operation>

<operation id="1363" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:134  %conv2_buff_2_load_1 = load float* %conv2_buff_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_1"/></StgValue>
</operation>

<operation id="1364" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:135  %conv2_buff_3_load_1 = load float* %conv2_buff_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_1"/></StgValue>
</operation>

<operation id="1365" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:136  %conv2_buff_4_load_1 = load float* %conv2_buff_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_1"/></StgValue>
</operation>

<operation id="1366" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:137  %conv2_buff_5_load_1 = load float* %conv2_buff_5_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_1"/></StgValue>
</operation>

<operation id="1367" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:138  %conv2_buff_6_load_1 = load float* %conv2_buff_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_1"/></StgValue>
</operation>

<operation id="1368" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:139  %conv2_buff_7_load_1 = load float* %conv2_buff_7_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_1"/></StgValue>
</operation>

<operation id="1369" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:140  %conv2_buff_8_load_1 = load float* %conv2_buff_8_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_1"/></StgValue>
</operation>

<operation id="1370" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:141  %conv2_buff_9_load_1 = load float* %conv2_buff_9_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_1"/></StgValue>
</operation>

<operation id="1371" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:142  %conv2_buff_10_load_1 = load float* %conv2_buff_10_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_1"/></StgValue>
</operation>

<operation id="1372" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:143  %conv2_buff_11_load_1 = load float* %conv2_buff_11_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_1"/></StgValue>
</operation>

<operation id="1373" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:144  %conv2_buff_12_load_1 = load float* %conv2_buff_12_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_1"/></StgValue>
</operation>

<operation id="1374" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:145  %conv2_buff_13_load_1 = load float* %conv2_buff_13_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_1"/></StgValue>
</operation>

<operation id="1375" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:146  %conv2_buff_14_load_1 = load float* %conv2_buff_14_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_1"/></StgValue>
</operation>

<operation id="1376" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:147  %conv2_buff_15_load_1 = load float* %conv2_buff_15_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_1"/></StgValue>
</operation>

<operation id="1377" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:149  %conv2_buff_0_load_2 = load float* %conv2_buff_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_2"/></StgValue>
</operation>

<operation id="1378" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:150  %conv2_buff_1_load_2 = load float* %conv2_buff_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_2"/></StgValue>
</operation>

<operation id="1379" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:151  %conv2_buff_2_load_2 = load float* %conv2_buff_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_2"/></StgValue>
</operation>

<operation id="1380" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:152  %conv2_buff_3_load_2 = load float* %conv2_buff_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_2"/></StgValue>
</operation>

<operation id="1381" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:153  %conv2_buff_4_load_2 = load float* %conv2_buff_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_2"/></StgValue>
</operation>

<operation id="1382" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:154  %conv2_buff_5_load_2 = load float* %conv2_buff_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_2"/></StgValue>
</operation>

<operation id="1383" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:155  %conv2_buff_6_load_2 = load float* %conv2_buff_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_2"/></StgValue>
</operation>

<operation id="1384" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:156  %conv2_buff_7_load_2 = load float* %conv2_buff_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_2"/></StgValue>
</operation>

<operation id="1385" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:157  %conv2_buff_8_load_2 = load float* %conv2_buff_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_2"/></StgValue>
</operation>

<operation id="1386" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:158  %conv2_buff_9_load_2 = load float* %conv2_buff_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_2"/></StgValue>
</operation>

<operation id="1387" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:159  %conv2_buff_10_load_2 = load float* %conv2_buff_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_2"/></StgValue>
</operation>

<operation id="1388" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:160  %conv2_buff_11_load_2 = load float* %conv2_buff_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_2"/></StgValue>
</operation>

<operation id="1389" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:161  %conv2_buff_12_load_2 = load float* %conv2_buff_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_2"/></StgValue>
</operation>

<operation id="1390" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:162  %conv2_buff_13_load_2 = load float* %conv2_buff_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_2"/></StgValue>
</operation>

<operation id="1391" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:163  %conv2_buff_14_load_2 = load float* %conv2_buff_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_2"/></StgValue>
</operation>

<operation id="1392" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:164  %conv2_buff_15_load_2 = load float* %conv2_buff_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_2"/></StgValue>
</operation>

<operation id="1393" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1394" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %chl_2 = add i5 %chl5_mid2, 1

]]></Node>
<StgValue><ssdm name="chl_2"/></StgValue>
</operation>

<operation id="1395" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="exitcond_flatten7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten459_op = add i8 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten459_op"/></StgValue>
</operation>

<operation id="1396" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next5 = select i1 %exitcond_flatten7, i8 1, i8 %indvar_flatten459_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>

<operation id="1397" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1398" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:10  %tmp_mid2_v = or i4 %tmp_8_mid2_v, 1

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="1399" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader11:11  %tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1400" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="7">
<![CDATA[
.preheader11:12  %p_shl11_cast = zext i7 %tmp_71 to i8

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="1401" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader11:13  %tmp_72 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1402" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="5">
<![CDATA[
.preheader11:14  %p_shl12_cast = zext i5 %tmp_72 to i8

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="1403" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:15  %tmp_73 = add i8 %p_shl11_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1404" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:35  %tmp_78 = add i8 %tmp_17_mid2_cast, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1405" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11:74  %tmp_80 = add i8 %tmp_19_mid2_cast, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1406" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:132  %conv2_buff_0_load_1 = load float* %conv2_buff_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_1"/></StgValue>
</operation>

<operation id="1407" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:133  %conv2_buff_1_load_1 = load float* %conv2_buff_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_1"/></StgValue>
</operation>

<operation id="1408" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:134  %conv2_buff_2_load_1 = load float* %conv2_buff_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_1"/></StgValue>
</operation>

<operation id="1409" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:135  %conv2_buff_3_load_1 = load float* %conv2_buff_3_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_1"/></StgValue>
</operation>

<operation id="1410" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:136  %conv2_buff_4_load_1 = load float* %conv2_buff_4_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_1"/></StgValue>
</operation>

<operation id="1411" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:137  %conv2_buff_5_load_1 = load float* %conv2_buff_5_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_1"/></StgValue>
</operation>

<operation id="1412" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:138  %conv2_buff_6_load_1 = load float* %conv2_buff_6_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_1"/></StgValue>
</operation>

<operation id="1413" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:139  %conv2_buff_7_load_1 = load float* %conv2_buff_7_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_1"/></StgValue>
</operation>

<operation id="1414" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:140  %conv2_buff_8_load_1 = load float* %conv2_buff_8_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_1"/></StgValue>
</operation>

<operation id="1415" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:141  %conv2_buff_9_load_1 = load float* %conv2_buff_9_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_1"/></StgValue>
</operation>

<operation id="1416" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:142  %conv2_buff_10_load_1 = load float* %conv2_buff_10_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_1"/></StgValue>
</operation>

<operation id="1417" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:143  %conv2_buff_11_load_1 = load float* %conv2_buff_11_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_1"/></StgValue>
</operation>

<operation id="1418" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:144  %conv2_buff_12_load_1 = load float* %conv2_buff_12_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_1"/></StgValue>
</operation>

<operation id="1419" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:145  %conv2_buff_13_load_1 = load float* %conv2_buff_13_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_1"/></StgValue>
</operation>

<operation id="1420" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:146  %conv2_buff_14_load_1 = load float* %conv2_buff_14_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_1"/></StgValue>
</operation>

<operation id="1421" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:147  %conv2_buff_15_load_1 = load float* %conv2_buff_15_addr_2, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_1"/></StgValue>
</operation>

<operation id="1422" st_id="68" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader11:148  %tmp_46 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_1, float %conv2_buff_1_load_1, float %conv2_buff_2_load_1, float %conv2_buff_3_load_1, float %conv2_buff_4_load_1, float %conv2_buff_5_load_1, float %conv2_buff_6_load_1, float %conv2_buff_7_load_1, float %conv2_buff_8_load_1, float %conv2_buff_9_load_1, float %conv2_buff_10_load_1, float %conv2_buff_11_load_1, float %conv2_buff_12_load_1, float %conv2_buff_13_load_1, float %conv2_buff_14_load_1, float %conv2_buff_15_load_1, i4 %tmp_82) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1423" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:149  %conv2_buff_0_load_2 = load float* %conv2_buff_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_2"/></StgValue>
</operation>

<operation id="1424" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:150  %conv2_buff_1_load_2 = load float* %conv2_buff_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_2"/></StgValue>
</operation>

<operation id="1425" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:151  %conv2_buff_2_load_2 = load float* %conv2_buff_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_2"/></StgValue>
</operation>

<operation id="1426" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:152  %conv2_buff_3_load_2 = load float* %conv2_buff_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_2"/></StgValue>
</operation>

<operation id="1427" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:153  %conv2_buff_4_load_2 = load float* %conv2_buff_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_2"/></StgValue>
</operation>

<operation id="1428" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:154  %conv2_buff_5_load_2 = load float* %conv2_buff_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_2"/></StgValue>
</operation>

<operation id="1429" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:155  %conv2_buff_6_load_2 = load float* %conv2_buff_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_2"/></StgValue>
</operation>

<operation id="1430" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:156  %conv2_buff_7_load_2 = load float* %conv2_buff_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_2"/></StgValue>
</operation>

<operation id="1431" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:157  %conv2_buff_8_load_2 = load float* %conv2_buff_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_2"/></StgValue>
</operation>

<operation id="1432" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:158  %conv2_buff_9_load_2 = load float* %conv2_buff_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_2"/></StgValue>
</operation>

<operation id="1433" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:159  %conv2_buff_10_load_2 = load float* %conv2_buff_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_2"/></StgValue>
</operation>

<operation id="1434" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:160  %conv2_buff_11_load_2 = load float* %conv2_buff_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_2"/></StgValue>
</operation>

<operation id="1435" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:161  %conv2_buff_12_load_2 = load float* %conv2_buff_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_2"/></StgValue>
</operation>

<operation id="1436" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:162  %conv2_buff_13_load_2 = load float* %conv2_buff_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_2"/></StgValue>
</operation>

<operation id="1437" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:163  %conv2_buff_14_load_2 = load float* %conv2_buff_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_2"/></StgValue>
</operation>

<operation id="1438" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:164  %conv2_buff_15_load_2 = load float* %conv2_buff_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_2"/></StgValue>
</operation>

<operation id="1439" st_id="68" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader11:165  %tmp_47 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_2, float %conv2_buff_1_load_2, float %conv2_buff_2_load_2, float %conv2_buff_3_load_2, float %conv2_buff_4_load_2, float %conv2_buff_5_load_2, float %conv2_buff_6_load_2, float %conv2_buff_7_load_2, float %conv2_buff_8_load_2, float %conv2_buff_9_load_2, float %conv2_buff_10_load_2, float %conv2_buff_11_load_2, float %conv2_buff_12_load_2, float %conv2_buff_13_load_2, float %conv2_buff_14_load_2, float %conv2_buff_15_load_2, i4 %tmp_82) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1440" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:166  %tmp_30 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1441" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:166  %tmp_30 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1442" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:166  %tmp_30 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1443" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:36  %tmp_92_cast = zext i8 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_92_cast"/></StgValue>
</operation>

<operation id="1444" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:37  %conv2_buff_0_addr_3 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_0_addr_3"/></StgValue>
</operation>

<operation id="1445" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:39  %conv2_buff_1_addr_3 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_1_addr_3"/></StgValue>
</operation>

<operation id="1446" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:41  %conv2_buff_10_addr_3 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_10_addr_3"/></StgValue>
</operation>

<operation id="1447" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:43  %conv2_buff_11_addr_3 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_11_addr_3"/></StgValue>
</operation>

<operation id="1448" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:45  %conv2_buff_12_addr_3 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_12_addr_3"/></StgValue>
</operation>

<operation id="1449" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:47  %conv2_buff_13_addr_3 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_13_addr_3"/></StgValue>
</operation>

<operation id="1450" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:49  %conv2_buff_14_addr_3 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_14_addr_3"/></StgValue>
</operation>

<operation id="1451" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:51  %conv2_buff_15_addr_3 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_15_addr_3"/></StgValue>
</operation>

<operation id="1452" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:53  %conv2_buff_2_addr_3 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_2_addr_3"/></StgValue>
</operation>

<operation id="1453" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:55  %conv2_buff_3_addr_3 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_3_addr_3"/></StgValue>
</operation>

<operation id="1454" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:57  %conv2_buff_4_addr_3 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_4_addr_3"/></StgValue>
</operation>

<operation id="1455" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:59  %conv2_buff_5_addr_3 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_5_addr_3"/></StgValue>
</operation>

<operation id="1456" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:61  %conv2_buff_6_addr_3 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_6_addr_3"/></StgValue>
</operation>

<operation id="1457" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:63  %conv2_buff_7_addr_3 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_7_addr_3"/></StgValue>
</operation>

<operation id="1458" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:65  %conv2_buff_8_addr_3 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_8_addr_3"/></StgValue>
</operation>

<operation id="1459" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:67  %conv2_buff_9_addr_3 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_92_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_9_addr_3"/></StgValue>
</operation>

<operation id="1460" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:166  %tmp_30 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1461" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:167  %conv2_buff_0_load_3 = load float* %conv2_buff_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_3"/></StgValue>
</operation>

<operation id="1462" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:168  %conv2_buff_1_load_3 = load float* %conv2_buff_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_3"/></StgValue>
</operation>

<operation id="1463" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:169  %conv2_buff_2_load_3 = load float* %conv2_buff_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_3"/></StgValue>
</operation>

<operation id="1464" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:170  %conv2_buff_3_load_3 = load float* %conv2_buff_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_3"/></StgValue>
</operation>

<operation id="1465" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:171  %conv2_buff_4_load_3 = load float* %conv2_buff_4_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_3"/></StgValue>
</operation>

<operation id="1466" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:172  %conv2_buff_5_load_3 = load float* %conv2_buff_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_3"/></StgValue>
</operation>

<operation id="1467" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:173  %conv2_buff_6_load_3 = load float* %conv2_buff_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_3"/></StgValue>
</operation>

<operation id="1468" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:174  %conv2_buff_7_load_3 = load float* %conv2_buff_7_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_3"/></StgValue>
</operation>

<operation id="1469" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:175  %conv2_buff_8_load_3 = load float* %conv2_buff_8_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_3"/></StgValue>
</operation>

<operation id="1470" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:176  %conv2_buff_9_load_3 = load float* %conv2_buff_9_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_3"/></StgValue>
</operation>

<operation id="1471" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:177  %conv2_buff_10_load_3 = load float* %conv2_buff_10_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_3"/></StgValue>
</operation>

<operation id="1472" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:178  %conv2_buff_11_load_3 = load float* %conv2_buff_11_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_3"/></StgValue>
</operation>

<operation id="1473" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:179  %conv2_buff_12_load_3 = load float* %conv2_buff_12_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_3"/></StgValue>
</operation>

<operation id="1474" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:180  %conv2_buff_13_load_3 = load float* %conv2_buff_13_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_3"/></StgValue>
</operation>

<operation id="1475" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:181  %conv2_buff_14_load_3 = load float* %conv2_buff_14_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_3"/></StgValue>
</operation>

<operation id="1476" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:182  %conv2_buff_15_load_3 = load float* %conv2_buff_15_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1477" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:166  %tmp_30 = fadd float %tmp_46, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1478" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:167  %conv2_buff_0_load_3 = load float* %conv2_buff_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_3"/></StgValue>
</operation>

<operation id="1479" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:168  %conv2_buff_1_load_3 = load float* %conv2_buff_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_3"/></StgValue>
</operation>

<operation id="1480" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:169  %conv2_buff_2_load_3 = load float* %conv2_buff_2_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_3"/></StgValue>
</operation>

<operation id="1481" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:170  %conv2_buff_3_load_3 = load float* %conv2_buff_3_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_3"/></StgValue>
</operation>

<operation id="1482" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:171  %conv2_buff_4_load_3 = load float* %conv2_buff_4_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_3"/></StgValue>
</operation>

<operation id="1483" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:172  %conv2_buff_5_load_3 = load float* %conv2_buff_5_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_3"/></StgValue>
</operation>

<operation id="1484" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:173  %conv2_buff_6_load_3 = load float* %conv2_buff_6_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_3"/></StgValue>
</operation>

<operation id="1485" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:174  %conv2_buff_7_load_3 = load float* %conv2_buff_7_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_3"/></StgValue>
</operation>

<operation id="1486" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:175  %conv2_buff_8_load_3 = load float* %conv2_buff_8_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_3"/></StgValue>
</operation>

<operation id="1487" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:176  %conv2_buff_9_load_3 = load float* %conv2_buff_9_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_3"/></StgValue>
</operation>

<operation id="1488" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:177  %conv2_buff_10_load_3 = load float* %conv2_buff_10_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_3"/></StgValue>
</operation>

<operation id="1489" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:178  %conv2_buff_11_load_3 = load float* %conv2_buff_11_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_3"/></StgValue>
</operation>

<operation id="1490" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:179  %conv2_buff_12_load_3 = load float* %conv2_buff_12_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_3"/></StgValue>
</operation>

<operation id="1491" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:180  %conv2_buff_13_load_3 = load float* %conv2_buff_13_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_3"/></StgValue>
</operation>

<operation id="1492" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:181  %conv2_buff_14_load_3 = load float* %conv2_buff_14_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_3"/></StgValue>
</operation>

<operation id="1493" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:182  %conv2_buff_15_load_3 = load float* %conv2_buff_15_addr_3, align 8

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_3"/></StgValue>
</operation>

<operation id="1494" st_id="73" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader11:183  %tmp_48 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_3, float %conv2_buff_1_load_3, float %conv2_buff_2_load_3, float %conv2_buff_3_load_3, float %conv2_buff_4_load_3, float %conv2_buff_5_load_3, float %conv2_buff_6_load_3, float %conv2_buff_7_load_3, float %conv2_buff_8_load_3, float %conv2_buff_9_load_3, float %conv2_buff_10_load_3, float %conv2_buff_11_load_3, float %conv2_buff_12_load_3, float %conv2_buff_13_load_3, float %conv2_buff_14_load_3, float %conv2_buff_15_load_3, i4 %tmp_82) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1495" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:184  %tmp_31 = fadd float %tmp_30, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1496" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:184  %tmp_31 = fadd float %tmp_30, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1497" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="8">
<![CDATA[
.preheader11:75  %tmp_94_cast = zext i8 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="1498" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:76  %conv2_buff_0_addr_5 = getelementptr [100 x float]* @conv2_buff_0, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_0_addr_5"/></StgValue>
</operation>

<operation id="1499" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:78  %conv2_buff_1_addr_5 = getelementptr [100 x float]* @conv2_buff_1, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_1_addr_5"/></StgValue>
</operation>

<operation id="1500" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:80  %conv2_buff_10_addr_5 = getelementptr [100 x float]* @conv2_buff_10, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_10_addr_5"/></StgValue>
</operation>

<operation id="1501" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:82  %conv2_buff_11_addr_5 = getelementptr [100 x float]* @conv2_buff_11, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_11_addr_5"/></StgValue>
</operation>

<operation id="1502" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:84  %conv2_buff_12_addr_5 = getelementptr [100 x float]* @conv2_buff_12, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_12_addr_5"/></StgValue>
</operation>

<operation id="1503" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:86  %conv2_buff_13_addr_5 = getelementptr [100 x float]* @conv2_buff_13, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_13_addr_5"/></StgValue>
</operation>

<operation id="1504" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:88  %conv2_buff_14_addr_5 = getelementptr [100 x float]* @conv2_buff_14, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_14_addr_5"/></StgValue>
</operation>

<operation id="1505" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:90  %conv2_buff_15_addr_5 = getelementptr [100 x float]* @conv2_buff_15, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_15_addr_5"/></StgValue>
</operation>

<operation id="1506" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:92  %conv2_buff_2_addr_5 = getelementptr [100 x float]* @conv2_buff_2, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_2_addr_5"/></StgValue>
</operation>

<operation id="1507" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:94  %conv2_buff_3_addr_5 = getelementptr [100 x float]* @conv2_buff_3, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_3_addr_5"/></StgValue>
</operation>

<operation id="1508" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:96  %conv2_buff_4_addr_5 = getelementptr [100 x float]* @conv2_buff_4, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_4_addr_5"/></StgValue>
</operation>

<operation id="1509" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:98  %conv2_buff_5_addr_5 = getelementptr [100 x float]* @conv2_buff_5, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_5_addr_5"/></StgValue>
</operation>

<operation id="1510" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:100  %conv2_buff_6_addr_5 = getelementptr [100 x float]* @conv2_buff_6, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_6_addr_5"/></StgValue>
</operation>

<operation id="1511" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:102  %conv2_buff_7_addr_5 = getelementptr [100 x float]* @conv2_buff_7, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_7_addr_5"/></StgValue>
</operation>

<operation id="1512" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:104  %conv2_buff_8_addr_5 = getelementptr [100 x float]* @conv2_buff_8, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_8_addr_5"/></StgValue>
</operation>

<operation id="1513" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:106  %conv2_buff_9_addr_5 = getelementptr [100 x float]* @conv2_buff_9, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="conv2_buff_9_addr_5"/></StgValue>
</operation>

<operation id="1514" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:184  %tmp_31 = fadd float %tmp_30, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1515" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:185  %conv2_buff_0_load_4 = load float* %conv2_buff_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_4"/></StgValue>
</operation>

<operation id="1516" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:186  %conv2_buff_1_load_4 = load float* %conv2_buff_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_4"/></StgValue>
</operation>

<operation id="1517" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:187  %conv2_buff_2_load_4 = load float* %conv2_buff_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_4"/></StgValue>
</operation>

<operation id="1518" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:188  %conv2_buff_3_load_4 = load float* %conv2_buff_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_4"/></StgValue>
</operation>

<operation id="1519" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:189  %conv2_buff_4_load_4 = load float* %conv2_buff_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_4"/></StgValue>
</operation>

<operation id="1520" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:190  %conv2_buff_5_load_4 = load float* %conv2_buff_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_4"/></StgValue>
</operation>

<operation id="1521" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:191  %conv2_buff_6_load_4 = load float* %conv2_buff_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_4"/></StgValue>
</operation>

<operation id="1522" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:192  %conv2_buff_7_load_4 = load float* %conv2_buff_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_4"/></StgValue>
</operation>

<operation id="1523" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:193  %conv2_buff_8_load_4 = load float* %conv2_buff_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_4"/></StgValue>
</operation>

<operation id="1524" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:194  %conv2_buff_9_load_4 = load float* %conv2_buff_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_4"/></StgValue>
</operation>

<operation id="1525" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:195  %conv2_buff_10_load_4 = load float* %conv2_buff_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_4"/></StgValue>
</operation>

<operation id="1526" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:196  %conv2_buff_11_load_4 = load float* %conv2_buff_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_4"/></StgValue>
</operation>

<operation id="1527" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:197  %conv2_buff_12_load_4 = load float* %conv2_buff_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_4"/></StgValue>
</operation>

<operation id="1528" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:198  %conv2_buff_13_load_4 = load float* %conv2_buff_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_4"/></StgValue>
</operation>

<operation id="1529" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:199  %conv2_buff_14_load_4 = load float* %conv2_buff_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_4"/></StgValue>
</operation>

<operation id="1530" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:200  %conv2_buff_15_load_4 = load float* %conv2_buff_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1531" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:184  %tmp_31 = fadd float %tmp_30, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1532" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:185  %conv2_buff_0_load_4 = load float* %conv2_buff_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_0_load_4"/></StgValue>
</operation>

<operation id="1533" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:186  %conv2_buff_1_load_4 = load float* %conv2_buff_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_1_load_4"/></StgValue>
</operation>

<operation id="1534" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:187  %conv2_buff_2_load_4 = load float* %conv2_buff_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_2_load_4"/></StgValue>
</operation>

<operation id="1535" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:188  %conv2_buff_3_load_4 = load float* %conv2_buff_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_3_load_4"/></StgValue>
</operation>

<operation id="1536" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:189  %conv2_buff_4_load_4 = load float* %conv2_buff_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_4_load_4"/></StgValue>
</operation>

<operation id="1537" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:190  %conv2_buff_5_load_4 = load float* %conv2_buff_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_5_load_4"/></StgValue>
</operation>

<operation id="1538" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:191  %conv2_buff_6_load_4 = load float* %conv2_buff_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_6_load_4"/></StgValue>
</operation>

<operation id="1539" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:192  %conv2_buff_7_load_4 = load float* %conv2_buff_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_7_load_4"/></StgValue>
</operation>

<operation id="1540" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:193  %conv2_buff_8_load_4 = load float* %conv2_buff_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_8_load_4"/></StgValue>
</operation>

<operation id="1541" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:194  %conv2_buff_9_load_4 = load float* %conv2_buff_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_9_load_4"/></StgValue>
</operation>

<operation id="1542" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:195  %conv2_buff_10_load_4 = load float* %conv2_buff_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_10_load_4"/></StgValue>
</operation>

<operation id="1543" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:196  %conv2_buff_11_load_4 = load float* %conv2_buff_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_11_load_4"/></StgValue>
</operation>

<operation id="1544" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:197  %conv2_buff_12_load_4 = load float* %conv2_buff_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_12_load_4"/></StgValue>
</operation>

<operation id="1545" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:198  %conv2_buff_13_load_4 = load float* %conv2_buff_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_13_load_4"/></StgValue>
</operation>

<operation id="1546" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:199  %conv2_buff_14_load_4 = load float* %conv2_buff_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_14_load_4"/></StgValue>
</operation>

<operation id="1547" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="7">
<![CDATA[
.preheader11:200  %conv2_buff_15_load_4 = load float* %conv2_buff_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="conv2_buff_15_load_4"/></StgValue>
</operation>

<operation id="1548" st_id="77" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.preheader11:201  %tmp_49 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv2_buff_0_load_4, float %conv2_buff_1_load_4, float %conv2_buff_2_load_4, float %conv2_buff_3_load_4, float %conv2_buff_4_load_4, float %conv2_buff_5_load_4, float %conv2_buff_6_load_4, float %conv2_buff_7_load_4, float %conv2_buff_8_load_4, float %conv2_buff_9_load_4, float %conv2_buff_10_load_4, float %conv2_buff_11_load_4, float %conv2_buff_12_load_4, float %conv2_buff_13_load_4, float %conv2_buff_14_load_4, float %conv2_buff_15_load_4, i4 %tmp_82) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1549" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:184  %tmp_31 = fadd float %tmp_30, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1550" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:202  %tmp_32 = fadd float %tmp_31, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1551" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:202  %tmp_32 = fadd float %tmp_31, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1552" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:202  %tmp_32 = fadd float %tmp_31, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1553" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:202  %tmp_32 = fadd float %tmp_31, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1554" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:202  %tmp_32 = fadd float %tmp_31, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1555" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:203  %tmp_33 = fmul float %tmp_32, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1556" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:203  %tmp_33 = fmul float %tmp_32, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1557" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:203  %tmp_33 = fmul float %tmp_32, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1558" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv2_label3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="3">
<![CDATA[
.preheader11:17  %tmp_10_mid2_cast = zext i3 %tmp_10_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_10_mid2_cast"/></StgValue>
</operation>

<operation id="1560" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader11:18  %tmp_74 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_10_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1561" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="5">
<![CDATA[
.preheader11:19  %p_shl13_cast = zext i5 %tmp_74 to i6

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="1562" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:20  %tmp_75 = add i6 %p_shl13_cast, %tmp_10_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1563" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:27  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv2_label3_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="6" op_0_bw="3">
<![CDATA[
.preheader11:109  %tmp_21_mid2_cast = zext i3 %tmp_21_mid2 to i6

]]></Node>
<StgValue><ssdm name="tmp_21_mid2_cast"/></StgValue>
</operation>

<operation id="1565" st_id="87" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:110  %tmp_81 = add i6 %tmp_21_mid2_cast, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1566" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="6">
<![CDATA[
.preheader11:111  %tmp_95_cast = zext i6 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="1567" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:112  %conv_out2_0_addr = getelementptr [25 x float]* @conv_out2_0, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_0_addr"/></StgValue>
</operation>

<operation id="1568" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:113  %conv_out2_1_addr = getelementptr [25 x float]* @conv_out2_1, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_1_addr"/></StgValue>
</operation>

<operation id="1569" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:114  %conv_out2_10_addr = getelementptr [25 x float]* @conv_out2_10, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_10_addr"/></StgValue>
</operation>

<operation id="1570" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:115  %conv_out2_11_addr = getelementptr [25 x float]* @conv_out2_11, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_11_addr"/></StgValue>
</operation>

<operation id="1571" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:116  %conv_out2_12_addr = getelementptr [25 x float]* @conv_out2_12, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_12_addr"/></StgValue>
</operation>

<operation id="1572" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:117  %conv_out2_13_addr = getelementptr [25 x float]* @conv_out2_13, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_13_addr"/></StgValue>
</operation>

<operation id="1573" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:118  %conv_out2_14_addr = getelementptr [25 x float]* @conv_out2_14, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_14_addr"/></StgValue>
</operation>

<operation id="1574" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:119  %conv_out2_15_addr = getelementptr [25 x float]* @conv_out2_15, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_15_addr"/></StgValue>
</operation>

<operation id="1575" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:120  %conv_out2_2_addr = getelementptr [25 x float]* @conv_out2_2, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_2_addr"/></StgValue>
</operation>

<operation id="1576" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:121  %conv_out2_3_addr = getelementptr [25 x float]* @conv_out2_3, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_3_addr"/></StgValue>
</operation>

<operation id="1577" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:122  %conv_out2_4_addr = getelementptr [25 x float]* @conv_out2_4, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_4_addr"/></StgValue>
</operation>

<operation id="1578" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:123  %conv_out2_5_addr = getelementptr [25 x float]* @conv_out2_5, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_5_addr"/></StgValue>
</operation>

<operation id="1579" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:124  %conv_out2_6_addr = getelementptr [25 x float]* @conv_out2_6, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_6_addr"/></StgValue>
</operation>

<operation id="1580" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:125  %conv_out2_7_addr = getelementptr [25 x float]* @conv_out2_7, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_7_addr"/></StgValue>
</operation>

<operation id="1581" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:126  %conv_out2_8_addr = getelementptr [25 x float]* @conv_out2_8, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_8_addr"/></StgValue>
</operation>

<operation id="1582" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:127  %conv_out2_9_addr = getelementptr [25 x float]* @conv_out2_9, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="conv_out2_9_addr"/></StgValue>
</operation>

<operation id="1583" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:128  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:130  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:203  %tmp_33 = fmul float %tmp_32, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1586" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch78:0  store float %tmp_33, float* %conv_out2_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch77:0  store float %tmp_33, float* %conv_out2_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch76:0  store float %tmp_33, float* %conv_out2_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch75:0  store float %tmp_33, float* %conv_out2_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch74:0  store float %tmp_33, float* %conv_out2_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch73:0  store float %tmp_33, float* %conv_out2_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch72:0  store float %tmp_33, float* %conv_out2_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch71:0  store float %tmp_33, float* %conv_out2_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch70:0  store float %tmp_33, float* %conv_out2_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch69:0  store float %tmp_33, float* %conv_out2_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch68:0  store float %tmp_33, float* %conv_out2_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch67:0  store float %tmp_33, float* %conv_out2_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch66:0  store float %tmp_33, float* %conv_out2_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch65:0  store float %tmp_33, float* %conv_out2_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch64:0  store float %tmp_33, float* %conv_out2_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch79:0  store float %tmp_33, float* %conv_out2_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1602" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %FM_DDR_BUFF1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 400) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_wr_req"/></StgValue>
</operation>

<operation id="1603" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1604" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar6 = phi i9 [ %indvar_next3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar6"/></StgValue>
</operation>

<operation id="1605" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
burst.wr.header:1  %phi_mul2 = phi i19 [ %next_mul2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="1606" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
burst.wr.header:2  %phi_urem2 = phi i9 [ %idx_urem2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="phi_urem2"/></StgValue>
</operation>

<operation id="1607" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header:3  %exitcond6 = icmp eq i9 %indvar6, -112

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1608" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1609" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.header:5  %indvar_next3 = add i9 %indvar6, 1

]]></Node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="1610" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:6  br i1 %exitcond6, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.body:0  %next_urem2 = add i9 1, %phi_urem2

]]></Node>
<StgValue><ssdm name="next_urem2"/></StgValue>
</operation>

<operation id="1612" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.wr.body:1  %tmp_84 = icmp ult i9 %next_urem2, 25

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1613" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
burst.wr.body:2  %idx_urem2 = select i1 %tmp_84, i9 %next_urem2, i9 0

]]></Node>
<StgValue><ssdm name="idx_urem2"/></StgValue>
</operation>

<operation id="1614" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.wr.body:6  %next_mul2 = add i19 656, %phi_mul2

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="1615" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="5" op_0_bw="9">
<![CDATA[
burst.wr.body:7  %tmp_85 = trunc i9 %phi_urem2 to i5

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1616" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="5">
<![CDATA[
burst.wr.body:8  %tmp_86 = zext i5 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1617" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:9  %conv_out2_0_addr_1 = getelementptr [25 x float]* @conv_out2_0, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_0_addr_1"/></StgValue>
</operation>

<operation id="1618" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:10  %conv_out2_1_addr_1 = getelementptr [25 x float]* @conv_out2_1, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_1_addr_1"/></StgValue>
</operation>

<operation id="1619" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:11  %conv_out2_10_addr_1 = getelementptr [25 x float]* @conv_out2_10, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_10_addr_1"/></StgValue>
</operation>

<operation id="1620" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:12  %conv_out2_11_addr_1 = getelementptr [25 x float]* @conv_out2_11, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_11_addr_1"/></StgValue>
</operation>

<operation id="1621" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:13  %conv_out2_12_addr_1 = getelementptr [25 x float]* @conv_out2_12, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_12_addr_1"/></StgValue>
</operation>

<operation id="1622" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:14  %conv_out2_13_addr_1 = getelementptr [25 x float]* @conv_out2_13, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_13_addr_1"/></StgValue>
</operation>

<operation id="1623" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:15  %conv_out2_14_addr_1 = getelementptr [25 x float]* @conv_out2_14, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_14_addr_1"/></StgValue>
</operation>

<operation id="1624" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:16  %conv_out2_15_addr_1 = getelementptr [25 x float]* @conv_out2_15, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_15_addr_1"/></StgValue>
</operation>

<operation id="1625" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:17  %conv_out2_2_addr_1 = getelementptr [25 x float]* @conv_out2_2, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_2_addr_1"/></StgValue>
</operation>

<operation id="1626" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:18  %conv_out2_3_addr_1 = getelementptr [25 x float]* @conv_out2_3, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_3_addr_1"/></StgValue>
</operation>

<operation id="1627" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:19  %conv_out2_4_addr_1 = getelementptr [25 x float]* @conv_out2_4, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_4_addr_1"/></StgValue>
</operation>

<operation id="1628" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:20  %conv_out2_5_addr_1 = getelementptr [25 x float]* @conv_out2_5, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_5_addr_1"/></StgValue>
</operation>

<operation id="1629" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:21  %conv_out2_6_addr_1 = getelementptr [25 x float]* @conv_out2_6, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_6_addr_1"/></StgValue>
</operation>

<operation id="1630" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:22  %conv_out2_7_addr_1 = getelementptr [25 x float]* @conv_out2_7, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_7_addr_1"/></StgValue>
</operation>

<operation id="1631" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:23  %conv_out2_8_addr_1 = getelementptr [25 x float]* @conv_out2_8, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_8_addr_1"/></StgValue>
</operation>

<operation id="1632" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:24  %conv_out2_9_addr_1 = getelementptr [25 x float]* @conv_out2_9, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="conv_out2_9_addr_1"/></StgValue>
</operation>

<operation id="1633" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="4" op_0_bw="4" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.wr.body:25  %div60_t = call i4 @_ssdm_op_PartSelect.i4.i19.i32.i32(i19 %phi_mul2, i32 14, i32 17)

]]></Node>
<StgValue><ssdm name="div60_t"/></StgValue>
</operation>

<operation id="1634" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:26  %conv_out2_0_load = load float* %conv_out2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_0_load"/></StgValue>
</operation>

<operation id="1635" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:27  %conv_out2_1_load = load float* %conv_out2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_1_load"/></StgValue>
</operation>

<operation id="1636" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:28  %conv_out2_2_load = load float* %conv_out2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_2_load"/></StgValue>
</operation>

<operation id="1637" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:29  %conv_out2_3_load = load float* %conv_out2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_3_load"/></StgValue>
</operation>

<operation id="1638" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:30  %conv_out2_4_load = load float* %conv_out2_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_4_load"/></StgValue>
</operation>

<operation id="1639" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:31  %conv_out2_5_load = load float* %conv_out2_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_5_load"/></StgValue>
</operation>

<operation id="1640" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:32  %conv_out2_6_load = load float* %conv_out2_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_6_load"/></StgValue>
</operation>

<operation id="1641" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:33  %conv_out2_7_load = load float* %conv_out2_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_7_load"/></StgValue>
</operation>

<operation id="1642" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:34  %conv_out2_8_load = load float* %conv_out2_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_8_load"/></StgValue>
</operation>

<operation id="1643" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:35  %conv_out2_9_load = load float* %conv_out2_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_9_load"/></StgValue>
</operation>

<operation id="1644" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:36  %conv_out2_10_load = load float* %conv_out2_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_10_load"/></StgValue>
</operation>

<operation id="1645" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:37  %conv_out2_11_load = load float* %conv_out2_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_11_load"/></StgValue>
</operation>

<operation id="1646" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:38  %conv_out2_12_load = load float* %conv_out2_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_12_load"/></StgValue>
</operation>

<operation id="1647" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:39  %conv_out2_13_load = load float* %conv_out2_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_13_load"/></StgValue>
</operation>

<operation id="1648" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:40  %conv_out2_14_load = load float* %conv_out2_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_14_load"/></StgValue>
</operation>

<operation id="1649" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:41  %conv_out2_15_load = load float* %conv_out2_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_15_load"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1650" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:26  %conv_out2_0_load = load float* %conv_out2_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_0_load"/></StgValue>
</operation>

<operation id="1651" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:27  %conv_out2_1_load = load float* %conv_out2_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_1_load"/></StgValue>
</operation>

<operation id="1652" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:28  %conv_out2_2_load = load float* %conv_out2_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_2_load"/></StgValue>
</operation>

<operation id="1653" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:29  %conv_out2_3_load = load float* %conv_out2_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_3_load"/></StgValue>
</operation>

<operation id="1654" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:30  %conv_out2_4_load = load float* %conv_out2_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_4_load"/></StgValue>
</operation>

<operation id="1655" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:31  %conv_out2_5_load = load float* %conv_out2_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_5_load"/></StgValue>
</operation>

<operation id="1656" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:32  %conv_out2_6_load = load float* %conv_out2_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_6_load"/></StgValue>
</operation>

<operation id="1657" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:33  %conv_out2_7_load = load float* %conv_out2_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_7_load"/></StgValue>
</operation>

<operation id="1658" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:34  %conv_out2_8_load = load float* %conv_out2_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_8_load"/></StgValue>
</operation>

<operation id="1659" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:35  %conv_out2_9_load = load float* %conv_out2_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_9_load"/></StgValue>
</operation>

<operation id="1660" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:36  %conv_out2_10_load = load float* %conv_out2_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_10_load"/></StgValue>
</operation>

<operation id="1661" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:37  %conv_out2_11_load = load float* %conv_out2_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_11_load"/></StgValue>
</operation>

<operation id="1662" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:38  %conv_out2_12_load = load float* %conv_out2_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_12_load"/></StgValue>
</operation>

<operation id="1663" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:39  %conv_out2_13_load = load float* %conv_out2_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_13_load"/></StgValue>
</operation>

<operation id="1664" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:40  %conv_out2_14_load = load float* %conv_out2_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_14_load"/></StgValue>
</operation>

<operation id="1665" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="5">
<![CDATA[
burst.wr.body:41  %conv_out2_15_load = load float* %conv_out2_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="conv_out2_15_load"/></StgValue>
</operation>

<operation id="1666" st_id="90" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
burst.wr.body:42  %tmp_42 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %conv_out2_0_load, float %conv_out2_1_load, float %conv_out2_2_load, float %conv_out2_3_load, float %conv_out2_4_load, float %conv_out2_5_load, float %conv_out2_6_load, float %conv_out2_7_load, float %conv_out2_8_load, float %conv_out2_9_load, float %conv_out2_10_load, float %conv_out2_11_load, float %conv_out2_12_load, float %conv_out2_13_load, float %conv_out2_14_load, float %conv_out2_15_load, i4 %div60_t) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1667" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:3  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="1668" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:5  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:43  call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF1, float %tmp_42, i4 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:44  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="1672" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:45  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1673" st_id="92" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_wr_resp"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1674" st_id="93" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_wr_resp"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1675" st_id="94" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_wr_resp"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1676" st_id="95" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_wr_resp"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1677" st_id="96" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
memcpy.tail:0  %FM_DDR_BUFF1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind

]]></Node>
<StgValue><ssdm name="FM_DDR_BUFF1_wr_resp"/></StgValue>
</operation>

<operation id="1678" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
