Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMD/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_HLS_FIR_top glbl -Oenable_linking_all_libraries -prj HLS_FIR.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s HLS_FIR -debug all 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_HLS_FIR_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_32_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_32_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_41_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_41_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_b_FIR_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_FIR_filter_392_Pipeline_VITIS_LOOP_41_2_b_FIR_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_FIR_filter_392_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_FIR_filter_392_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_FIR_filter_392_s_H_filt_FIR_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_FIR_filter_392_s_H_filt_FIR_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_mac_muladd_16s_14s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_mac_muladd_16s_14s_32s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module HLS_FIR_mac_muladd_16s_14s_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/HLS_FIR_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HLS_FIR_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS/HLS_FIR_1/HLS_FIR_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.HLS_FIR_FIR_filter_392_s_H_filt_...
Compiling module xil_defaultlib.HLS_FIR_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.HLS_FIR_FIR_filter_392_Pipeline_...
Compiling module xil_defaultlib.HLS_FIR_FIR_filter_392_Pipeline_...
Compiling module xil_defaultlib.HLS_FIR_mac_muladd_16s_14s_32s_3...
Compiling module xil_defaultlib.HLS_FIR_mac_muladd_16s_14s_32s_3...
Compiling module xil_defaultlib.HLS_FIR_FIR_filter_392_Pipeline_...
Compiling module xil_defaultlib.HLS_FIR_FIR_filter_392_s
Compiling module xil_defaultlib.HLS_FIR_regslice_both(DataWidth=...
Compiling module xil_defaultlib.HLS_FIR
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_HLS_FIR_top
Compiling module work.glbl
Built simulation snapshot HLS_FIR
