Return-Path: <linux-clk+bounces-14793-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id ACB009D0AA4
	for <lists+linux-clk@lfdr.de>; Mon, 18 Nov 2024 09:15:40 +0100 (CET)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 4616A281A4D
	for <lists+linux-clk@lfdr.de>; Mon, 18 Nov 2024 08:15:39 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 77F0413D8AC;
	Mon, 18 Nov 2024 08:15:35 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b="F3SrVFMz"
X-Original-To: linux-clk@vger.kernel.org
Received: from relay4-d.mail.gandi.net (relay4-d.mail.gandi.net [217.70.183.196])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id EE8FD80603
	for <linux-clk@vger.kernel.org>; Mon, 18 Nov 2024 08:15:32 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.70.183.196
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1731917735; cv=none; b=eWM2Plq9cGeloa3FdkxwIAi1RdojhZowCjsnYiDJUAIEMKV1IoIdSR+1h4Oxv0cwEseBzOg8ttpEUJNHwbyS4DlFb6RecTZ9JXKCvK27ZTherPZ9EJ+rlxf9KzofkJSZOyfE99vw1j8Tw4Z4a772pso3+hQP9F9AaG9RJFTG9As=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1731917735; c=relaxed/simple;
	bh=sq43yt5xd+/aOIQPj1cQBl+z7eMoVxdyaTSo1UNIMHg=;
	h=From:To:Cc:Subject:In-Reply-To:References:Date:Message-ID:
	 MIME-Version:Content-Type; b=lv0gYz0nMZZa3vb9NNo8owNNsfyE0ncv2ig77joB5njwPcVyQhiMLIj+BBEIvsq17Cz6aLIxoUhN387usElaBB0VHINd7S8i0r2t+Svo6ua6+Y0wByMB0GaWZBxiXtcj5DqDM5Srkewln/UsHHLlSuyq4+6enZlMytdnmcCQkIc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=F3SrVFMz; arc=none smtp.client-ip=217.70.183.196
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bootlin.com
Received: by mail.gandi.net (Postfix) with ESMTPSA id 0533BE0002;
	Mon, 18 Nov 2024 08:15:21 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=gm1;
	t=1731917725;
	h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
	 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
	 content-transfer-encoding:content-transfer-encoding:
	 in-reply-to:in-reply-to:references:references;
	bh=1Ao01Wk1L8ovJSFzyxIoIbtQwcFpPjau3arf6TnsWC4=;
	b=F3SrVFMzOPWBSm+hSsjdDXiVsczBJ33ByJQPYBX3fp6umBwWmRSAOZhVWX0UjZFbr5wrhD
	um5RDAD6YqWpEQcE3YqesmtIx+nlNf9u1v72CBS4jBVM5qvoA+l8AQCeUOrN36b/vz1VK0
	1WkWqHBAwsuAYgxgD+BUMUCEyxSeO5oQPsWdDcKQR2iYsgqXKpeM4n0Trq/KqWr7rvp5kf
	u/57eTMf35GfdBMq3RYPirtNtSa5ZPmA/rEChvriHpB8RP4iMDZl4NmsALBPq21iMvUzoA
	C1zQETxrvWInJ1pMRkg4i7zog0p7lps9U2X5Hipv06jmAH4fhT8q1rUKqUX/aA==
From: Miquel Raynal <miquel.raynal@bootlin.com>
To: Marek Vasut <marex@denx.de>
Cc: Luca Ceresoli <luca.ceresoli@bootlin.com>,  Abel Vesa
 <abelvesa@kernel.org>,  linux-clk@vger.kernel.org,  Fabio Estevam
 <festevam@gmail.com>,  "Lukas F . Hartmann" <lukas@mntmn.com>,  Michael
 Turquette <mturquette@baylibre.com>,  Peng Fan <peng.fan@nxp.com>,
  Pengutronix Kernel Team <kernel@pengutronix.de>,  Sascha Hauer
 <s.hauer@pengutronix.de>,  Shawn Guo <shawnguo@kernel.org>,  Stephen Boyd
 <sboyd@kernel.org>,  imx@lists.linux.dev,  kernel@dh-electronics.com,
  linux-arm-kernel@lists.infradead.org,  Anson Huang <Anson.Huang@nxp.com>
Subject: Re: [PATCH] clk: imx: clk-imx8mp: Allow media_disp pixel clock
 reconfigure parent rate
In-Reply-To: <6bc5b8d7-ff10-4860-ac46-1460a7d850da@denx.de> (Marek Vasut's
	message of "Sat, 16 Nov 2024 20:47:07 +0100")
References: <20240531202648.277078-1-marex@denx.de>
	<20241112234206.558d5d5e@booty>
	<79f21303-b0ba-45ed-a842-7e5364fd4efc@denx.de>
	<20241113120622.3501db73@booty>
	<130fe140-e70d-4c45-aaab-e22762c58c88@denx.de>
	<20241115180936.4ab56be3@booty>
	<6bc5b8d7-ff10-4860-ac46-1460a7d850da@denx.de>
User-Agent: mu4e 1.12.1; emacs 29.4
Date: Mon, 18 Nov 2024 09:15:21 +0100
Message-ID: <871pz9c606.fsf@bootlin.com>
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
X-GND-Sasl: miquel.raynal@bootlin.com

Hi Marek,

>>> If you really want accurate pixel clock for your panel, you need similar
>>> change to 4fbb73416b10 and configure the Video PLL such that the
>>> accurate pixel clock can be derived from it. The Video PLL cannot be set
>>> to pixel clock, because the LDB serializer clock are either 7x the pixel
>>> clock, or 3.5x the pixel clock (for dual link LVDS), so the Video PLL
>>> has to be set to 7x or 3.5x pixel clock of the panel, then you should
>>> get accurate pixel clock and a working panel again.
>> I found that I'm having the same issue that has been discussed in some
>> related threads: the lcdif2 configures the video_pll1 to ~72 MHz, and
>> later LDB tries to set it to 7x that value, failing.
>
> Right, which is solved by configuring the Video PLL to the correct
> frequency in DT up front ... unless you have more than one output
> supplied by that Video PLL.

No, this looks like a bug in the imx8 clock driver. I would expect the
core to handle such case without DT hack. It is not okay to fix clock
frequencies in DT because drivers are failing to do it properly. I
understand there are advanced/dual cases with very specific frequencies
where you don't expect it to magically work and giving hints with DT
assigned-clocks* properties makes sense, but here I don't think we
should consider it as a proper fix.

If I may recap:
1- a simple display pipeline works
2- the pixel frequency could be more precise so the video_pll1 parent is
   used to dynamically compute a better frequency
3- the video_pll1 parent is too low in some cases which breaks the
   pipeline
4- we need to force video_pll1 to a value in DT

How possibly 4 could be a relevant answer to 2, seriously? May I return
you the advice, if you want a better video_pll1 value in the first
place, why not assigning it up front in DT?

I understand your goal, and I agree with it, but please acknowledge that
even though the current patch looks fine per-se, it is exposing a real
bug that is now visible. Hiding it with DT properties feels really wrong.

Thanks,
Miqu=C3=A8l

