
---------- Begin Simulation Statistics ----------
final_tick                                 6294225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805700                       # Number of bytes of host memory used
host_op_rate                                   169029                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.22                       # Real time elapsed on the host
host_tick_rate                              139192701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006294                       # Number of seconds simulated
sim_ticks                                  6294225000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1854930                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              34129                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            217702                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2106284                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             517452                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1854930                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1337478                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2106284                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  152637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       153031                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5629348                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3294765                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            218371                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     900607                       # Number of branches committed
system.cpu.commit.bw_lim_events                352236                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5383484                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3927224                       # Number of instructions committed
system.cpu.commit.committedOps                7643389                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5080187                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.504549                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.386302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2927675     57.63%     57.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       583855     11.49%     69.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       329259      6.48%     75.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       449823      8.85%     84.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       170214      3.35%     87.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       122813      2.42%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71446      1.41%     91.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        72866      1.43%     93.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       352236      6.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5080187                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152176                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                62734                       # Number of function calls committed.
system.cpu.commit.int_insts                   7508678                       # Number of committed integer instructions.
system.cpu.commit.loads                        900022                       # Number of loads committed
system.cpu.commit.membars                         102                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        47627      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6094220     79.73%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             165      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            26281      0.34%     80.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5002      0.07%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2272      0.03%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           21016      0.27%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27054      0.35%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          54090      0.71%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           25      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875293     11.45%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         459203      6.01%     99.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24729      0.32%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6356      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7643389                       # Class of committed instruction
system.cpu.commit.refs                        1365581                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3927224                       # Number of Instructions Simulated
system.cpu.committedOps                       7643389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.602716                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.602716                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1184135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1184135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66191.996157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66191.996157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65238.272921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65238.272921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1138332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1138332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3031792000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3031792000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        45803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28919                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1101483000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1101483000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16884                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16884                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71068.297524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71068.297524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69151.671774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69151.671774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       461310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461310                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    321512978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    321512978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         4524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4524                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    311389978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    311389978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4503                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.722936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   156.500000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               545                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        13474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          626                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      1649969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1649969                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66630.337155                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66630.337155                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66062.233039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66062.233039                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      1599642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1599642                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   3353304978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3353304978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030502                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        50327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50327                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        28940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1412872978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1412872978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        21387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      1649969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1649969                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66630.337155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66630.337155                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66062.233039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66062.233039                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      1599642                       # number of overall hits
system.cpu.dcache.overall_hits::total         1599642                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   3353304978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3353304978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030502                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030502                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        50327                       # number of overall misses
system.cpu.dcache.overall_misses::total         50327                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        28940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1412872978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1412872978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012962                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21387                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  20363                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             75.795062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3321325                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.902579                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             21387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3321325                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1009.902579                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1621029                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8407                       # number of writebacks
system.cpu.dcache.writebacks::total              8407                       # number of writebacks
system.cpu.decode.BlockedCycles               1279283                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               15613715                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2116676                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2122604                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 218567                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                202254                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1250949                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         11414                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      617264                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4467                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2106284                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1171298                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3331204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 87640                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8322653                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          269                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5310                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  437134                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.334637                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2383311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             670089                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.322268                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5939384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.833723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.532499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3287099     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   176373      2.97%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    93923      1.58%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   221137      3.72%     63.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   182560      3.07%     66.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   134138      2.26%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   116928      1.97%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   117369      1.98%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1609857     27.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5939384                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    277037                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   140476                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1171297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1171297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28930.200506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28930.200506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28323.336287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28323.336287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1083474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083474                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2540736999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2540736999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        87823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87823                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2195709999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2195709999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        77523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77523                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.476190                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1171297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1171297                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28930.200506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28930.200506                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28323.336287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28323.336287                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1083474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083474                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2540736999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2540736999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074979                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074979                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        87823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87823                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2195709999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2195709999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        77523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1171297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1171297                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28930.200506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28930.200506                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28323.336287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28323.336287                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1083474                       # number of overall hits
system.cpu.icache.overall_hits::total         1083474                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2540736999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2540736999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074979                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074979                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        87823                       # number of overall misses
system.cpu.icache.overall_misses::total         87823                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2195709999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2195709999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        77523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77523                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  77266                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             14.976342                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2420116                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.384410                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             77522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2420116                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.384410                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1160996                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        77266                       # number of writebacks
system.cpu.icache.writebacks::total             77266                       # number of writebacks
system.cpu.idleCycles                          354842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               293999                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1156458                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.688858                       # Inst execution rate
system.cpu.iew.exec_refs                      1866054                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     616590                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  887172                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1587592                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              17082                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16724                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               821103                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13026489                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1249464                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            494924                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10630056                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3972                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 22300                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 218567                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28381                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            56670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          770                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          101                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       687570                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       355544                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            306                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       231611                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          62388                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12544285                       # num instructions consuming a value
system.cpu.iew.wb_count                      10449011                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601471                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7545022                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.660095                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10523399                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14885389                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8566999                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.623941                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.623941                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            118093      1.06%      1.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8833625     79.40%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  281      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 29298      0.26%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5701      0.05%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2441      0.02%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                30640      0.28%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                34097      0.31%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61629      0.55%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 44      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              30      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1297680     11.66%     93.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              665955      5.99%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           39011      0.35%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6421      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11124980                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  196654                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              390530                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       181220                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             291926                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      180675                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016240                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  161308     89.28%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2332      1.29%     90.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    319      0.18%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     90.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9002      4.98%     95.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6760      3.74%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               860      0.48%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               85      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10990908                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28030615                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10267791                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18117902                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12978794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11124980                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               47695                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5383099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             51126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          46199                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7726282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5939384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.873087                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.372654                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2970097     50.01%     50.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              522440      8.80%     58.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              499023      8.40%     67.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              444958      7.49%     74.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              386945      6.51%     81.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              415298      6.99%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              365828      6.16%     94.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              227978      3.84%     98.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              106817      1.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5939384                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.767490                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1172198                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1332                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             47268                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            39004                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1587592                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              821103                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4450847                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1278                       # number of misc regfile writes
system.cpu.numCycles                          6294226                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      6294225000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1028600                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9067067                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                8                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 134314                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2254363                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13978                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 11677                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              36819671                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14753757                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16476454                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2163430                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  80228                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 218567                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                253933                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7409387                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            361972                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21777293                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20491                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1604                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    455225                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1564                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17754824                       # The number of ROB reads
system.cpu.rob.rob_writes                    26934743                       # The number of ROB writes
system.cpu.timesIdled                           32478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          364                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           364                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78548.461501                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78548.461501                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    644725772                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    644725772                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         8208                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8208                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        77514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          77514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115419.542071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115419.542071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95772.443013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95772.443013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          74935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    297666999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    297666999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    245368999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    245368999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2562                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          4505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118683.044316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118683.044316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98683.044316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98683.044316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2429                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2429                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    246386000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     246386000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.460821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            2076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2076                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    204866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    204866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         2076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2076                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        16882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108107.174268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108107.174268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90863.430248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90863.430248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8923                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    860425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    860425000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.471449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.471449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         7959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    681294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    681294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.444142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.444142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7498                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        76777                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76777                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76777                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76777                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8407                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8407                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8407                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            77514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21387                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                98901                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115419.542071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110295.067265                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111342.793642                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95772.443013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92559.013996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93237.392798                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                74935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11352                       # number of demand (read+write) hits
system.l2.demand_hits::total                    86287                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    297666999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1106811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1404477999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.033271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.469210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127542                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10035                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12614                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             461                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    245368999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    886160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1131528999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.447655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.122709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          2562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12136                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           77514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21387                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               98901                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 115419.542071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110295.067265                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111342.793642                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95772.443013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92559.013996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78548.461501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87310.989530                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               74935                       # number of overall hits
system.l2.overall_hits::.cpu.data               11352                       # number of overall hits
system.l2.overall_hits::total                   86287                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    297666999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1106811000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1404477999                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.033271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.469210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127542                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2579                       # number of overall misses
system.l2.overall_misses::.cpu.data             10035                       # number of overall misses
system.l2.overall_misses::total                 12614                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            461                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                478                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    245368999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    886160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    644725772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1776254771                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.447655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.205701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         2562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         8208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20344                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            10449                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                   27                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               10502                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   238                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          17096                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.l2.tags.avg_refs                      9.596499                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1589312                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     145.333973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       528.972601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1655.254127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1647.503823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.129144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.404115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.402223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3042                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.257324                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.742676                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     21192                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1589312                       # Number of tag accesses
system.l2.tags.tagsinuse                  3977.064525                       # Cycle average of tags in use
system.l2.tags.total_refs                      203369                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      1431                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3369                       # number of writebacks
system.l2.writebacks::total                      3369                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     265567.66                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44319.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25569.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       206.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    206.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        33.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     26050546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26050546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          26050546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          97348919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     83337345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             206736810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34256163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         26050546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         97348919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     83337345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            240992974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34256163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34256163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         6254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.550368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.911583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.355542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2089     33.40%     33.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2138     34.19%     67.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          725     11.59%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          484      7.74%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          275      4.40%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          141      2.25%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           94      1.50%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           51      0.82%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          257      4.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6254                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1298496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1301248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  213952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               215616                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       163968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        163968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         163968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         612736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       524544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1301248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       215616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          215616                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         2562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         8196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44365.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41175.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47744.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       163968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       610240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 26050546.334139630198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 96952365.064801469445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 83296672.743665829301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    113664514                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    394211594                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    391312870                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  42417353.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       213952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 33991794.065194681287                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 142904062766                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               43856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3188                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            2562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         8196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3369                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    73.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              290                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002019800500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.943005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     74.700237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    257.426895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           158     81.87%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30     15.54%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      2.07%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    9940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     20332                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20332                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       20332                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 73.70                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    14953                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  101445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    6294219000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               899188978                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    518770228                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.321244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.280750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.190419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               78     40.41%     40.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.59%     43.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               87     45.08%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      8.29%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      3.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3369                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3369                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3369                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.77                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2418                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            262108800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 20277600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1547072340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            506.771522                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     43132500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     183300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    772106500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1492157755                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     410715758                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3392812487                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             23758560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 10755030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       572998560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                67487280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         433321200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        245082120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3189733980                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5657003492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6618960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            263062410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 24425940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1301830980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            447.667633                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10677750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     137540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2166987500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    670011756                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     454211230                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2854796764                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              9764640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 12978900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       257252640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                77376180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         325144560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        535010580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2817720810                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5691506770                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10831500                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1516864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1516864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1516864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50519484                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          106744646                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20332                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20332    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20332                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36529                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              18256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3369                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12828                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2076                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18256                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       232302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        63137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                295439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9905856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1906816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11812672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6294225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          367890998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         232578987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64197963                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    216192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128079                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117651                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126284     98.60%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1794      1.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128079                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          518                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       196543                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1276                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           29177                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             94404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        77266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25683                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            12072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         77523                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16882                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
