{
  "design": {
    "design_info": {
      "boundary_crc": "0x6913843F457BC96F",
      "device": "xc7k325tffg676-2",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "AXI_Peripheral": {
        "Concat": "",
        "GND": "",
        "VCC": "",
        "AXI_C2C": "",
        "AXI_C2C_axi_periph": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {},
          "m11_couplers": {},
          "m12_couplers": {},
          "m13_couplers": {},
          "m14_couplers": {},
          "m15_couplers": {}
        },
        "AXI_DMA": "",
        "xlconcat_1": ""
      },
      "CLK_AXI": {
        "CLK_COMMON": "",
        "AXI_reset": "",
        "ibuf_0": "",
        "FPGA_reset": ""
      },
      "AD9364": {
        "LOGIC_1": "",
        "TDD_SYNC4": "",
        "adc_fifo_ad9364_0": "",
        "dac_fifo_ad9364_0": "",
        "zero_sample": "",
        "divclk_64_rst1": "",
        "axi_ad9364": ""
      },
      "AD9361_CTRL": {
        "AD9361_1": {
          "LOGIC_1": "",
          "TDD_SYNC1": "",
          "adc_fifo_ad9361_1": "",
          "dac_fifo_ad9361_1": "",
          "RAshift16_4_up_1": "",
          "RAshift16_4_up_2": "",
          "RAshift16_4_up_3": "",
          "RAshift16_4_up_0": "",
          "axi_ad9361_1": ""
        },
        "AD9361_2": {
          "TDD_SYNC2": "",
          "LOGIC_1": "",
          "adc_fifo_ad9361_2": "",
          "dac_fifo_ad9361_2": "",
          "RAshift16_4_up_1": "",
          "RAshift16_4_up_2": "",
          "RAshift16_4_up_3": "",
          "RAshift16_4_up_0": "",
          "axi_ad9361_2": ""
        },
        "AD9361_3": {
          "TDD_SYNC3": "",
          "LOGIC_1": "",
          "adc_fifo_ad9361_3": "",
          "dac_fifo_ad9361_3": "",
          "RAshift16_4_up_0": "",
          "RAshift16_4_up_1": "",
          "RAshift16_4_up_2": "",
          "RAshift16_4_up_3": "",
          "axi_ad9361_3": ""
        },
        "ad9361_clk": {
          "clk_DSP": "",
          "DATA_rst": ""
        },
        "const_0": ""
      },
      "SPI_MOD": {
        "axi_spi": "",
        "cs_0": "",
        "cs_1": "",
        "cs_2": "",
        "cs_3": "",
        "cs_4": "",
        "on_off_f1956_data": "",
        "on_off_f1956_clk": "",
        "SPI_MUX": ""
      },
      "Control_from_SOM_0": "",
      "Current_turning_off_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "vio_0": "",
      "clk_wiz_0": "",
      "xlconstant_2": "",
      "xlconstant_3": "",
      "xlconstant_4": "",
      "only_rx_0": "",
      "only_tx_0": "",
      "switch_0": ""
    },
    "ports": {
      "AXI_RX_CLK_OUT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_AXI_C2C_0_axi_c2c_selio_tx_clk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "AXI_RX_DATA_OUT": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "AXI_TX_CLK_IN": {
        "direction": "I"
      },
      "AXI_TX_DATA_IN": {
        "direction": "I",
        "left": "16",
        "right": "0"
      },
      "FPGA_REF_40MHZ": {
        "direction": "I"
      },
      "ad9361_EN_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_EN_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_EN_3": {
        "direction": "O"
      },
      "ad9361_TXNRX_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_TXNRX_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_TXNRX_3": {
        "direction": "O"
      },
      "ad9364_EN": {
        "direction": "O"
      },
      "ad9364_TXNRX": {
        "direction": "O"
      },
      "ad9361_RESET_1": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "ad9361_RESET_2": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "ad9361_RESET_3": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "ad9364_RESET": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "ad9361_SPI_CS_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_SPI_CLK_3": {
        "direction": "O"
      },
      "ad9361_SPI_DI_3": {
        "direction": "O"
      },
      "ad9361_SPI_CLK_1": {
        "direction": "O"
      },
      "ad9361_SPI_CS_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_SPI_DI_1": {
        "direction": "O"
      },
      "ad9361_SPI_CLK_2": {
        "direction": "O"
      },
      "ad9361_SPI_CS_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_SPI_DI_2": {
        "direction": "O"
      },
      "ad9364_SPI_CLK": {
        "direction": "O"
      },
      "ad9364_SPI_CS": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9364_SPI_DI": {
        "direction": "O"
      },
      "ad9361_DCLK_1_P": {
        "direction": "I"
      },
      "ad9361_DCLK_1_N": {
        "direction": "I"
      },
      "ad9361_DCLK_2_N": {
        "direction": "I"
      },
      "ad9361_DCLK_2_P": {
        "direction": "I"
      },
      "ad9361_DCLK_3_N": {
        "direction": "I"
      },
      "ad9364_DCLK_P": {
        "direction": "I"
      },
      "ad9364_DCLK_N": {
        "direction": "I"
      },
      "ad9361_RX_FRAME1_P": {
        "direction": "I"
      },
      "ad9361_RX_FRAME1_N": {
        "direction": "I"
      },
      "ad9361_RX_FRAME2_P": {
        "direction": "I"
      },
      "ad9361_RX_FRAME2_N": {
        "direction": "I"
      },
      "ad9361_RX_FRAME3_P": {
        "direction": "I"
      },
      "ad9364_RX_FRAME_P": {
        "direction": "I"
      },
      "ad9361_RX_FRAME3_N": {
        "direction": "I"
      },
      "ad9364_RX_FRAME_N": {
        "direction": "I"
      },
      "ad9361_1_P1_P": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9361_1_P1_N": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9361_2_P1_N": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9361_2_P1_P": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9361_3_P1_N": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9361_3_P1_P": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9364_P1_N": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9364_P1_P": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad9361_DCLK_3_P": {
        "direction": "I"
      },
      "ad9364_SPI_DO": {
        "direction": "I"
      },
      "ad9361_SPI_DO_3": {
        "direction": "I"
      },
      "ad9361_SPI_DO_1": {
        "direction": "I"
      },
      "ad9361_SPI_DO_2": {
        "direction": "I"
      },
      "ad9361_FB_CLK_1_P": {
        "direction": "O"
      },
      "ad9361_FB_CLK_1_N": {
        "direction": "O"
      },
      "ad9361_TX_FRAME1_N": {
        "direction": "O"
      },
      "ad9361_TX_FRAME1_P": {
        "direction": "O"
      },
      "ad9361_FB_CLK_2_N": {
        "direction": "O"
      },
      "ad9361_FB_CLK_2_P": {
        "direction": "O"
      },
      "ad9361_FB_CLK_3_N": {
        "direction": "O"
      },
      "ad9361_FB_CLK_3_P": {
        "direction": "O"
      },
      "ad9364_FB_CLK_N": {
        "direction": "O"
      },
      "ad9364_FB_CLK_P": {
        "direction": "O"
      },
      "ad9361_TX_FRAME2_N": {
        "direction": "O"
      },
      "ad9361_TX_FRAME2_P": {
        "direction": "O"
      },
      "ad9361_TX_FRAME3_N": {
        "direction": "O"
      },
      "ad9364_TX_FRAME_N": {
        "direction": "O"
      },
      "ad9361_TX_FRAME3_P": {
        "direction": "O"
      },
      "ad9364_TX_FRAME_P": {
        "direction": "O"
      },
      "ad9361_1_P0_N": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9361_1_P0_P": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9361_2_P0_N": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9361_2_P0_P": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9361_3_P0_N": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9361_3_P0_P": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9364_P0_N": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9364_P0_P": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ad9361_EN_AGC_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_EN_AGC_3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9361_EN_AGC_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ad9364_EN_AGC": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PIN_1": {
        "direction": "O"
      },
      "PIN_2": {
        "direction": "O"
      },
      "LED3": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "fpga_28v_en_link1": {
        "direction": "O"
      },
      "fpga_28v_en_link2": {
        "direction": "O"
      },
      "fpga_28v_en_service1": {
        "direction": "O"
      },
      "fpga_28v_en_service2": {
        "direction": "O"
      },
      "fpga_28v_en_service3": {
        "direction": "O"
      },
      "fpga_28v_en_service4": {
        "direction": "O"
      },
      "fpga_5v_en_link": {
        "direction": "O"
      },
      "spi_cs_n_0": {
        "direction": "O"
      },
      "spi_sclk_0": {
        "direction": "O"
      },
      "spi_mosi_0": {
        "direction": "O"
      },
      "spi_cs_n_1": {
        "direction": "O"
      },
      "spi_sclk_1": {
        "direction": "O"
      },
      "spi_mosi_1": {
        "direction": "O"
      },
      "som_28v_en_link1": {
        "direction": "I"
      },
      "som_28v_en_link2": {
        "direction": "I"
      },
      "som_28v_en_service1": {
        "direction": "I"
      },
      "som_28v_en_service2": {
        "direction": "I"
      },
      "som_28v_en_service3": {
        "direction": "I"
      },
      "som_28v_en_service4": {
        "direction": "I"
      },
      "som_5v_en_link": {
        "direction": "I"
      },
      "spi_miso_0": {
        "direction": "I"
      },
      "spi_miso_1": {
        "direction": "I"
      },
      "PIN_0": {
        "direction": "O"
      }
    },
    "components": {
      "AXI_Peripheral": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "AXI_RX_CLK_OUT": {
            "type": "clk",
            "direction": "O"
          },
          "AXI_RX_DATA_OUT": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "AXI_TX_CLK_IN": {
            "type": "clk",
            "direction": "I"
          },
          "AXI_TX_DATA_IN": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "idelay_ref_clk": {
            "type": "clk",
            "direction": "I"
          },
          "m_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "fifo_wr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "fifo_wr_data_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "fifo_wr_data_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "packed_fifo_wr_sync": {
            "direction": "O"
          },
          "fifo_wr_xfer_req": {
            "direction": "O"
          }
        },
        "components": {
          "Concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_Concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "GND": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_GND_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "VCC": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_VCC_0"
          },
          "AXI_C2C": {
            "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
            "xci_name": "design_1_AXI_C2C_0",
            "parameters": {
              "C_COMMON_CLK": {
                "value": "0"
              },
              "C_INCLUDE_AXILITE": {
                "value": "2"
              },
              "C_INTERFACE_MODE": {
                "value": "1"
              },
              "C_MASTER_FPGA": {
                "value": "1"
              }
            }
          },
          "AXI_C2C_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_AXI_C2C_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "16"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m10_couplers_to_m10_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m11_couplers_to_m11_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m12_couplers_to_m12_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m13_couplers_to_m13_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "AXI_C2C_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m08_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "m09_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "m11_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "xbar_to_m11_couplers": {
                "interface_ports": [
                  "xbar/M11_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "m12_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "xbar_to_m12_couplers": {
                "interface_ports": [
                  "xbar/M12_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "m13_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m05_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m06_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m13_couplers": {
                "interface_ports": [
                  "xbar/M13_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "m14_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "xbar_to_m14_couplers": {
                "interface_ports": [
                  "xbar/M14_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "m15_couplers_to_AXI_C2C_axi_periph": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "xbar_to_m15_couplers": {
                "interface_ports": [
                  "xbar/M15_AXI",
                  "m15_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "AXI_C2C_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m08_couplers/M_ACLK",
                  "m09_couplers/M_ACLK",
                  "m10_couplers/M_ACLK",
                  "m11_couplers/M_ACLK",
                  "m12_couplers/M_ACLK",
                  "m13_couplers/M_ACLK",
                  "m14_couplers/M_ACLK",
                  "m15_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK"
                ]
              },
              "AXI_C2C_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m08_couplers/M_ARESETN",
                  "m09_couplers/M_ARESETN",
                  "m10_couplers/M_ARESETN",
                  "m11_couplers/M_ARESETN",
                  "m12_couplers/M_ARESETN",
                  "m13_couplers/M_ARESETN",
                  "m14_couplers/M_ARESETN",
                  "m15_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN"
                ]
              }
            }
          },
          "AXI_DMA": {
            "vlnv": "analog.com:user:axi_dmac:1.0",
            "xci_name": "design_1_AXI_DMA_0",
            "parameters": {
              "ALLOW_ASYM_MEM": {
                "value": "1"
              },
              "CYCLIC": {
                "value": "false"
              },
              "DMA_AXI_PROTOCOL_DEST": {
                "value": "0"
              },
              "DMA_DATA_WIDTH_DEST": {
                "value": "32"
              },
              "DMA_DATA_WIDTH_SRC": {
                "value": "32"
              },
              "SYNC_TRANSFER_START": {
                "value": "true"
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_1_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_C2C_axi_periph_M11_AXI": {
            "interface_ports": [
              "M06_AXI",
              "AXI_C2C_axi_periph/M11_AXI"
            ]
          },
          "AXI_C2C_axi_periph_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "AXI_C2C_axi_periph/M03_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M07_AXI",
              "AXI_C2C_axi_periph/M07_AXI"
            ]
          },
          "AXI_C2C_axi_periph_M04_AXI": {
            "interface_ports": [
              "AXI_C2C_axi_periph/M04_AXI",
              "AXI_DMA/s_axi"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M09_AXI",
              "AXI_C2C_axi_periph/M09_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M14_AXI",
              "AXI_C2C_axi_periph/M14_AXI"
            ]
          },
          "AXI_C2C_m_axi_lite": {
            "interface_ports": [
              "AXI_C2C_axi_periph/S00_AXI",
              "AXI_C2C/m_axi_lite"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M05_AXI",
              "AXI_C2C_axi_periph/M05_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M08_AXI",
              "AXI_C2C_axi_periph/M08_AXI"
            ]
          },
          "AXI_C2C_axi_periph_M00_AXI": {
            "interface_ports": [
              "M02_AXI",
              "AXI_C2C_axi_periph/M00_AXI"
            ]
          },
          "AXI_C2C_axi_periph_M01_AXI": {
            "interface_ports": [
              "M00_AXI",
              "AXI_C2C_axi_periph/M01_AXI"
            ]
          },
          "AXI_C2C_axi_periph_M06_AXI": {
            "interface_ports": [
              "M04_AXI",
              "AXI_C2C_axi_periph/M06_AXI"
            ]
          },
          "AXI_DMA_m_dest_axi": {
            "interface_ports": [
              "AXI_DMA/m_dest_axi",
              "AXI_C2C/s_axi"
            ]
          },
          "AXI_C2C_axi_periph_M02_AXI": {
            "interface_ports": [
              "M01_AXI",
              "AXI_C2C_axi_periph/M02_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M12_AXI",
              "AXI_C2C_axi_periph/M12_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M10_AXI",
              "AXI_C2C_axi_periph/M10_AXI"
            ]
          }
        },
        "nets": {
          "GND_dout": {
            "ports": [
              "GND/dout",
              "Concat/In2",
              "Concat/In3"
            ]
          },
          "In0_1": {
            "ports": [
              "In0",
              "Concat/In0"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "AXI_C2C_axi_periph/S00_ARESETN",
              "AXI_C2C_axi_periph/M00_ARESETN",
              "AXI_C2C_axi_periph/ARESETN",
              "AXI_C2C_axi_periph/M01_ARESETN",
              "AXI_C2C_axi_periph/M02_ARESETN",
              "AXI_C2C_axi_periph/M03_ARESETN",
              "AXI_C2C_axi_periph/M04_ARESETN",
              "AXI_C2C_axi_periph/M05_ARESETN",
              "AXI_C2C_axi_periph/M06_ARESETN",
              "AXI_C2C_axi_periph/M07_ARESETN",
              "AXI_C2C_axi_periph/M08_ARESETN",
              "AXI_C2C_axi_periph/M09_ARESETN",
              "AXI_C2C_axi_periph/M10_ARESETN",
              "AXI_C2C_axi_periph/M11_ARESETN",
              "AXI_C2C_axi_periph/M12_ARESETN",
              "AXI_C2C_axi_periph/M13_ARESETN",
              "AXI_C2C_axi_periph/M14_ARESETN",
              "AXI_C2C_axi_periph/M15_ARESETN",
              "AXI_DMA/s_axi_aresetn",
              "AXI_DMA/m_dest_axi_aresetn",
              "AXI_C2C/s_aresetn"
            ]
          },
          "Net": {
            "ports": [
              "m_aclk",
              "AXI_C2C_axi_periph/ACLK",
              "AXI_C2C_axi_periph/S00_ACLK",
              "AXI_C2C_axi_periph/M00_ACLK",
              "AXI_C2C_axi_periph/M01_ACLK",
              "AXI_C2C_axi_periph/M02_ACLK",
              "AXI_C2C_axi_periph/M03_ACLK",
              "AXI_C2C_axi_periph/M04_ACLK",
              "AXI_C2C_axi_periph/M05_ACLK",
              "AXI_C2C_axi_periph/M06_ACLK",
              "AXI_C2C_axi_periph/M07_ACLK",
              "AXI_C2C_axi_periph/M08_ACLK",
              "AXI_C2C_axi_periph/M09_ACLK",
              "AXI_C2C_axi_periph/M10_ACLK",
              "AXI_C2C_axi_periph/M11_ACLK",
              "AXI_C2C_axi_periph/M12_ACLK",
              "AXI_C2C_axi_periph/M13_ACLK",
              "AXI_C2C_axi_periph/M14_ACLK",
              "AXI_C2C_axi_periph/M15_ACLK",
              "AXI_DMA/s_axi_aclk",
              "AXI_DMA/m_dest_axi_aclk",
              "AXI_C2C/m_axi_lite_aclk",
              "AXI_C2C/axi_c2c_phy_clk",
              "AXI_C2C/s_aclk"
            ]
          },
          "axi_dmac_0_irq": {
            "ports": [
              "AXI_DMA/irq",
              "Concat/In1"
            ]
          },
          "idelay_ref_clk_1": {
            "ports": [
              "idelay_ref_clk",
              "AXI_C2C/idelay_ref_clk"
            ]
          },
          "AXI_TX_CLK_IN_1": {
            "ports": [
              "AXI_TX_CLK_IN",
              "AXI_C2C/axi_c2c_selio_rx_clk_in"
            ]
          },
          "AXI_TX_DATA_IN_1": {
            "ports": [
              "AXI_TX_DATA_IN",
              "AXI_C2C/axi_c2c_selio_rx_data_in"
            ]
          },
          "AXI_C2C_axi_c2c_selio_tx_data_out": {
            "ports": [
              "AXI_C2C/axi_c2c_selio_tx_data_out",
              "AXI_RX_DATA_OUT"
            ]
          },
          "AXI_C2C_axi_c2c_selio_tx_clk_out": {
            "ports": [
              "AXI_C2C/axi_c2c_selio_tx_clk_out",
              "AXI_RX_CLK_OUT"
            ]
          },
          "AXI_DMA_fifo_wr_xfer_req": {
            "ports": [
              "AXI_DMA/fifo_wr_xfer_req",
              "fifo_wr_xfer_req"
            ]
          },
          "fifo_wr_clk_1": {
            "ports": [
              "fifo_wr_clk",
              "AXI_DMA/fifo_wr_clk"
            ]
          },
          "VCC_dout": {
            "ports": [
              "VCC/dout",
              "AXI_DMA/fifo_wr_en",
              "AXI_DMA/fifo_wr_sync"
            ]
          },
          "fifo_wr_data_0_1": {
            "ports": [
              "fifo_wr_data_0",
              "xlconcat_1/In0"
            ]
          },
          "fifo_wr_data_1_1": {
            "ports": [
              "fifo_wr_data_1",
              "xlconcat_1/In1"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "AXI_DMA/fifo_wr_din"
            ]
          },
          "Concat_dout": {
            "ports": [
              "Concat/dout",
              "AXI_C2C/axi_c2c_m2s_intr_in"
            ]
          }
        }
      },
      "CLK_AXI": {
        "ports": {
          "axi_periph_clk": {
            "type": "clk",
            "direction": "O"
          },
          "delay_clk": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "reset_n": {
            "type": "rst",
            "direction": "O"
          },
          "out_ref": {
            "direction": "O"
          },
          "FPGA_REF_40MHZ": {
            "direction": "I"
          }
        },
        "components": {
          "CLK_COMMON": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_CLK_COMMON_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "250.0"
              },
              "CLKOUT1_JITTER": {
                "value": "158.299"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "191.950"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "200.000"
              },
              "CLKOUT2_JITTER": {
                "value": "180.876"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "191.950"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "100"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_JITTER": {
                "value": "232.099"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "191.950"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "100.000"
              },
              "CLKOUT3_USED": {
                "value": "false"
              },
              "CLK_OUT1_PORT": {
                "value": "delay_clk"
              },
              "CLK_OUT2_PORT": {
                "value": "axi_periph_clk"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_out3"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "25.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "25.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "5.000"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "10"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIM_IN_FREQ": {
                "value": "40.000"
              },
              "PRIM_SOURCE": {
                "value": "No_buffer"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "AXI_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_AXI_reset_0",
            "parameters": {
              "C_AUX_RST_WIDTH": {
                "value": "16"
              },
              "C_EXT_RST_WIDTH": {
                "value": "16"
              }
            }
          },
          "ibuf_0": {
            "vlnv": "xilinx.com:module_ref:ibuf:1.0",
            "xci_name": "design_1_ibuf_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "ibuf",
              "boundary_crc": "0x0"
            },
            "ports": {
              "in_ref": {
                "direction": "I"
              },
              "out_ref": {
                "direction": "O"
              }
            }
          },
          "FPGA_reset": {
            "vlnv": "xilinx.com:module_ref:FPGA_reset:1.0",
            "xci_name": "design_1_FPGA_reset_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "FPGA_reset",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_1_CLK_COMMON_0_axi_periph_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "O"
              },
              "locked": {
                "direction": "I"
              }
            }
          }
        },
        "nets": {
          "clk_wiz_0_axi_periph_clk": {
            "ports": [
              "CLK_COMMON/axi_periph_clk",
              "axi_periph_clk",
              "AXI_reset/slowest_sync_clk",
              "FPGA_reset/clk"
            ]
          },
          "clk_wiz_0_delay_clk": {
            "ports": [
              "CLK_COMMON/delay_clk",
              "delay_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "CLK_COMMON/locked",
              "AXI_reset/dcm_locked",
              "FPGA_reset/locked"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "AXI_reset/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "FPGA_reset_0_reset_n": {
            "ports": [
              "FPGA_reset/reset_n",
              "AXI_reset/ext_reset_in",
              "reset_n"
            ]
          },
          "ibuf_0_out_ref": {
            "ports": [
              "ibuf_0/out_ref",
              "out_ref",
              "CLK_COMMON/clk_in1"
            ]
          },
          "FPGA_REF_40MHZ_1": {
            "ports": [
              "FPGA_REF_40MHZ",
              "ibuf_0/in_ref"
            ]
          }
        }
      },
      "AD9364": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "delay_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ad9364_EN": {
            "direction": "O"
          },
          "ad9364_TXNRX": {
            "direction": "O"
          },
          "up_enable": {
            "direction": "I"
          },
          "up_txnrx": {
            "direction": "I"
          },
          "ad9364_DCLK_P": {
            "direction": "I"
          },
          "ad9364_DCLK_N": {
            "direction": "I"
          },
          "ad9364_TX_FRAME_P": {
            "direction": "I"
          },
          "ad9364_TX_FRAME_N": {
            "direction": "I"
          },
          "ad9364_P1_P": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9364_P1_N": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9361_FB_CLK_P": {
            "direction": "O"
          },
          "ad9364_FB_CLK_N": {
            "direction": "O"
          },
          "ad9364_TX_FRAME_P1": {
            "direction": "O"
          },
          "ad9364_TX_FRAME_N1": {
            "direction": "O"
          },
          "ad9364_P0_P": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9364_P0_N": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dout_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "LOGIC_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_LOGIC_1_0",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "TDD_SYNC4": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_TDD_SYNC4_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "adc_fifo_ad9364_0": {
            "vlnv": "analog.com:user:util_wfifo:1.0",
            "xci_name": "design_1_adc_fifo_ad9364_0_0",
            "parameters": {
              "DIN_ADDRESS_WIDTH": {
                "value": "4"
              },
              "DIN_DATA_WIDTH": {
                "value": "16"
              },
              "DOUT_DATA_WIDTH": {
                "value": "16"
              },
              "NUM_OF_CHANNELS": {
                "value": "2"
              }
            }
          },
          "dac_fifo_ad9364_0": {
            "vlnv": "analog.com:user:util_rfifo:1.0",
            "xci_name": "design_1_dac_fifo_ad9364_0_0",
            "parameters": {
              "DIN_ADDRESS_WIDTH": {
                "value": "4"
              },
              "DIN_DATA_WIDTH": {
                "value": "16"
              },
              "DOUT_DATA_WIDTH": {
                "value": "16"
              },
              "NUM_OF_CHANNELS": {
                "value": "2"
              }
            }
          },
          "zero_sample": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_zero_sample_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "divclk_64_rst1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_divclk_64_rst1_0",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "0"
              }
            }
          },
          "axi_ad9364": {
            "vlnv": "analog.com:user:axi_ad9361:1.0",
            "xci_name": "design_1_axi_ad9364_0",
            "parameters": {
              "ADC_DATAFORMAT_DISABLE": {
                "value": "0"
              },
              "ADC_DATAPATH_DISABLE": {
                "value": "0"
              },
              "ADC_DCFILTER_DISABLE": {
                "value": "1"
              },
              "ADC_INIT_DELAY": {
                "value": "0"
              },
              "ADC_IQCORRECTION_DISABLE": {
                "value": "1"
              },
              "ADC_USERPORTS_DISABLE": {
                "value": "0"
              },
              "CMOS_OR_LVDS_N": {
                "value": "0"
              },
              "DAC_DATAPATH_DISABLE": {
                "value": "0"
              },
              "DAC_DDS_DISABLE": {
                "value": "1"
              },
              "DAC_DDS_TYPE": {
                "value": "1"
              },
              "DAC_INIT_DELAY": {
                "value": "0"
              },
              "DAC_IQCORRECTION_DISABLE": {
                "value": "1"
              },
              "DAC_USERPORTS_DISABLE": {
                "value": "0"
              },
              "DEV_PACKAGE": {
                "value": "3"
              },
              "FPGA_FAMILY": {
                "value": "3"
              },
              "FPGA_TECHNOLOGY": {
                "value": "1"
              },
              "ID": {
                "value": "0"
              },
              "IO_DELAY_GROUP": {
                "value": "dev_4_if_delay_group"
              },
              "MODE_1R1T": {
                "value": "1"
              },
              "SPEED_GRADE": {
                "value": "10"
              },
              "TDD_DISABLE": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi",
              "axi_ad9364/s_axi"
            ]
          }
        },
        "nets": {
          "din_rst_1": {
            "ports": [
              "axi_ad9364/rst",
              "adc_fifo_ad9364_0/din_rst",
              "dac_fifo_ad9364_0/dout_rst"
            ]
          },
          "dout_rstn_1": {
            "ports": [
              "divclk_64_rst1/peripheral_aresetn",
              "adc_fifo_ad9364_0/dout_rstn",
              "dac_fifo_ad9364_0/din_rstn"
            ]
          },
          "dout_clk_1": {
            "ports": [
              "dout_clk",
              "adc_fifo_ad9364_0/dout_clk",
              "dac_fifo_ad9364_0/din_clk",
              "divclk_64_rst1/slowest_sync_clk"
            ]
          },
          "delay_clk_1": {
            "ports": [
              "delay_clk",
              "axi_ad9364/delay_clk"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_ad9364/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_ad9364/s_axi_aresetn"
            ]
          },
          "axi_ad9364_l_clk": {
            "ports": [
              "axi_ad9364/l_clk",
              "adc_fifo_ad9364_0/din_clk",
              "dac_fifo_ad9364_0/dout_clk",
              "axi_ad9364/clk"
            ]
          },
          "axi_ad9364_adc_enable_q0": {
            "ports": [
              "axi_ad9364/adc_enable_q0",
              "adc_fifo_ad9364_0/din_enable_1"
            ]
          },
          "axi_ad9364_adc_valid_q0": {
            "ports": [
              "axi_ad9364/adc_valid_q0",
              "adc_fifo_ad9364_0/din_valid_1"
            ]
          },
          "axi_ad9364_adc_enable_i0": {
            "ports": [
              "axi_ad9364/adc_enable_i0",
              "adc_fifo_ad9364_0/din_enable_0"
            ]
          },
          "axi_ad9364_adc_data_i0": {
            "ports": [
              "axi_ad9364/adc_data_i0",
              "adc_fifo_ad9364_0/din_data_0"
            ]
          },
          "axi_ad9364_adc_data_q0": {
            "ports": [
              "axi_ad9364/adc_data_q0",
              "adc_fifo_ad9364_0/din_data_1"
            ]
          },
          "axi_ad9364_adc_valid_i0": {
            "ports": [
              "axi_ad9364/adc_valid_i0",
              "adc_fifo_ad9364_0/din_valid_0"
            ]
          },
          "axi_ad9364_enable": {
            "ports": [
              "axi_ad9364/enable",
              "ad9364_EN"
            ]
          },
          "axi_ad9364_txnrx": {
            "ports": [
              "axi_ad9364/txnrx",
              "ad9364_TXNRX"
            ]
          },
          "axi_ad9364_dac_sync_out": {
            "ports": [
              "axi_ad9364/dac_sync_out",
              "axi_ad9364/dac_sync_in"
            ]
          },
          "TDD_SYNC4_dout": {
            "ports": [
              "TDD_SYNC4/dout",
              "axi_ad9364/tdd_sync"
            ]
          },
          "up_enable_1": {
            "ports": [
              "up_enable",
              "axi_ad9364/up_enable"
            ]
          },
          "up_txnrx_1": {
            "ports": [
              "up_txnrx",
              "axi_ad9364/up_txnrx"
            ]
          },
          "ad9364_DCLK_P_1": {
            "ports": [
              "ad9364_DCLK_P",
              "axi_ad9364/rx_clk_in_p"
            ]
          },
          "ad9364_DCLK_N_1": {
            "ports": [
              "ad9364_DCLK_N",
              "axi_ad9364/rx_clk_in_n"
            ]
          },
          "ad9364_TX_FRAME_P_1": {
            "ports": [
              "ad9364_TX_FRAME_P",
              "axi_ad9364/rx_frame_in_p"
            ]
          },
          "ad9364_TX_FRAME_N_1": {
            "ports": [
              "ad9364_TX_FRAME_N",
              "axi_ad9364/rx_frame_in_n"
            ]
          },
          "ad9364_P1_P_1": {
            "ports": [
              "ad9364_P1_P",
              "axi_ad9364/rx_data_in_p"
            ]
          },
          "ad9364_P1_N_1": {
            "ports": [
              "ad9364_P1_N",
              "axi_ad9364/rx_data_in_n"
            ]
          },
          "axi_ad9364_tx_clk_out_p": {
            "ports": [
              "axi_ad9364/tx_clk_out_p",
              "ad9361_FB_CLK_P"
            ]
          },
          "axi_ad9364_tx_clk_out_n": {
            "ports": [
              "axi_ad9364/tx_clk_out_n",
              "ad9364_FB_CLK_N"
            ]
          },
          "axi_ad9364_tx_frame_out_p": {
            "ports": [
              "axi_ad9364/tx_frame_out_p",
              "ad9364_TX_FRAME_P1"
            ]
          },
          "axi_ad9364_tx_frame_out_n": {
            "ports": [
              "axi_ad9364/tx_frame_out_n",
              "ad9364_TX_FRAME_N1"
            ]
          },
          "axi_ad9364_tx_data_out_p": {
            "ports": [
              "axi_ad9364/tx_data_out_p",
              "ad9364_P0_P"
            ]
          },
          "axi_ad9364_tx_data_out_n": {
            "ports": [
              "axi_ad9364/tx_data_out_n",
              "ad9364_P0_N"
            ]
          },
          "Net": {
            "ports": [
              "LOGIC_1/dout",
              "dac_fifo_ad9364_0/din_valid_in_0",
              "dac_fifo_ad9364_0/din_valid_in_1"
            ]
          },
          "dac_fifo_ad9364_0_dout_data_1": {
            "ports": [
              "dac_fifo_ad9364_0/dout_data_1",
              "axi_ad9364/dac_data_q0",
              "axi_ad9364/dac_data_q1",
              "axi_ad9364/dac_dunf"
            ]
          },
          "axi_ad9364_dac_valid_q0": {
            "ports": [
              "axi_ad9364/dac_valid_q0",
              "dac_fifo_ad9364_0/dout_valid_1"
            ]
          },
          "axi_ad9364_dac_enable_q0": {
            "ports": [
              "axi_ad9364/dac_enable_q0",
              "dac_fifo_ad9364_0/dout_enable_1"
            ]
          },
          "axi_ad9364_dac_valid_i0": {
            "ports": [
              "axi_ad9364/dac_valid_i0",
              "dac_fifo_ad9364_0/dout_valid_0"
            ]
          },
          "dac_fifo_ad9364_0_dout_data_0": {
            "ports": [
              "dac_fifo_ad9364_0/dout_data_0",
              "axi_ad9364/dac_data_i0",
              "axi_ad9364/dac_data_i1"
            ]
          },
          "axi_ad9364_dac_enable_i0": {
            "ports": [
              "axi_ad9364/dac_enable_i0",
              "dac_fifo_ad9364_0/dout_enable_0"
            ]
          },
          "zero_sample_dout": {
            "ports": [
              "zero_sample/dout",
              "dac_fifo_ad9364_0/din_data_0",
              "dac_fifo_ad9364_0/din_data_1"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "divclk_64_rst1/ext_reset_in"
            ]
          }
        }
      },
      "AD9361_CTRL": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ad9361_DCLK_2_P": {
            "direction": "I"
          },
          "ad9361_RX_FRAME2_P": {
            "direction": "I"
          },
          "ad9361_DCLK_2_N": {
            "direction": "I"
          },
          "ad9361_RX_FRAME1_N": {
            "direction": "I"
          },
          "ad9361_RX_FRAME3_N": {
            "direction": "I"
          },
          "ad9361_3_P1_N": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9361_3_P1_P": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9361_1_P1_N": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9361_DCLK_1_N": {
            "direction": "I"
          },
          "ad9361_RX_FRAME1_P": {
            "direction": "I"
          },
          "ad9361_RX_FRAME3_P": {
            "direction": "I"
          },
          "ad9361_DCLK_3_N": {
            "direction": "I"
          },
          "ad9361_RX_FRAME2_N": {
            "direction": "I"
          },
          "ad9361_2_P1_P": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9361_2_P1_N": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ad9361_1_P1_P": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "delay_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ad9361_DCLK_1_P": {
            "direction": "I"
          },
          "ad9361_TXNRX_3": {
            "direction": "O"
          },
          "ad9361_EN_3": {
            "direction": "O"
          },
          "ad9361_DCLK_3_P": {
            "direction": "I"
          },
          "ad9361_FB_CLK_1_P": {
            "direction": "O"
          },
          "ad9361_FB_CLK_1_N": {
            "direction": "O"
          },
          "ad9361_TX_FRAME1_P": {
            "direction": "O"
          },
          "ad9361_TX_FRAME1_N": {
            "direction": "O"
          },
          "ad9361_FB_CLK_2_P": {
            "direction": "O"
          },
          "ad9361_FB_CLK_2_N": {
            "direction": "O"
          },
          "ad9361_TX_FRAME2_P": {
            "direction": "O"
          },
          "ad9361_TX_FRAME2_N": {
            "direction": "O"
          },
          "ad9361_FB_CLK_3_P": {
            "direction": "O"
          },
          "ad9361_FB_CLK_3_N": {
            "direction": "O"
          },
          "ad9361_TX_FRAME3_P": {
            "direction": "O"
          },
          "ad9361_TX_FRAME3_N": {
            "direction": "O"
          },
          "ad9361_1_P0_P": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9361_1_P0_N": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9361_2_P0_P": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9361_2_P0_N": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9361_3_P0_P": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9361_3_P0_N": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ad9361_EN_1": {
            "direction": "O"
          },
          "ad9361_EN_2": {
            "direction": "O"
          },
          "ad9361_TXNRX_1": {
            "direction": "O"
          },
          "ad9361_TXNRX_2": {
            "direction": "O"
          },
          "din_data_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dout_data_0": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FPGA_REF_40MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "data_rate": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout_data_2": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_3": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_4": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_5": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_6": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_7": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_8": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_9": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_10": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "dout_data_11": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "din_data_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_4": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_5": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_6": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_7": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_8": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_9": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_10": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "din_data_11": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_out1": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "adc_valid_i0": {
            "direction": "O"
          },
          "adc_valid_i1": {
            "direction": "O"
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "AD9361_1": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "dout_rstn": {
                "type": "rst",
                "direction": "I"
              },
              "dout_clk": {
                "type": "clk",
                "direction": "I"
              },
              "delay_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "up_enable": {
                "direction": "I"
              },
              "up_txnrx": {
                "direction": "I"
              },
              "ad9361_DCLK_1_P": {
                "direction": "I"
              },
              "ad9361_DCLK_1_N": {
                "direction": "I"
              },
              "ad9361_RX_FRAME1_P": {
                "direction": "I"
              },
              "ad9361_RX_FRAME1_N": {
                "direction": "I"
              },
              "ad9361_1_P1_P": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ad9361_1_P1_N": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ad9361_FB_CLK_1_P": {
                "direction": "O"
              },
              "ad9361_FB_CLK_1_N": {
                "direction": "O"
              },
              "ad9361_TX_FRAME1_P": {
                "direction": "O"
              },
              "ad9361_TX_FRAME1_N": {
                "direction": "O"
              },
              "ad9361_1_P0_P": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ad9361_1_P0_N": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ad9361_EN_1": {
                "direction": "O"
              },
              "ad9361_TXNRX_1": {
                "direction": "O"
              },
              "dout_data_0": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_1": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_2": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_3": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "din_data_2": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_3": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_10": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_11": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "dout_ovf": {
                "direction": "I"
              },
              "adc_valid_i0": {
                "direction": "O"
              }
            },
            "components": {
              "LOGIC_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_LOGIC_1_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  },
                  "CONST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TDD_SYNC1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_TDD_SYNC1_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "adc_fifo_ad9361_1": {
                "vlnv": "analog.com:user:util_wfifo:1.0",
                "xci_name": "design_1_adc_fifo_ad9361_1_0",
                "parameters": {
                  "DIN_ADDRESS_WIDTH": {
                    "value": "4"
                  },
                  "DIN_DATA_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_DATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "dac_fifo_ad9361_1": {
                "vlnv": "analog.com:user:util_rfifo:1.0",
                "xci_name": "design_1_dac_fifo_ad9361_1_0",
                "parameters": {
                  "DIN_ADDRESS_WIDTH": {
                    "value": "4"
                  },
                  "DIN_DATA_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_DATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "RAshift16_4_up_1": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_1_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_2": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_2_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_3": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_3_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_0": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_ad9361_1": {
                "vlnv": "analog.com:user:axi_ad9361:1.0",
                "xci_name": "design_1_axi_ad9361_1_0",
                "parameters": {
                  "ADC_DATAFORMAT_DISABLE": {
                    "value": "0"
                  },
                  "ADC_DATAPATH_DISABLE": {
                    "value": "0"
                  },
                  "ADC_DCFILTER_DISABLE": {
                    "value": "1"
                  },
                  "ADC_INIT_DELAY": {
                    "value": "0"
                  },
                  "ADC_IQCORRECTION_DISABLE": {
                    "value": "1"
                  },
                  "ADC_USERPORTS_DISABLE": {
                    "value": "0"
                  },
                  "CMOS_OR_LVDS_N": {
                    "value": "0"
                  },
                  "DAC_DATAPATH_DISABLE": {
                    "value": "0"
                  },
                  "DAC_DDS_CORDIC_DW": {
                    "value": "14"
                  },
                  "DAC_DDS_DISABLE": {
                    "value": "1"
                  },
                  "DAC_DDS_TYPE": {
                    "value": "1"
                  },
                  "DAC_INIT_DELAY": {
                    "value": "0"
                  },
                  "DAC_IQCORRECTION_DISABLE": {
                    "value": "1"
                  },
                  "DAC_USERPORTS_DISABLE": {
                    "value": "0"
                  },
                  "DEV_PACKAGE": {
                    "value": "3"
                  },
                  "FPGA_FAMILY": {
                    "value": "3"
                  },
                  "FPGA_TECHNOLOGY": {
                    "value": "1"
                  },
                  "ID": {
                    "value": "0"
                  },
                  "IO_DELAY_GROUP": {
                    "value": "dev_0_if_delay_group"
                  },
                  "SPEED_GRADE": {
                    "value": "10"
                  },
                  "TDD_DISABLE": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "s_axi",
                  "axi_ad9361_1/s_axi"
                ]
              }
            },
            "nets": {
              "dout_rstn_1": {
                "ports": [
                  "dout_rstn",
                  "adc_fifo_ad9361_1/dout_rstn",
                  "dac_fifo_ad9361_1/din_rstn"
                ]
              },
              "dout_clk_1": {
                "ports": [
                  "dout_clk",
                  "adc_fifo_ad9361_1/dout_clk",
                  "dac_fifo_ad9361_1/din_clk"
                ]
              },
              "axi_ad9361_1_rst": {
                "ports": [
                  "axi_ad9361_1/rst",
                  "adc_fifo_ad9361_1/din_rst",
                  "dac_fifo_ad9361_1/dout_rst"
                ]
              },
              "axi_ad9361_1_adc_enable_q0": {
                "ports": [
                  "axi_ad9361_1/adc_enable_q0",
                  "adc_fifo_ad9361_1/din_enable_1"
                ]
              },
              "axi_ad9361_1_l_clk": {
                "ports": [
                  "axi_ad9361_1/l_clk",
                  "adc_fifo_ad9361_1/din_clk",
                  "dac_fifo_ad9361_1/dout_clk",
                  "axi_ad9361_1/clk"
                ]
              },
              "axi_ad9361_1_adc_enable_i0": {
                "ports": [
                  "axi_ad9361_1/adc_enable_i0",
                  "adc_fifo_ad9361_1/din_enable_0"
                ]
              },
              "axi_ad9361_1_adc_valid_i0": {
                "ports": [
                  "axi_ad9361_1/adc_valid_i0",
                  "adc_fifo_ad9361_1/din_valid_0",
                  "adc_valid_i0"
                ]
              },
              "axi_ad9361_1_adc_data_i0": {
                "ports": [
                  "axi_ad9361_1/adc_data_i0",
                  "adc_fifo_ad9361_1/din_data_0"
                ]
              },
              "axi_ad9361_1_adc_valid_q0": {
                "ports": [
                  "axi_ad9361_1/adc_valid_q0",
                  "adc_fifo_ad9361_1/din_valid_1"
                ]
              },
              "axi_ad9361_1_adc_data_q0": {
                "ports": [
                  "axi_ad9361_1/adc_data_q0",
                  "adc_fifo_ad9361_1/din_data_1"
                ]
              },
              "up_enable_1": {
                "ports": [
                  "up_enable",
                  "axi_ad9361_1/up_enable"
                ]
              },
              "axi_ad9361_1_dac_valid_i1": {
                "ports": [
                  "axi_ad9361_1/dac_valid_i1",
                  "dac_fifo_ad9361_1/dout_valid_2"
                ]
              },
              "axi_ad9361_1_txnrx": {
                "ports": [
                  "axi_ad9361_1/txnrx",
                  "ad9361_TXNRX_1"
                ]
              },
              "dac_fifo_ad9361_0_dout_data_0": {
                "ports": [
                  "dac_fifo_ad9361_1/dout_data_0",
                  "axi_ad9361_1/dac_data_i0"
                ]
              },
              "axi_ad9361_1_tx_clk_out_n": {
                "ports": [
                  "axi_ad9361_1/tx_clk_out_n",
                  "ad9361_FB_CLK_1_N"
                ]
              },
              "axi_ad9361_1_dac_enable_q0": {
                "ports": [
                  "axi_ad9361_1/dac_enable_q0",
                  "dac_fifo_ad9361_1/dout_enable_1"
                ]
              },
              "axi_ad9361_1_adc_valid_q1": {
                "ports": [
                  "axi_ad9361_1/adc_valid_q1",
                  "adc_fifo_ad9361_1/din_valid_3"
                ]
              },
              "axi_ad9361_1_adc_valid_i1": {
                "ports": [
                  "axi_ad9361_1/adc_valid_i1",
                  "adc_fifo_ad9361_1/din_valid_2"
                ]
              },
              "ad9361_RX_FRAME1_N_1": {
                "ports": [
                  "ad9361_RX_FRAME1_N",
                  "axi_ad9361_1/rx_frame_in_n"
                ]
              },
              "axi_ad9361_1_dac_valid_q1": {
                "ports": [
                  "axi_ad9361_1/dac_valid_q1",
                  "dac_fifo_ad9361_1/dout_valid_3"
                ]
              },
              "dac_fifo_ad9361_0_dout_data_2": {
                "ports": [
                  "dac_fifo_ad9361_1/dout_data_2",
                  "axi_ad9361_1/dac_data_i1"
                ]
              },
              "axi_ad9361_1_tx_frame_out_p": {
                "ports": [
                  "axi_ad9361_1/tx_frame_out_p",
                  "ad9361_TX_FRAME1_P"
                ]
              },
              "up_txnrx_1": {
                "ports": [
                  "up_txnrx",
                  "axi_ad9361_1/up_txnrx"
                ]
              },
              "axi_ad9361_1_adc_data_i1": {
                "ports": [
                  "axi_ad9361_1/adc_data_i1",
                  "adc_fifo_ad9361_1/din_data_2"
                ]
              },
              "TDD_SYNC1_dout": {
                "ports": [
                  "TDD_SYNC1/dout",
                  "axi_ad9361_1/tdd_sync"
                ]
              },
              "axi_ad9361_1_tx_frame_out_n": {
                "ports": [
                  "axi_ad9361_1/tx_frame_out_n",
                  "ad9361_TX_FRAME1_N"
                ]
              },
              "ad9361_DCLK_1_P_1": {
                "ports": [
                  "ad9361_DCLK_1_P",
                  "axi_ad9361_1/rx_clk_in_p"
                ]
              },
              "axi_ad9361_1_adc_enable_i1": {
                "ports": [
                  "axi_ad9361_1/adc_enable_i1",
                  "adc_fifo_ad9361_1/din_enable_2"
                ]
              },
              "axi_ad9361_1_dac_valid_i0": {
                "ports": [
                  "axi_ad9361_1/dac_valid_i0",
                  "dac_fifo_ad9361_1/dout_valid_0"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_ad9361_1/s_axi_aclk"
                ]
              },
              "axi_ad9361_1_enable": {
                "ports": [
                  "axi_ad9361_1/enable",
                  "ad9361_EN_1"
                ]
              },
              "axi_ad9361_1_adc_enable_q1": {
                "ports": [
                  "axi_ad9361_1/adc_enable_q1",
                  "adc_fifo_ad9361_1/din_enable_3"
                ]
              },
              "axi_ad9361_1_tx_data_out_p": {
                "ports": [
                  "axi_ad9361_1/tx_data_out_p",
                  "ad9361_1_P0_P"
                ]
              },
              "axi_ad9361_1_dac_enable_i0": {
                "ports": [
                  "axi_ad9361_1/dac_enable_i0",
                  "dac_fifo_ad9361_1/dout_enable_0"
                ]
              },
              "dac_fifo_ad9361_0_dout_data_3": {
                "ports": [
                  "dac_fifo_ad9361_1/dout_data_3",
                  "axi_ad9361_1/dac_data_q1"
                ]
              },
              "axi_ad9361_1_dac_valid_q0": {
                "ports": [
                  "axi_ad9361_1/dac_valid_q0",
                  "dac_fifo_ad9361_1/dout_valid_1"
                ]
              },
              "delay_clk_1": {
                "ports": [
                  "delay_clk",
                  "axi_ad9361_1/delay_clk"
                ]
              },
              "ad9361_1_P1_N_1": {
                "ports": [
                  "ad9361_1_P1_N",
                  "axi_ad9361_1/rx_data_in_n"
                ]
              },
              "axi_ad9361_1_dac_enable_i1": {
                "ports": [
                  "axi_ad9361_1/dac_enable_i1",
                  "dac_fifo_ad9361_1/dout_enable_2"
                ]
              },
              "axi_ad9361_1_dac_sync_out": {
                "ports": [
                  "axi_ad9361_1/dac_sync_out",
                  "axi_ad9361_1/dac_sync_in"
                ]
              },
              "axi_ad9361_1_tx_clk_out_p": {
                "ports": [
                  "axi_ad9361_1/tx_clk_out_p",
                  "ad9361_FB_CLK_1_P"
                ]
              },
              "ad9361_1_P1_P_1": {
                "ports": [
                  "ad9361_1_P1_P",
                  "axi_ad9361_1/rx_data_in_p"
                ]
              },
              "axi_ad9361_1_adc_data_q1": {
                "ports": [
                  "axi_ad9361_1/adc_data_q1",
                  "adc_fifo_ad9361_1/din_data_3"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_ad9361_1/s_axi_aresetn"
                ]
              },
              "dac_fifo_ad9361_0_dout_data_1": {
                "ports": [
                  "dac_fifo_ad9361_1/dout_data_1",
                  "axi_ad9361_1/dac_data_q0"
                ]
              },
              "axi_ad9361_1_tx_data_out_n": {
                "ports": [
                  "axi_ad9361_1/tx_data_out_n",
                  "ad9361_1_P0_N"
                ]
              },
              "ad9361_RX_FRAME1_P_1": {
                "ports": [
                  "ad9361_RX_FRAME1_P",
                  "axi_ad9361_1/rx_frame_in_p"
                ]
              },
              "ad9361_DCLK_1_N_1": {
                "ports": [
                  "ad9361_DCLK_1_N",
                  "axi_ad9361_1/rx_clk_in_n"
                ]
              },
              "axi_ad9361_1_dac_enable_q1": {
                "ports": [
                  "axi_ad9361_1/dac_enable_q1",
                  "dac_fifo_ad9361_1/dout_enable_3"
                ]
              },
              "din_data_2_1": {
                "ports": [
                  "din_data_2",
                  "dac_fifo_ad9361_1/din_data_0"
                ]
              },
              "din_data_3_1": {
                "ports": [
                  "din_data_3",
                  "dac_fifo_ad9361_1/din_data_1"
                ]
              },
              "din_data_10_1": {
                "ports": [
                  "din_data_10",
                  "dac_fifo_ad9361_1/din_data_2"
                ]
              },
              "din_data_11_1": {
                "ports": [
                  "din_data_11",
                  "dac_fifo_ad9361_1/din_data_3"
                ]
              },
              "LOGIC_1_dout": {
                "ports": [
                  "LOGIC_1/dout",
                  "dac_fifo_ad9361_1/din_valid_in_0",
                  "dac_fifo_ad9361_1/din_valid_in_1",
                  "dac_fifo_ad9361_1/din_valid_in_3",
                  "dac_fifo_ad9361_1/din_valid_in_2"
                ]
              },
              "dout_ovf_1": {
                "ports": [
                  "dout_ovf",
                  "adc_fifo_ad9361_1/dout_ovf"
                ]
              },
              "RAshift16_4_up_0_output_bus": {
                "ports": [
                  "RAshift16_4_up_0/output_bus",
                  "dout_data_0"
                ]
              },
              "RAshift16_4_up_1_output_bus": {
                "ports": [
                  "RAshift16_4_up_1/output_bus",
                  "dout_data_1"
                ]
              },
              "RAshift16_4_up_2_output_bus": {
                "ports": [
                  "RAshift16_4_up_2/output_bus",
                  "dout_data_2"
                ]
              },
              "RAshift16_4_up_3_output_bus": {
                "ports": [
                  "RAshift16_4_up_3/output_bus",
                  "dout_data_3"
                ]
              },
              "adc_fifo_ad9361_1_dout_data_0": {
                "ports": [
                  "adc_fifo_ad9361_1/dout_data_0",
                  "RAshift16_4_up_0/input_bus"
                ]
              },
              "adc_fifo_ad9361_1_dout_data_1": {
                "ports": [
                  "adc_fifo_ad9361_1/dout_data_1",
                  "RAshift16_4_up_1/input_bus"
                ]
              },
              "adc_fifo_ad9361_1_dout_data_2": {
                "ports": [
                  "adc_fifo_ad9361_1/dout_data_2",
                  "RAshift16_4_up_2/input_bus"
                ]
              },
              "adc_fifo_ad9361_1_dout_data_3": {
                "ports": [
                  "adc_fifo_ad9361_1/dout_data_3",
                  "RAshift16_4_up_3/input_bus"
                ]
              }
            }
          },
          "AD9361_2": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "din_rstn": {
                "type": "rst",
                "direction": "I"
              },
              "din_clk": {
                "type": "clk",
                "direction": "I"
              },
              "delay_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ad9361_TXNRX_2": {
                "direction": "O"
              },
              "ad9361_EN_2": {
                "direction": "O"
              },
              "up_enable": {
                "direction": "I"
              },
              "up_txnrx": {
                "direction": "I"
              },
              "ad9361_DCLK_2_P": {
                "direction": "I"
              },
              "ad9361_DCLK_2_N": {
                "direction": "I"
              },
              "ad9361_RX_FRAME2_P": {
                "direction": "I"
              },
              "ad9361_RX_FRAME2_N": {
                "direction": "I"
              },
              "ad9361_2_P1_P": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ad9361_2_P1_N": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ad9361_FB_CLK_2_P": {
                "direction": "O"
              },
              "ad9361_FB_CLK_2_N": {
                "direction": "O"
              },
              "ad9361_TX_FRAME2_P": {
                "direction": "O"
              },
              "ad9361_TX_FRAME2_N": {
                "direction": "O"
              },
              "ad9361_2_P0_P": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ad9361_2_P0_N": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "din_data_0": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_1": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "dout_data_4": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_5": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_6": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_7": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "din_data_4": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_5": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "adc_valid_i0": {
                "direction": "O"
              }
            },
            "components": {
              "TDD_SYNC2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_TDD_SYNC2_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "LOGIC_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_LOGIC_1_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "adc_fifo_ad9361_2": {
                "vlnv": "analog.com:user:util_wfifo:1.0",
                "xci_name": "design_1_adc_fifo_ad9361_2_0",
                "parameters": {
                  "DIN_ADDRESS_WIDTH": {
                    "value": "4"
                  },
                  "DIN_DATA_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_DATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "dac_fifo_ad9361_2": {
                "vlnv": "analog.com:user:util_rfifo:1.0",
                "xci_name": "design_1_dac_fifo_ad9361_2_0",
                "parameters": {
                  "DIN_ADDRESS_WIDTH": {
                    "value": "4"
                  },
                  "DIN_DATA_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_DATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "RAshift16_4_up_1": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_1_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_2": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_2_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_3": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_3_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_0": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_0_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_ad9361_2": {
                "vlnv": "analog.com:user:axi_ad9361:1.0",
                "xci_name": "design_1_axi_ad9361_2_0",
                "parameters": {
                  "ADC_DATAFORMAT_DISABLE": {
                    "value": "0"
                  },
                  "ADC_DATAPATH_DISABLE": {
                    "value": "0"
                  },
                  "ADC_DCFILTER_DISABLE": {
                    "value": "1"
                  },
                  "ADC_INIT_DELAY": {
                    "value": "0"
                  },
                  "ADC_IQCORRECTION_DISABLE": {
                    "value": "1"
                  },
                  "ADC_USERPORTS_DISABLE": {
                    "value": "0"
                  },
                  "CMOS_OR_LVDS_N": {
                    "value": "0"
                  },
                  "DAC_DATAPATH_DISABLE": {
                    "value": "0"
                  },
                  "DAC_DDS_DISABLE": {
                    "value": "1"
                  },
                  "DAC_DDS_TYPE": {
                    "value": "1"
                  },
                  "DAC_INIT_DELAY": {
                    "value": "0"
                  },
                  "DAC_IQCORRECTION_DISABLE": {
                    "value": "1"
                  },
                  "DAC_USERPORTS_DISABLE": {
                    "value": "0"
                  },
                  "DEV_PACKAGE": {
                    "value": "3"
                  },
                  "FPGA_FAMILY": {
                    "value": "3"
                  },
                  "FPGA_TECHNOLOGY": {
                    "value": "1"
                  },
                  "ID": {
                    "value": "0"
                  },
                  "IO_DELAY_GROUP": {
                    "value": "dev_1_if_delay_group"
                  },
                  "SPEED_GRADE": {
                    "value": "10"
                  },
                  "TDD_DISABLE": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "s_axi",
                  "axi_ad9361_2/s_axi"
                ]
              }
            },
            "nets": {
              "din_rstn_1": {
                "ports": [
                  "din_rstn",
                  "adc_fifo_ad9361_2/dout_rstn",
                  "dac_fifo_ad9361_2/din_rstn"
                ]
              },
              "din_valid_in_1_1": {
                "ports": [
                  "LOGIC_1/dout",
                  "dac_fifo_ad9361_2/din_valid_in_0",
                  "dac_fifo_ad9361_2/din_valid_in_1",
                  "dac_fifo_ad9361_2/din_valid_in_2",
                  "dac_fifo_ad9361_2/din_valid_in_3"
                ]
              },
              "din_clk_1": {
                "ports": [
                  "din_clk",
                  "adc_fifo_ad9361_2/dout_clk",
                  "dac_fifo_ad9361_2/din_clk"
                ]
              },
              "dout_rst_1": {
                "ports": [
                  "axi_ad9361_2/rst",
                  "adc_fifo_ad9361_2/din_rst",
                  "dac_fifo_ad9361_2/dout_rst"
                ]
              },
              "dout_clk_1": {
                "ports": [
                  "axi_ad9361_2/l_clk",
                  "adc_fifo_ad9361_2/din_clk",
                  "dac_fifo_ad9361_2/dout_clk",
                  "axi_ad9361_2/clk"
                ]
              },
              "delay_clk_1": {
                "ports": [
                  "delay_clk",
                  "axi_ad9361_2/delay_clk"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_ad9361_2/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_ad9361_2/s_axi_aresetn"
                ]
              },
              "axi_ad9361_2_dac_enable_i0": {
                "ports": [
                  "axi_ad9361_2/dac_enable_i0",
                  "dac_fifo_ad9361_2/dout_enable_0"
                ]
              },
              "axi_ad9361_2_dac_valid_i0": {
                "ports": [
                  "axi_ad9361_2/dac_valid_i0",
                  "dac_fifo_ad9361_2/dout_valid_0"
                ]
              },
              "dac_fifo_ad9361_1_dout_data_0": {
                "ports": [
                  "dac_fifo_ad9361_2/dout_data_0",
                  "axi_ad9361_2/dac_data_i0"
                ]
              },
              "axi_ad9361_2_dac_enable_q0": {
                "ports": [
                  "axi_ad9361_2/dac_enable_q0",
                  "dac_fifo_ad9361_2/dout_enable_1"
                ]
              },
              "axi_ad9361_2_dac_valid_q1": {
                "ports": [
                  "axi_ad9361_2/dac_valid_q1",
                  "dac_fifo_ad9361_2/dout_valid_3"
                ]
              },
              "dac_fifo_ad9361_1_dout_data_3": {
                "ports": [
                  "dac_fifo_ad9361_2/dout_data_3",
                  "axi_ad9361_2/dac_data_q1"
                ]
              },
              "axi_ad9361_2_dac_valid_q0": {
                "ports": [
                  "axi_ad9361_2/dac_valid_q0",
                  "dac_fifo_ad9361_2/dout_valid_1"
                ]
              },
              "axi_ad9361_2_dac_enable_i1": {
                "ports": [
                  "axi_ad9361_2/dac_enable_i1",
                  "dac_fifo_ad9361_2/dout_enable_2"
                ]
              },
              "dac_fifo_ad9361_1_dout_data_2": {
                "ports": [
                  "dac_fifo_ad9361_2/dout_data_2",
                  "axi_ad9361_2/dac_data_i1"
                ]
              },
              "dac_fifo_ad9361_1_dout_data_1": {
                "ports": [
                  "dac_fifo_ad9361_2/dout_data_1",
                  "axi_ad9361_2/dac_data_q0"
                ]
              },
              "axi_ad9361_2_dac_enable_q1": {
                "ports": [
                  "axi_ad9361_2/dac_enable_q1",
                  "dac_fifo_ad9361_2/dout_enable_3"
                ]
              },
              "axi_ad9361_2_dac_valid_i1": {
                "ports": [
                  "axi_ad9361_2/dac_valid_i1",
                  "dac_fifo_ad9361_2/dout_valid_2"
                ]
              },
              "axi_ad9361_2_adc_data_q0": {
                "ports": [
                  "axi_ad9361_2/adc_data_q0",
                  "adc_fifo_ad9361_2/din_data_1"
                ]
              },
              "axi_ad9361_2_adc_valid_i1": {
                "ports": [
                  "axi_ad9361_2/adc_valid_i1",
                  "adc_fifo_ad9361_2/din_valid_2"
                ]
              },
              "axi_ad9361_2_adc_valid_q0": {
                "ports": [
                  "axi_ad9361_2/adc_valid_q0",
                  "adc_fifo_ad9361_2/din_valid_1"
                ]
              },
              "axi_ad9361_2_adc_data_q1": {
                "ports": [
                  "axi_ad9361_2/adc_data_q1",
                  "adc_fifo_ad9361_2/din_data_3"
                ]
              },
              "axi_ad9361_2_adc_valid_q1": {
                "ports": [
                  "axi_ad9361_2/adc_valid_q1",
                  "adc_fifo_ad9361_2/din_valid_3"
                ]
              },
              "axi_ad9361_2_adc_data_i1": {
                "ports": [
                  "axi_ad9361_2/adc_data_i1",
                  "adc_fifo_ad9361_2/din_data_2"
                ]
              },
              "axi_ad9361_2_adc_data_i0": {
                "ports": [
                  "axi_ad9361_2/adc_data_i0",
                  "adc_fifo_ad9361_2/din_data_0"
                ]
              },
              "axi_ad9361_2_adc_valid_i0": {
                "ports": [
                  "axi_ad9361_2/adc_valid_i0",
                  "adc_fifo_ad9361_2/din_valid_0",
                  "adc_valid_i0"
                ]
              },
              "axi_ad9361_2_txnrx": {
                "ports": [
                  "axi_ad9361_2/txnrx",
                  "ad9361_TXNRX_2"
                ]
              },
              "axi_ad9361_2_enable": {
                "ports": [
                  "axi_ad9361_2/enable",
                  "ad9361_EN_2"
                ]
              },
              "axi_ad9361_2_dac_sync_out": {
                "ports": [
                  "axi_ad9361_2/dac_sync_out",
                  "axi_ad9361_2/dac_sync_in"
                ]
              },
              "up_enable_1": {
                "ports": [
                  "up_enable",
                  "axi_ad9361_2/up_enable"
                ]
              },
              "up_txnrx_1": {
                "ports": [
                  "up_txnrx",
                  "axi_ad9361_2/up_txnrx"
                ]
              },
              "ad9361_DCLK_2_P_1": {
                "ports": [
                  "ad9361_DCLK_2_P",
                  "axi_ad9361_2/rx_clk_in_p"
                ]
              },
              "ad9361_DCLK_2_N_1": {
                "ports": [
                  "ad9361_DCLK_2_N",
                  "axi_ad9361_2/rx_clk_in_n"
                ]
              },
              "ad9361_RX_FRAME2_P_1": {
                "ports": [
                  "ad9361_RX_FRAME2_P",
                  "axi_ad9361_2/rx_frame_in_p"
                ]
              },
              "ad9361_RX_FRAME2_N_1": {
                "ports": [
                  "ad9361_RX_FRAME2_N",
                  "axi_ad9361_2/rx_frame_in_n"
                ]
              },
              "ad9361_2_P1_P_1": {
                "ports": [
                  "ad9361_2_P1_P",
                  "axi_ad9361_2/rx_data_in_p"
                ]
              },
              "ad9361_2_P1_N_1": {
                "ports": [
                  "ad9361_2_P1_N",
                  "axi_ad9361_2/rx_data_in_n"
                ]
              },
              "axi_ad9361_2_tx_clk_out_p": {
                "ports": [
                  "axi_ad9361_2/tx_clk_out_p",
                  "ad9361_FB_CLK_2_P"
                ]
              },
              "axi_ad9361_2_tx_clk_out_n": {
                "ports": [
                  "axi_ad9361_2/tx_clk_out_n",
                  "ad9361_FB_CLK_2_N"
                ]
              },
              "axi_ad9361_2_tx_frame_out_p": {
                "ports": [
                  "axi_ad9361_2/tx_frame_out_p",
                  "ad9361_TX_FRAME2_P"
                ]
              },
              "axi_ad9361_2_tx_frame_out_n": {
                "ports": [
                  "axi_ad9361_2/tx_frame_out_n",
                  "ad9361_TX_FRAME2_N"
                ]
              },
              "axi_ad9361_2_tx_data_out_p": {
                "ports": [
                  "axi_ad9361_2/tx_data_out_p",
                  "ad9361_2_P0_P"
                ]
              },
              "axi_ad9361_2_tx_data_out_n": {
                "ports": [
                  "axi_ad9361_2/tx_data_out_n",
                  "ad9361_2_P0_N"
                ]
              },
              "TDD_SYNC2_dout": {
                "ports": [
                  "TDD_SYNC2/dout",
                  "axi_ad9361_2/tdd_sync"
                ]
              },
              "axi_ad9361_2_adc_enable_i0": {
                "ports": [
                  "axi_ad9361_2/adc_enable_i0",
                  "adc_fifo_ad9361_2/din_enable_0"
                ]
              },
              "axi_ad9361_2_adc_enable_q0": {
                "ports": [
                  "axi_ad9361_2/adc_enable_q0",
                  "adc_fifo_ad9361_2/din_enable_1"
                ]
              },
              "axi_ad9361_2_adc_enable_i1": {
                "ports": [
                  "axi_ad9361_2/adc_enable_i1",
                  "adc_fifo_ad9361_2/din_enable_2"
                ]
              },
              "axi_ad9361_2_adc_enable_q1": {
                "ports": [
                  "axi_ad9361_2/adc_enable_q1",
                  "adc_fifo_ad9361_2/din_enable_3"
                ]
              },
              "din_data_4_1": {
                "ports": [
                  "din_data_4",
                  "dac_fifo_ad9361_2/din_data_0"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "din_data_0_1": {
                "ports": [
                  "din_data_0",
                  "dac_fifo_ad9361_2/din_data_2"
                ]
              },
              "din_data_5_1": {
                "ports": [
                  "din_data_5",
                  "dac_fifo_ad9361_2/din_data_1"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "din_data_1_1": {
                "ports": [
                  "din_data_1",
                  "dac_fifo_ad9361_2/din_data_3"
                ]
              },
              "RAshift16_4_up_0_output_bus": {
                "ports": [
                  "RAshift16_4_up_0/output_bus",
                  "dout_data_6"
                ]
              },
              "adc_fifo_ad9361_2_dout_data_0": {
                "ports": [
                  "adc_fifo_ad9361_2/dout_data_0",
                  "RAshift16_4_up_0/input_bus"
                ]
              },
              "RAshift16_4_up_1_output_bus": {
                "ports": [
                  "RAshift16_4_up_1/output_bus",
                  "dout_data_7"
                ]
              },
              "adc_fifo_ad9361_2_dout_data_1": {
                "ports": [
                  "adc_fifo_ad9361_2/dout_data_1",
                  "RAshift16_4_up_1/input_bus"
                ]
              },
              "RAshift16_4_up_2_output_bus": {
                "ports": [
                  "RAshift16_4_up_2/output_bus",
                  "dout_data_4"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "adc_fifo_ad9361_2_dout_data_2": {
                "ports": [
                  "adc_fifo_ad9361_2/dout_data_2",
                  "RAshift16_4_up_2/input_bus"
                ]
              },
              "RAshift16_4_up_3_output_bus": {
                "ports": [
                  "RAshift16_4_up_3/output_bus",
                  "dout_data_5"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "adc_fifo_ad9361_2_dout_data_3": {
                "ports": [
                  "adc_fifo_ad9361_2/dout_data_3",
                  "RAshift16_4_up_3/input_bus"
                ]
              }
            }
          },
          "AD9361_3": {
            "interface_ports": {
              "s_axi": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "din_rstn": {
                "type": "rst",
                "direction": "I"
              },
              "din_clk": {
                "type": "clk",
                "direction": "I"
              },
              "delay_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "ad9361_EN_3": {
                "direction": "O"
              },
              "ad9361_TXNRX_3": {
                "direction": "O"
              },
              "up_enable": {
                "direction": "I"
              },
              "up_txnrx": {
                "direction": "I"
              },
              "ad9361_DCLK_3_P": {
                "direction": "I"
              },
              "ad9361_DCLK_3_N": {
                "direction": "I"
              },
              "ad9361_RX_FRAME3_P": {
                "direction": "I"
              },
              "ad9361_RX_FRAME3_N": {
                "direction": "I"
              },
              "ad9361_3_P1_P": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ad9361_3_P1_N": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ad9361_FB_CLK_3_P": {
                "direction": "O"
              },
              "ad9361_FB_CLK_3_N": {
                "direction": "O"
              },
              "ad9361_TX_FRAME3_P": {
                "direction": "O"
              },
              "ad9361_TX_FRAME3_N": {
                "direction": "O"
              },
              "ad9361_3_P0_P": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "ad9361_3_P0_N": {
                "direction": "O",
                "left": "5",
                "right": "0"
              },
              "dout_data_8": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_9": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_10": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout_data_11": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "din_data_6": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_7": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_8": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "din_data_9": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "TDD_SYNC3": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_TDD_SYNC3_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "LOGIC_1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_LOGIC_1_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "adc_fifo_ad9361_3": {
                "vlnv": "analog.com:user:util_wfifo:1.0",
                "xci_name": "design_1_adc_fifo_ad9361_3_0",
                "parameters": {
                  "DIN_ADDRESS_WIDTH": {
                    "value": "4"
                  },
                  "DIN_DATA_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_DATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "dac_fifo_ad9361_3": {
                "vlnv": "analog.com:user:util_rfifo:1.0",
                "xci_name": "design_1_dac_fifo_ad9361_3_0",
                "parameters": {
                  "DIN_ADDRESS_WIDTH": {
                    "value": "4"
                  },
                  "DIN_DATA_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_DATA_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "RAshift16_4_up_0": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_0_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_1": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_1_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_2": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_2_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "RAshift16_4_up_3": {
                "vlnv": "xilinx.com:module_ref:RAshift16_4_up:1.0",
                "xci_name": "design_1_RAshift16_4_up_3_2",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "RAshift16_4_up",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "input_bus": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "output_bus": {
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  }
                }
              },
              "axi_ad9361_3": {
                "vlnv": "analog.com:user:axi_ad9361:1.0",
                "xci_name": "design_1_axi_ad9361_3_0",
                "parameters": {
                  "ADC_DATAFORMAT_DISABLE": {
                    "value": "0"
                  },
                  "ADC_DATAPATH_DISABLE": {
                    "value": "0"
                  },
                  "ADC_DCFILTER_DISABLE": {
                    "value": "1"
                  },
                  "ADC_INIT_DELAY": {
                    "value": "0"
                  },
                  "ADC_IQCORRECTION_DISABLE": {
                    "value": "1"
                  },
                  "ADC_USERPORTS_DISABLE": {
                    "value": "0"
                  },
                  "CMOS_OR_LVDS_N": {
                    "value": "0"
                  },
                  "DAC_DATAPATH_DISABLE": {
                    "value": "0"
                  },
                  "DAC_DDS_DISABLE": {
                    "value": "1"
                  },
                  "DAC_DDS_TYPE": {
                    "value": "1"
                  },
                  "DAC_INIT_DELAY": {
                    "value": "0"
                  },
                  "DAC_IQCORRECTION_DISABLE": {
                    "value": "1"
                  },
                  "DAC_USERPORTS_DISABLE": {
                    "value": "0"
                  },
                  "DEV_PACKAGE": {
                    "value": "3"
                  },
                  "FPGA_FAMILY": {
                    "value": "3"
                  },
                  "FPGA_TECHNOLOGY": {
                    "value": "1"
                  },
                  "ID": {
                    "value": "0"
                  },
                  "IO_DELAY_GROUP": {
                    "value": "dev_3_if_delay_group"
                  },
                  "SPEED_GRADE": {
                    "value": "10"
                  },
                  "TDD_DISABLE": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "s_axi",
                  "axi_ad9361_3/s_axi"
                ]
              }
            },
            "nets": {
              "dout_clk_1": {
                "ports": [
                  "axi_ad9361_3/l_clk",
                  "adc_fifo_ad9361_3/din_clk",
                  "dac_fifo_ad9361_3/dout_clk",
                  "axi_ad9361_3/clk"
                ]
              },
              "dout_rst_1": {
                "ports": [
                  "axi_ad9361_3/rst",
                  "adc_fifo_ad9361_3/din_rst",
                  "dac_fifo_ad9361_3/dout_rst"
                ]
              },
              "din_rstn_1": {
                "ports": [
                  "din_rstn",
                  "adc_fifo_ad9361_3/dout_rstn",
                  "dac_fifo_ad9361_3/din_rstn"
                ]
              },
              "din_clk_1": {
                "ports": [
                  "din_clk",
                  "adc_fifo_ad9361_3/dout_clk",
                  "dac_fifo_ad9361_3/din_clk"
                ]
              },
              "delay_clk_1": {
                "ports": [
                  "delay_clk",
                  "axi_ad9361_3/delay_clk"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "axi_ad9361_3/s_axi_aclk"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_ad9361_3/s_axi_aresetn"
                ]
              },
              "axi_ad9361_3_dac_enable_i0": {
                "ports": [
                  "axi_ad9361_3/dac_enable_i0",
                  "dac_fifo_ad9361_3/dout_enable_0"
                ]
              },
              "axi_ad9361_3_dac_valid_i0": {
                "ports": [
                  "axi_ad9361_3/dac_valid_i0",
                  "dac_fifo_ad9361_3/dout_valid_0"
                ]
              },
              "axi_ad9361_3_dac_enable_i1": {
                "ports": [
                  "axi_ad9361_3/dac_enable_i1",
                  "dac_fifo_ad9361_3/dout_enable_2"
                ]
              },
              "axi_ad9361_3_dac_valid_i1": {
                "ports": [
                  "axi_ad9361_3/dac_valid_i1",
                  "dac_fifo_ad9361_3/dout_valid_2"
                ]
              },
              "axi_ad9361_3_dac_enable_q1": {
                "ports": [
                  "axi_ad9361_3/dac_enable_q1",
                  "dac_fifo_ad9361_3/dout_enable_3"
                ]
              },
              "dac_fifo_ad9361_2_dout_data_3": {
                "ports": [
                  "dac_fifo_ad9361_3/dout_data_3",
                  "axi_ad9361_3/dac_data_q1"
                ]
              },
              "dac_fifo_ad9361_2_dout_data_2": {
                "ports": [
                  "dac_fifo_ad9361_3/dout_data_2",
                  "axi_ad9361_3/dac_data_i1"
                ]
              },
              "axi_ad9361_3_dac_valid_q0": {
                "ports": [
                  "axi_ad9361_3/dac_valid_q0",
                  "dac_fifo_ad9361_3/dout_valid_1"
                ]
              },
              "axi_ad9361_3_dac_valid_q1": {
                "ports": [
                  "axi_ad9361_3/dac_valid_q1",
                  "dac_fifo_ad9361_3/dout_valid_3"
                ]
              },
              "axi_ad9361_3_dac_enable_q0": {
                "ports": [
                  "axi_ad9361_3/dac_enable_q0",
                  "dac_fifo_ad9361_3/dout_enable_1"
                ]
              },
              "dac_fifo_ad9361_2_dout_data_0": {
                "ports": [
                  "dac_fifo_ad9361_3/dout_data_0",
                  "axi_ad9361_3/dac_data_i0"
                ]
              },
              "dac_fifo_ad9361_2_dout_data_1": {
                "ports": [
                  "dac_fifo_ad9361_3/dout_data_1",
                  "axi_ad9361_3/dac_data_q0"
                ]
              },
              "axi_ad9361_3_adc_data_q0": {
                "ports": [
                  "axi_ad9361_3/adc_data_q0",
                  "adc_fifo_ad9361_3/din_data_1"
                ]
              },
              "axi_ad9361_3_adc_enable_q1": {
                "ports": [
                  "axi_ad9361_3/adc_enable_q1",
                  "adc_fifo_ad9361_3/din_enable_3"
                ]
              },
              "axi_ad9361_3_adc_data_i1": {
                "ports": [
                  "axi_ad9361_3/adc_data_i1",
                  "adc_fifo_ad9361_3/din_data_2"
                ]
              },
              "axi_ad9361_3_adc_data_q1": {
                "ports": [
                  "axi_ad9361_3/adc_data_q1",
                  "adc_fifo_ad9361_3/din_data_3"
                ]
              },
              "axi_ad9361_3_adc_valid_q0": {
                "ports": [
                  "axi_ad9361_3/adc_valid_q0",
                  "adc_fifo_ad9361_3/din_valid_1"
                ]
              },
              "axi_ad9361_3_adc_valid_q1": {
                "ports": [
                  "axi_ad9361_3/adc_valid_q1",
                  "adc_fifo_ad9361_3/din_valid_3"
                ]
              },
              "axi_ad9361_3_adc_enable_q0": {
                "ports": [
                  "axi_ad9361_3/adc_enable_q0",
                  "adc_fifo_ad9361_3/din_enable_1"
                ]
              },
              "axi_ad9361_3_adc_valid_i1": {
                "ports": [
                  "axi_ad9361_3/adc_valid_i1",
                  "adc_fifo_ad9361_3/din_valid_2"
                ]
              },
              "axi_ad9361_3_adc_valid_i0": {
                "ports": [
                  "axi_ad9361_3/adc_valid_i0",
                  "adc_fifo_ad9361_3/din_valid_0"
                ]
              },
              "axi_ad9361_3_adc_data_i0": {
                "ports": [
                  "axi_ad9361_3/adc_data_i0",
                  "adc_fifo_ad9361_3/din_data_0"
                ]
              },
              "axi_ad9361_3_adc_enable_i0": {
                "ports": [
                  "axi_ad9361_3/adc_enable_i0",
                  "adc_fifo_ad9361_3/din_enable_0"
                ]
              },
              "axi_ad9361_3_adc_enable_i1": {
                "ports": [
                  "axi_ad9361_3/adc_enable_i1",
                  "adc_fifo_ad9361_3/din_enable_2"
                ]
              },
              "axi_ad9361_3_enable": {
                "ports": [
                  "axi_ad9361_3/enable",
                  "ad9361_EN_3"
                ]
              },
              "axi_ad9361_3_txnrx": {
                "ports": [
                  "axi_ad9361_3/txnrx",
                  "ad9361_TXNRX_3"
                ]
              },
              "TDD_SYNC3_dout": {
                "ports": [
                  "TDD_SYNC3/dout",
                  "axi_ad9361_3/tdd_sync"
                ]
              },
              "axi_ad9361_3_dac_sync_out": {
                "ports": [
                  "axi_ad9361_3/dac_sync_out",
                  "axi_ad9361_3/dac_sync_in"
                ]
              },
              "up_enable_1": {
                "ports": [
                  "up_enable",
                  "axi_ad9361_3/up_enable"
                ]
              },
              "up_txnrx_1": {
                "ports": [
                  "up_txnrx",
                  "axi_ad9361_3/up_txnrx"
                ]
              },
              "ad9361_DCLK_3_P_1": {
                "ports": [
                  "ad9361_DCLK_3_P",
                  "axi_ad9361_3/rx_clk_in_p"
                ]
              },
              "ad9361_DCLK_3_N_1": {
                "ports": [
                  "ad9361_DCLK_3_N",
                  "axi_ad9361_3/rx_clk_in_n"
                ]
              },
              "ad9361_RX_FRAME3_P_1": {
                "ports": [
                  "ad9361_RX_FRAME3_P",
                  "axi_ad9361_3/rx_frame_in_p"
                ]
              },
              "ad9361_RX_FRAME3_N_1": {
                "ports": [
                  "ad9361_RX_FRAME3_N",
                  "axi_ad9361_3/rx_frame_in_n"
                ]
              },
              "ad9361_3_P1_P_1": {
                "ports": [
                  "ad9361_3_P1_P",
                  "axi_ad9361_3/rx_data_in_p"
                ]
              },
              "ad9361_3_P1_N_1": {
                "ports": [
                  "ad9361_3_P1_N",
                  "axi_ad9361_3/rx_data_in_n"
                ]
              },
              "axi_ad9361_3_tx_clk_out_p": {
                "ports": [
                  "axi_ad9361_3/tx_clk_out_p",
                  "ad9361_FB_CLK_3_P"
                ]
              },
              "axi_ad9361_3_tx_clk_out_n": {
                "ports": [
                  "axi_ad9361_3/tx_clk_out_n",
                  "ad9361_FB_CLK_3_N"
                ]
              },
              "axi_ad9361_3_tx_frame_out_p": {
                "ports": [
                  "axi_ad9361_3/tx_frame_out_p",
                  "ad9361_TX_FRAME3_P"
                ]
              },
              "axi_ad9361_3_tx_frame_out_n": {
                "ports": [
                  "axi_ad9361_3/tx_frame_out_n",
                  "ad9361_TX_FRAME3_N"
                ]
              },
              "axi_ad9361_3_tx_data_out_p": {
                "ports": [
                  "axi_ad9361_3/tx_data_out_p",
                  "ad9361_3_P0_P"
                ]
              },
              "axi_ad9361_3_tx_data_out_n": {
                "ports": [
                  "axi_ad9361_3/tx_data_out_n",
                  "ad9361_3_P0_N"
                ]
              },
              "TDD_SYNC4_dout": {
                "ports": [
                  "LOGIC_1/dout",
                  "dac_fifo_ad9361_3/din_valid_in_0",
                  "dac_fifo_ad9361_3/din_valid_in_1",
                  "dac_fifo_ad9361_3/din_valid_in_2",
                  "dac_fifo_ad9361_3/din_valid_in_3",
                  "dac_fifo_ad9361_3/din_unf"
                ]
              },
              "din_data_8_1": {
                "ports": [
                  "din_data_8",
                  "dac_fifo_ad9361_3/din_data_0"
                ]
              },
              "din_data_6_1": {
                "ports": [
                  "din_data_6",
                  "dac_fifo_ad9361_3/din_data_2"
                ]
              },
              "din_data_9_1": {
                "ports": [
                  "din_data_9",
                  "dac_fifo_ad9361_3/din_data_1"
                ]
              },
              "din_data_7_1": {
                "ports": [
                  "din_data_7",
                  "dac_fifo_ad9361_3/din_data_3"
                ]
              },
              "RAshift16_4_up_0_output_bus": {
                "ports": [
                  "RAshift16_4_up_0/output_bus",
                  "dout_data_10"
                ]
              },
              "adc_fifo_ad9361_3_dout_data_0": {
                "ports": [
                  "adc_fifo_ad9361_3/dout_data_0",
                  "RAshift16_4_up_0/input_bus"
                ]
              },
              "RAshift16_4_up_1_output_bus": {
                "ports": [
                  "RAshift16_4_up_1/output_bus",
                  "dout_data_11"
                ]
              },
              "adc_fifo_ad9361_3_dout_data_1": {
                "ports": [
                  "adc_fifo_ad9361_3/dout_data_1",
                  "RAshift16_4_up_1/input_bus"
                ]
              },
              "RAshift16_4_up_2_output_bus": {
                "ports": [
                  "RAshift16_4_up_2/output_bus",
                  "dout_data_8"
                ]
              },
              "adc_fifo_ad9361_3_dout_data_2": {
                "ports": [
                  "adc_fifo_ad9361_3/dout_data_2",
                  "RAshift16_4_up_2/input_bus"
                ]
              },
              "RAshift16_4_up_3_output_bus": {
                "ports": [
                  "RAshift16_4_up_3/output_bus",
                  "dout_data_9"
                ]
              },
              "adc_fifo_ad9361_3_dout_data_3": {
                "ports": [
                  "adc_fifo_ad9361_3/dout_data_3",
                  "RAshift16_4_up_3/input_bus"
                ]
              }
            }
          },
          "ad9361_clk": {
            "ports": {
              "clk_out": {
                "type": "clk",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "FPGA_REF_40MHZ": {
                "type": "clk",
                "direction": "I"
              },
              "sample_rate_30": {
                "type": "clk",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_out1": {
                "type": "clk",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn1": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ext_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "peripheral_reset": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "clk_DSP": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "design_1_clk_DSP_0",
                "parameters": {
                  "CLKIN1_JITTER_PS": {
                    "value": "250.0"
                  },
                  "CLKOUT1_JITTER": {
                    "value": "271.412"
                  },
                  "CLKOUT1_PHASE_ERROR": {
                    "value": "196.976"
                  },
                  "CLKOUT1_REQUESTED_OUT_FREQ": {
                    "value": "30.72"
                  },
                  "CLKOUT2_JITTER": {
                    "value": "158.000"
                  },
                  "CLKOUT2_PHASE_ERROR": {
                    "value": "196.976"
                  },
                  "CLKOUT2_REQUESTED_OUT_FREQ": {
                    "value": "100.000"
                  },
                  "CLKOUT2_USED": {
                    "value": "false"
                  },
                  "CLKOUT3_JITTER": {
                    "value": "158.000"
                  },
                  "CLKOUT3_PHASE_ERROR": {
                    "value": "196.976"
                  },
                  "CLKOUT3_REQUESTED_OUT_FREQ": {
                    "value": "100.000"
                  },
                  "CLKOUT3_USED": {
                    "value": "false"
                  },
                  "CLKOUT4_JITTER": {
                    "value": "247.096"
                  },
                  "CLKOUT4_PHASE_ERROR": {
                    "value": "196.976"
                  },
                  "CLKOUT4_REQUESTED_OUT_FREQ": {
                    "value": "100.000"
                  },
                  "CLKOUT4_USED": {
                    "value": "false"
                  },
                  "CLK_OUT1_PORT": {
                    "value": "sample_rate_30_72"
                  },
                  "CLK_OUT2_PORT": {
                    "value": "clk_out2"
                  },
                  "CLK_OUT3_PORT": {
                    "value": "clk_out3"
                  },
                  "CLK_OUT4_PORT": {
                    "value": "clk_out4"
                  },
                  "JITTER_SEL": {
                    "value": "No_Jitter"
                  },
                  "MMCM_BANDWIDTH": {
                    "value": "OPTIMIZED"
                  },
                  "MMCM_CLKFBOUT_MULT_F": {
                    "value": "24.000"
                  },
                  "MMCM_CLKIN1_PERIOD": {
                    "value": "25.000"
                  },
                  "MMCM_CLKIN2_PERIOD": {
                    "value": "10.0"
                  },
                  "MMCM_CLKOUT0_DIVIDE_F": {
                    "value": "31.250"
                  },
                  "MMCM_CLKOUT1_DIVIDE": {
                    "value": "1"
                  },
                  "MMCM_CLKOUT2_DIVIDE": {
                    "value": "1"
                  },
                  "MMCM_CLKOUT3_DIVIDE": {
                    "value": "1"
                  },
                  "MMCM_DIVCLK_DIVIDE": {
                    "value": "1"
                  },
                  "NUM_OUT_CLKS": {
                    "value": "1"
                  },
                  "PRIM_IN_FREQ": {
                    "value": "40"
                  },
                  "PRIM_SOURCE": {
                    "value": "No_buffer"
                  },
                  "USE_LOCKED": {
                    "value": "true"
                  },
                  "USE_RESET": {
                    "value": "false"
                  }
                }
              },
              "DATA_rst": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "design_1_DATA_rst_0",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "16"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "nets": {
              "divclk_61_rst_peripheral_aresetn": {
                "ports": [
                  "DATA_rst/peripheral_aresetn",
                  "peripheral_aresetn",
                  "peripheral_aresetn1"
                ]
              },
              "clk_DSP_data_rate": {
                "ports": [
                  "clk_DSP/sample_rate_30_72",
                  "sample_rate_30",
                  "clk_out",
                  "clk_out1",
                  "DATA_rst/slowest_sync_clk"
                ]
              },
              "clk_DSP_locked": {
                "ports": [
                  "clk_DSP/locked",
                  "DATA_rst/dcm_locked"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "ext_reset_in",
                  "DATA_rst/ext_reset_in"
                ]
              },
              "DATA_rst_peripheral_reset": {
                "ports": [
                  "DATA_rst/peripheral_reset",
                  "peripheral_reset"
                ]
              },
              "FPGA_REF_40MHZ_1": {
                "ports": [
                  "FPGA_REF_40MHZ",
                  "clk_DSP/clk_in1"
                ]
              }
            }
          },
          "const_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_const_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn3": {
            "interface_ports": [
              "s_axi2",
              "AD9361_2/s_axi"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "s_axi",
              "AD9361_3/s_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi1",
              "AD9361_1/s_axi"
            ]
          }
        },
        "nets": {
          "ad9361_DCLK_2_P_1": {
            "ports": [
              "ad9361_DCLK_2_P",
              "AD9361_2/ad9361_DCLK_2_P"
            ]
          },
          "ad9361_RX_FRAME2_P_1": {
            "ports": [
              "ad9361_RX_FRAME2_P",
              "AD9361_2/ad9361_RX_FRAME2_P"
            ]
          },
          "ad9361_DCLK_2_N_1": {
            "ports": [
              "ad9361_DCLK_2_N",
              "AD9361_2/ad9361_DCLK_2_N"
            ]
          },
          "ad9361_RX_FRAME1_N_1": {
            "ports": [
              "ad9361_RX_FRAME1_N",
              "AD9361_1/ad9361_RX_FRAME1_N"
            ]
          },
          "ad9361_RX_FRAME3_N_1": {
            "ports": [
              "ad9361_RX_FRAME3_N",
              "AD9361_3/ad9361_RX_FRAME3_N"
            ]
          },
          "ad9361_3_P1_N_1": {
            "ports": [
              "ad9361_3_P1_N",
              "AD9361_3/ad9361_3_P1_N"
            ]
          },
          "ad9361_3_P1_P_1": {
            "ports": [
              "ad9361_3_P1_P",
              "AD9361_3/ad9361_3_P1_P"
            ]
          },
          "ad9361_1_P1_N_1": {
            "ports": [
              "ad9361_1_P1_N",
              "AD9361_1/ad9361_1_P1_N"
            ]
          },
          "ad9361_DCLK_1_N_1": {
            "ports": [
              "ad9361_DCLK_1_N",
              "AD9361_1/ad9361_DCLK_1_N"
            ]
          },
          "ad9361_RX_FRAME1_P_1": {
            "ports": [
              "ad9361_RX_FRAME1_P",
              "AD9361_1/ad9361_RX_FRAME1_P"
            ]
          },
          "ad9361_RX_FRAME3_P_1": {
            "ports": [
              "ad9361_RX_FRAME3_P",
              "AD9361_3/ad9361_RX_FRAME3_P"
            ]
          },
          "ad9361_DCLK_3_N_1": {
            "ports": [
              "ad9361_DCLK_3_N",
              "AD9361_3/ad9361_DCLK_3_N"
            ]
          },
          "ad9361_RX_FRAME2_N_1": {
            "ports": [
              "ad9361_RX_FRAME2_N",
              "AD9361_2/ad9361_RX_FRAME2_N"
            ]
          },
          "ad9361_2_P1_P_1": {
            "ports": [
              "ad9361_2_P1_P",
              "AD9361_2/ad9361_2_P1_P"
            ]
          },
          "ad9361_2_P1_N_1": {
            "ports": [
              "ad9361_2_P1_N",
              "AD9361_2/ad9361_2_P1_N"
            ]
          },
          "ad9361_1_P1_P_1": {
            "ports": [
              "ad9361_1_P1_P",
              "AD9361_1/ad9361_1_P1_P"
            ]
          },
          "up_txnrx_1": {
            "ports": [
              "const_0/dout",
              "AD9361_3/up_txnrx",
              "AD9361_2/up_txnrx",
              "AD9361_1/up_txnrx",
              "AD9361_2/up_enable",
              "AD9361_3/up_enable",
              "AD9361_1/up_enable",
              "dout"
            ]
          },
          "din_rstn_1": {
            "ports": [
              "ad9361_clk/peripheral_aresetn",
              "AD9361_3/din_rstn",
              "AD9361_1/dout_rstn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "AD9361_2/s_axi_aclk",
              "AD9361_3/s_axi_aclk",
              "AD9361_1/s_axi_aclk"
            ]
          },
          "delay_clk_1": {
            "ports": [
              "delay_clk",
              "AD9361_2/delay_clk",
              "AD9361_3/delay_clk",
              "AD9361_1/delay_clk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "AD9361_2/s_axi_aresetn",
              "AD9361_3/s_axi_aresetn",
              "AD9361_1/s_axi_aresetn"
            ]
          },
          "ad9361_DCLK_1_P_1": {
            "ports": [
              "ad9361_DCLK_1_P",
              "AD9361_1/ad9361_DCLK_1_P"
            ]
          },
          "AD9361_3_ad9361_TXNRX_3": {
            "ports": [
              "AD9361_3/ad9361_TXNRX_3",
              "ad9361_TXNRX_3"
            ]
          },
          "AD9361_3_ad9361_EN_3": {
            "ports": [
              "AD9361_3/ad9361_EN_3",
              "ad9361_EN_3"
            ]
          },
          "ad9361_DCLK_3_P_1": {
            "ports": [
              "ad9361_DCLK_3_P",
              "AD9361_3/ad9361_DCLK_3_P"
            ]
          },
          "ad9361_clk_clk_out": {
            "ports": [
              "ad9361_clk/clk_out",
              "AD9361_3/din_clk",
              "AD9361_1/dout_clk"
            ]
          },
          "AD9361_1_ad9361_FB_CLK_1_P": {
            "ports": [
              "AD9361_1/ad9361_FB_CLK_1_P",
              "ad9361_FB_CLK_1_P"
            ]
          },
          "AD9361_1_ad9361_FB_CLK_1_N": {
            "ports": [
              "AD9361_1/ad9361_FB_CLK_1_N",
              "ad9361_FB_CLK_1_N"
            ]
          },
          "AD9361_1_ad9361_TX_FRAME1_P": {
            "ports": [
              "AD9361_1/ad9361_TX_FRAME1_P",
              "ad9361_TX_FRAME1_P"
            ]
          },
          "AD9361_1_ad9361_TX_FRAME1_N": {
            "ports": [
              "AD9361_1/ad9361_TX_FRAME1_N",
              "ad9361_TX_FRAME1_N"
            ]
          },
          "AD9361_2_ad9361_FB_CLK_2_P": {
            "ports": [
              "AD9361_2/ad9361_FB_CLK_2_P",
              "ad9361_FB_CLK_2_P"
            ]
          },
          "AD9361_2_ad9361_FB_CLK_2_N": {
            "ports": [
              "AD9361_2/ad9361_FB_CLK_2_N",
              "ad9361_FB_CLK_2_N"
            ]
          },
          "AD9361_2_ad9361_TX_FRAME2_P": {
            "ports": [
              "AD9361_2/ad9361_TX_FRAME2_P",
              "ad9361_TX_FRAME2_P"
            ]
          },
          "AD9361_2_ad9361_TX_FRAME2_N": {
            "ports": [
              "AD9361_2/ad9361_TX_FRAME2_N",
              "ad9361_TX_FRAME2_N"
            ]
          },
          "AD9361_3_ad9361_FB_CLK_3_P": {
            "ports": [
              "AD9361_3/ad9361_FB_CLK_3_P",
              "ad9361_FB_CLK_3_P"
            ]
          },
          "AD9361_3_ad9361_FB_CLK_3_N": {
            "ports": [
              "AD9361_3/ad9361_FB_CLK_3_N",
              "ad9361_FB_CLK_3_N"
            ]
          },
          "AD9361_3_ad9361_TX_FRAME3_P": {
            "ports": [
              "AD9361_3/ad9361_TX_FRAME3_P",
              "ad9361_TX_FRAME3_P"
            ]
          },
          "AD9361_3_ad9361_TX_FRAME3_N": {
            "ports": [
              "AD9361_3/ad9361_TX_FRAME3_N",
              "ad9361_TX_FRAME3_N"
            ]
          },
          "AD9361_1_ad9361_1_P0_P": {
            "ports": [
              "AD9361_1/ad9361_1_P0_P",
              "ad9361_1_P0_P"
            ]
          },
          "AD9361_1_ad9361_1_P0_N": {
            "ports": [
              "AD9361_1/ad9361_1_P0_N",
              "ad9361_1_P0_N"
            ]
          },
          "AD9361_2_ad9361_2_P0_P": {
            "ports": [
              "AD9361_2/ad9361_2_P0_P",
              "ad9361_2_P0_P"
            ]
          },
          "AD9361_2_ad9361_2_P0_N": {
            "ports": [
              "AD9361_2/ad9361_2_P0_N",
              "ad9361_2_P0_N"
            ]
          },
          "AD9361_3_ad9361_3_P0_P": {
            "ports": [
              "AD9361_3/ad9361_3_P0_P",
              "ad9361_3_P0_P"
            ]
          },
          "AD9361_3_ad9361_3_P0_N": {
            "ports": [
              "AD9361_3/ad9361_3_P0_N",
              "ad9361_3_P0_N"
            ]
          },
          "AD9361_1_ad9361_EN_1": {
            "ports": [
              "AD9361_1/ad9361_EN_1",
              "ad9361_EN_1"
            ]
          },
          "AD9361_2_ad9361_EN_2": {
            "ports": [
              "AD9361_2/ad9361_EN_2",
              "ad9361_EN_2"
            ]
          },
          "AD9361_1_ad9361_TXNRX_1": {
            "ports": [
              "AD9361_1/ad9361_TXNRX_1",
              "ad9361_TXNRX_1"
            ]
          },
          "AD9361_2_ad9361_TXNRX_2": {
            "ports": [
              "AD9361_2/ad9361_TXNRX_2",
              "ad9361_TXNRX_2"
            ]
          },
          "din_data_0_1": {
            "ports": [
              "din_data_0",
              "AD9361_2/din_data_0"
            ]
          },
          "din_data_1_1": {
            "ports": [
              "din_data_1",
              "AD9361_2/din_data_1"
            ]
          },
          "AD9361_1_dout_data_0": {
            "ports": [
              "AD9361_1/dout_data_0",
              "dout_data_0"
            ]
          },
          "AD9361_1_dout_data_1": {
            "ports": [
              "AD9361_1/dout_data_1",
              "dout_data_1"
            ]
          },
          "FPGA_REF_40MHZ_1": {
            "ports": [
              "FPGA_REF_40MHZ",
              "ad9361_clk/FPGA_REF_40MHZ"
            ]
          },
          "ad9361_clk_data_rate": {
            "ports": [
              "ad9361_clk/sample_rate_30",
              "data_rate"
            ]
          },
          "AD9361_1_dout_data_2": {
            "ports": [
              "AD9361_1/dout_data_2",
              "dout_data_2"
            ]
          },
          "AD9361_1_dout_data_3": {
            "ports": [
              "AD9361_1/dout_data_3",
              "dout_data_3"
            ]
          },
          "AD9361_3_dout_data_8": {
            "ports": [
              "AD9361_3/dout_data_8",
              "dout_data_8"
            ]
          },
          "AD9361_3_dout_data_9": {
            "ports": [
              "AD9361_3/dout_data_9",
              "dout_data_9"
            ]
          },
          "AD9361_3_dout_data_10": {
            "ports": [
              "AD9361_3/dout_data_10",
              "dout_data_10"
            ]
          },
          "AD9361_3_dout_data_11": {
            "ports": [
              "AD9361_3/dout_data_11",
              "dout_data_11"
            ]
          },
          "din_data_2_1": {
            "ports": [
              "din_data_2",
              "AD9361_1/din_data_2"
            ]
          },
          "din_data_3_1": {
            "ports": [
              "din_data_3",
              "AD9361_1/din_data_3"
            ]
          },
          "din_data_4_1": {
            "ports": [
              "din_data_4",
              "AD9361_2/din_data_4"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "din_data_5_1": {
            "ports": [
              "din_data_5",
              "AD9361_2/din_data_5"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "din_data_7_1": {
            "ports": [
              "din_data_7",
              "AD9361_3/din_data_7"
            ]
          },
          "din_data_8_1": {
            "ports": [
              "din_data_8",
              "AD9361_3/din_data_8"
            ]
          },
          "din_data_9_1": {
            "ports": [
              "din_data_9",
              "AD9361_3/din_data_9"
            ]
          },
          "din_data_10_1": {
            "ports": [
              "din_data_10",
              "AD9361_1/din_data_10"
            ]
          },
          "din_data_11_1": {
            "ports": [
              "din_data_11",
              "AD9361_1/din_data_11"
            ]
          },
          "ad9361_clk_clk_out1": {
            "ports": [
              "ad9361_clk/clk_out1",
              "AD9361_2/din_clk",
              "clk_out1"
            ]
          },
          "AD9361_2_dout_data_7": {
            "ports": [
              "AD9361_2/dout_data_7",
              "dout_data_7"
            ]
          },
          "AD9361_2_dout_data_6": {
            "ports": [
              "AD9361_2/dout_data_6",
              "dout_data_6"
            ]
          },
          "AD9361_2_dout_data_5": {
            "ports": [
              "AD9361_2/dout_data_5",
              "dout_data_5"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "AD9361_2_dout_data_4": {
            "ports": [
              "AD9361_2/dout_data_4",
              "dout_data_4"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "din_rstn_2": {
            "ports": [
              "ad9361_clk/peripheral_aresetn1",
              "AD9361_2/din_rstn",
              "peripheral_aresetn1"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "ad9361_clk/ext_reset_in"
            ]
          },
          "din_data_6_1": {
            "ports": [
              "din_data_6",
              "AD9361_3/din_data_6"
            ]
          },
          "ad9361_clk_peripheral_reset": {
            "ports": [
              "ad9361_clk/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "AD9361_1_adc_valid_i0": {
            "ports": [
              "AD9361_1/adc_valid_i0",
              "adc_valid_i0"
            ]
          },
          "AD9361_2_adc_valid_i0": {
            "ports": [
              "AD9361_2/adc_valid_i0",
              "adc_valid_i1"
            ]
          }
        }
      },
      "SPI_MOD": {
        "interface_ports": {
          "AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ad9364_SPI_DO": {
            "direction": "I"
          },
          "ad9364_SPI_CS": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi4_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ad9361_SPI_CLK_1": {
            "direction": "O"
          },
          "ad9361_SPI_CS_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "ad9361_SPI_DO_1": {
            "direction": "I"
          },
          "ad9361_SPI_CS_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ad9361_SPI_DO_2": {
            "direction": "I"
          },
          "ad9361_SPI_CS_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ad9361_SPI_DI_1": {
            "direction": "O"
          },
          "ad9361_SPI_DO_3": {
            "direction": "I"
          },
          "s_axi4_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "F1956_SPI_CS": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "F1956_SPI_DI": {
            "direction": "O"
          },
          "F1956_SPI_CLK": {
            "direction": "O"
          }
        },
        "components": {
          "axi_spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "design_1_axi_spi_0",
            "parameters": {
              "C_FAMILY": {
                "value": "artix7"
              },
              "C_FIFO_DEPTH": {
                "value": "256"
              },
              "C_NUM_SS_BITS": {
                "value": "5"
              },
              "C_SCK_RATIO": {
                "value": "16"
              },
              "C_SUB_FAMILY": {
                "value": "artix7"
              },
              "C_S_AXI4_ID_WIDTH": {
                "value": "0"
              },
              "C_TYPE_OF_AXI4_INTERFACE": {
                "value": "0"
              },
              "C_USE_STARTUP": {
                "value": "0"
              },
              "C_XIP_MODE": {
                "value": "0"
              },
              "Multiples16": {
                "value": "10"
              }
            }
          },
          "cs_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_cs_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "5"
              }
            }
          },
          "cs_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_cs_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "cs_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_cs_2_0",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "cs_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_cs_3_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "cs_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_cs_4_0",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "5"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "on_off_f1956_data": {
            "vlnv": "xilinx.com:module_ref:on_off_wire:1.0",
            "xci_name": "design_1_on_off_f1956_data_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "on_off_wire",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I"
              },
              "mode": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "on_off_f1956_clk": {
            "vlnv": "xilinx.com:module_ref:on_off_wire:1.0",
            "xci_name": "design_1_on_off_f1956_clk_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "on_off_wire",
              "boundary_crc": "0x0"
            },
            "ports": {
              "data_in": {
                "direction": "I"
              },
              "mode": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O"
              }
            }
          },
          "SPI_MUX": {
            "vlnv": "xilinx.com:module_ref:Decoder_SPI:1.0",
            "xci_name": "design_1_SPI_MUX_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Decoder_SPI",
              "boundary_crc": "0x0"
            },
            "ports": {
              "code": {
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "miso_in_0": {
                "direction": "I"
              },
              "miso_in_1": {
                "direction": "I"
              },
              "miso_in_2": {
                "direction": "I"
              },
              "miso_in_3": {
                "direction": "I"
              },
              "miso_out": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_LITE_1": {
            "interface_ports": [
              "AXI_LITE",
              "axi_spi/AXI_LITE"
            ]
          }
        },
        "nets": {
          "SPI_MUX_miso_out": {
            "ports": [
              "SPI_MUX/miso_out",
              "axi_spi/io1_i"
            ]
          },
          "axi_spi_io0_o": {
            "ports": [
              "axi_spi/io0_o",
              "ad9361_SPI_DI_1",
              "on_off_f1956_data/data_in"
            ]
          },
          "axi_spi_ip2intc_irpt": {
            "ports": [
              "axi_spi/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "cs_1_Dout": {
            "ports": [
              "cs_1/Dout",
              "ad9361_SPI_CS_2"
            ]
          },
          "s_axi4_aresetn_1": {
            "ports": [
              "s_axi4_aresetn",
              "axi_spi/s_axi_aresetn"
            ]
          },
          "ad9361_SPI_DO_3_1": {
            "ports": [
              "ad9361_SPI_DO_3",
              "SPI_MUX/miso_in_2"
            ]
          },
          "cs_0_Dout": {
            "ports": [
              "cs_0/Dout",
              "ad9361_SPI_CS_1"
            ]
          },
          "ad9364_SPI_DO_1": {
            "ports": [
              "ad9364_SPI_DO",
              "SPI_MUX/miso_in_3"
            ]
          },
          "cs_3_Dout": {
            "ports": [
              "cs_3/Dout",
              "ad9364_SPI_CS"
            ]
          },
          "ad9361_SPI_DO_2_1": {
            "ports": [
              "ad9361_SPI_DO_2",
              "SPI_MUX/miso_in_1"
            ]
          },
          "ad9361_SPI_DO_1_1": {
            "ports": [
              "ad9361_SPI_DO_1",
              "SPI_MUX/miso_in_0"
            ]
          },
          "cs_2_Dout": {
            "ports": [
              "cs_2/Dout",
              "ad9361_SPI_CS_3"
            ]
          },
          "s_axi4_aclk_1": {
            "ports": [
              "s_axi4_aclk",
              "axi_spi/ext_spi_clk",
              "axi_spi/s_axi_aclk"
            ]
          },
          "axi_spi_sck_o": {
            "ports": [
              "axi_spi/sck_o",
              "ad9361_SPI_CLK_1",
              "on_off_f1956_clk/data_in"
            ]
          },
          "axi_spi_ss_o": {
            "ports": [
              "axi_spi/ss_o",
              "cs_1/Din",
              "cs_0/Din",
              "cs_2/Din",
              "cs_3/Din",
              "cs_4/Din",
              "SPI_MUX/code"
            ]
          },
          "cs_4_Dout": {
            "ports": [
              "cs_4/Dout",
              "on_off_f1956_data/mode",
              "on_off_f1956_clk/mode",
              "F1956_SPI_CS"
            ]
          },
          "on_off_f1956_data_data_out": {
            "ports": [
              "on_off_f1956_data/data_out",
              "F1956_SPI_DI"
            ]
          },
          "on_off_f1956_clk_data_out": {
            "ports": [
              "on_off_f1956_clk/data_out",
              "F1956_SPI_CLK"
            ]
          }
        }
      },
      "Control_from_SOM_0": {
        "vlnv": "xilinx.com:user:Control_from_SOM:1.0",
        "xci_name": "design_1_Control_from_SOM_0_0"
      },
      "Current_turning_off_0": {
        "vlnv": "xilinx.com:user:Current_turning_off:1.0",
        "xci_name": "design_1_Current_turning_off_0_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "parameters": {
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "parameters": {
          "C_EN_PROBE_IN_ACTIVITY": {
            "value": "0"
          },
          "C_NUM_PROBE_IN": {
            "value": "5"
          },
          "C_NUM_PROBE_OUT": {
            "value": "11"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "4"
          },
          "C_PROBE_OUT1_INIT_VAL": {
            "value": "0x2"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "3"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "14"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "24"
          },
          "C_PROBE_OUT6_WIDTH": {
            "value": "3"
          },
          "C_PROBE_OUT8_WIDTH": {
            "value": "2"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "325.52"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "170.079"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "194.835"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "184.320"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "160.853"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "194.835"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "280"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "36"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "32.552"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "PRIM_IN_FREQ": {
            "value": "30.72"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0"
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "only_rx_0": {
        "vlnv": "xilinx.com:module_ref:only_rx:1.0",
        "xci_name": "design_1_only_rx_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "only_rx",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "m_axis_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "rx_i_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "rx_i_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "rx_i_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "rx_i_axis_tready",
                "direction": "O"
              }
            }
          },
          "rx_q_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "rx_q_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "rx_q_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "rx_q_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              }
            }
          },
          "rx_i_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "rx_i_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              }
            }
          },
          "rx_q_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "rx_q_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              }
            }
          },
          "clk_l": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "30720000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_h": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "184320000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_hh": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "276480000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "ss_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "m_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "bw_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "thr_lvl": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "frsync_ctrl": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "addr_shft": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "corr_pr_detect": {
            "direction": "O"
          },
          "DeFec_err_dtct": {
            "direction": "O"
          },
          "decrc_oerr": {
            "direction": "O"
          },
          "decrc_verr": {
            "direction": "O"
          },
          "p1_verr": {
            "direction": "O"
          },
          "p2_oerr": {
            "direction": "O"
          },
          "time_er": {
            "direction": "O"
          },
          "rx_ocorr_dtct": {
            "direction": "O"
          },
          "delta_ph": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "kb_ps": {
            "direction": "O",
            "left": "17",
            "right": "0"
          },
          "thr_lvl_auto": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "N_sop_detect": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "N_err": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "only_tx_0": {
        "vlnv": "xilinx.com:module_ref:only_tx:1.0",
        "xci_name": "design_1_only_tx_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "only_tx",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "validate": {
            "mode": "Slave",
            "vlnv": "analog.com:interface:fifo_rd_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "validate_en",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis_tuser",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          },
          "tx_i_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tx_i_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "tx_i_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tx_i_axis_tready",
                "direction": "I"
              }
            }
          },
          "tx_q_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tx_q_axis_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "tx_q_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tx_q_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              }
            }
          },
          "tx_i_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "tx_i_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              }
            }
          },
          "tx_q_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "tx_q_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              }
            }
          },
          "clk_l": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_DSP_0_sample_rate_30_72",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "30720000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_h": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "184320000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "ss_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "m_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "bw_in": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "data_off_tx": {
            "direction": "I"
          }
        }
      },
      "switch_0": {
        "vlnv": "xilinx.com:module_ref:switch:1.0",
        "xci_name": "design_1_switch_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "switch",
          "boundary_crc": "0x0"
        },
        "ports": {
          "iredata_tx": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iimdata_tx": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iredata_ad": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "iimdata_ad": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "switch_on": {
            "direction": "I"
          },
          "oredata_rx": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "oimdata_rx": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "AXI_Peripheral_M01_AXI": {
        "interface_ports": [
          "AXI_Peripheral/M01_AXI",
          "AD9361_CTRL/s_axi"
        ]
      },
      "AXI_Peripheral_M00_AXI": {
        "interface_ports": [
          "AXI_Peripheral/M00_AXI",
          "AD9361_CTRL/s_axi2"
        ]
      },
      "AXI_Peripheral_M06_AXI": {
        "interface_ports": [
          "AXI_Peripheral/M06_AXI",
          "SPI_MOD/AXI_LITE"
        ]
      },
      "AXI_Peripheral_M14_AXI": {
        "interface_ports": [
          "Current_turning_off_0/S00_AXI",
          "AXI_Peripheral/M14_AXI"
        ]
      },
      "AXI_Peripheral_M02_AXI": {
        "interface_ports": [
          "AXI_Peripheral/M02_AXI",
          "AD9361_CTRL/s_axi1"
        ]
      },
      "AXI_Peripheral_M04_AXI": {
        "interface_ports": [
          "AXI_Peripheral/M04_AXI",
          "Control_from_SOM_0/S00_AXI"
        ]
      },
      "AXI_Peripheral_M03_AXI": {
        "interface_ports": [
          "AXI_Peripheral/M03_AXI",
          "AD9364/s_axi"
        ]
      }
    },
    "nets": {
      "AXI_Peripheral_AXI_RX_CLK_OUT": {
        "ports": [
          "AXI_Peripheral/AXI_RX_CLK_OUT",
          "AXI_RX_CLK_OUT"
        ]
      },
      "AXI_Peripheral_AXI_RX_DATA_OUT": {
        "ports": [
          "AXI_Peripheral/AXI_RX_DATA_OUT",
          "AXI_RX_DATA_OUT"
        ]
      },
      "AXI_TX_CLK_IN_1": {
        "ports": [
          "AXI_TX_CLK_IN",
          "AXI_Peripheral/AXI_TX_CLK_IN"
        ]
      },
      "AXI_TX_DATA_IN_1": {
        "ports": [
          "AXI_TX_DATA_IN",
          "AXI_Peripheral/AXI_TX_DATA_IN"
        ]
      },
      "clk_wiz_0_axi_periph_clk": {
        "ports": [
          "CLK_AXI/axi_periph_clk",
          "AXI_Peripheral/m_aclk",
          "AD9364/s_axi_aclk",
          "AD9361_CTRL/s_axi_aclk",
          "SPI_MOD/s_axi4_aclk",
          "Control_from_SOM_0/s00_axi_aclk",
          "Current_turning_off_0/s00_axi_aclk"
        ]
      },
      "rst_sys_ps7_100M_peripheral_aresetn": {
        "ports": [
          "CLK_AXI/peripheral_aresetn",
          "AXI_Peripheral/S00_ARESETN",
          "AD9364/s_axi_aresetn",
          "SPI_MOD/s_axi4_aresetn",
          "AD9361_CTRL/s_axi_aresetn",
          "Control_from_SOM_0/s00_axi_aresetn",
          "Current_turning_off_0/s00_axi_aresetn"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "CLK_AXI/delay_clk",
          "AXI_Peripheral/idelay_ref_clk",
          "AD9364/delay_clk",
          "AD9361_CTRL/delay_clk"
        ]
      },
      "AD9364_ad9364_EN": {
        "ports": [
          "AD9364/ad9364_EN",
          "ad9364_EN"
        ]
      },
      "AD9364_ad9364_TXNRX": {
        "ports": [
          "AD9364/ad9364_TXNRX",
          "ad9364_TXNRX"
        ]
      },
      "ad9361_spi_clk_4": {
        "ports": [
          "SPI_MOD/ad9361_SPI_CLK_1",
          "ad9361_SPI_CLK_1",
          "ad9361_SPI_CLK_2",
          "ad9361_SPI_CLK_3",
          "ad9364_SPI_CLK"
        ]
      },
      "ad9361_spi_mosi_1": {
        "ports": [
          "SPI_MOD/ad9361_SPI_DI_1",
          "ad9361_SPI_DI_1",
          "ad9361_SPI_DI_2",
          "ad9361_SPI_DI_3",
          "ad9364_SPI_DI"
        ]
      },
      "ad9364_DCLK_P_1": {
        "ports": [
          "ad9364_DCLK_P",
          "AD9364/ad9364_DCLK_P"
        ]
      },
      "ad9364_DCLK_N_1": {
        "ports": [
          "ad9364_DCLK_N",
          "AD9364/ad9364_DCLK_N"
        ]
      },
      "ad9364_TX_FRAME_P_1": {
        "ports": [
          "ad9364_RX_FRAME_P",
          "AD9364/ad9364_TX_FRAME_P"
        ]
      },
      "ad9364_TX_FRAME_N_1": {
        "ports": [
          "ad9364_RX_FRAME_N",
          "AD9364/ad9364_TX_FRAME_N"
        ]
      },
      "ad9364_P1_P_1": {
        "ports": [
          "ad9364_P1_P",
          "AD9364/ad9364_P1_P"
        ]
      },
      "ad9364_P1_N_1": {
        "ports": [
          "ad9364_P1_N",
          "AD9364/ad9364_P1_N"
        ]
      },
      "Decoder_SPI_0_num_cs_0": {
        "ports": [
          "SPI_MOD/ad9361_SPI_CS_1",
          "ad9361_SPI_CS_1"
        ]
      },
      "Decoder_SPI_0_num_cs_1": {
        "ports": [
          "SPI_MOD/ad9361_SPI_CS_2",
          "ad9361_SPI_CS_2"
        ]
      },
      "Decoder_SPI_0_num_cs_2": {
        "ports": [
          "SPI_MOD/ad9361_SPI_CS_3",
          "ad9361_SPI_CS_3"
        ]
      },
      "Decoder_SPI_0_num_cs_3": {
        "ports": [
          "SPI_MOD/ad9364_SPI_CS",
          "ad9364_SPI_CS"
        ]
      },
      "ad9361_SPI_DO_1_1": {
        "ports": [
          "ad9361_SPI_DO_1",
          "SPI_MOD/ad9361_SPI_DO_1"
        ]
      },
      "ad9361_SPI_DO_2_1": {
        "ports": [
          "ad9361_SPI_DO_2",
          "SPI_MOD/ad9361_SPI_DO_2"
        ]
      },
      "ad9361_SPI_DO_3_1": {
        "ports": [
          "ad9361_SPI_DO_3",
          "SPI_MOD/ad9361_SPI_DO_3"
        ]
      },
      "ad9364_SPI_DO_1": {
        "ports": [
          "ad9364_SPI_DO",
          "SPI_MOD/ad9364_SPI_DO"
        ]
      },
      "ad9361_DCLK_2_P_1": {
        "ports": [
          "ad9361_DCLK_2_P",
          "AD9361_CTRL/ad9361_DCLK_2_P"
        ]
      },
      "ad9361_RX_FRAME2_P_1": {
        "ports": [
          "ad9361_RX_FRAME2_P",
          "AD9361_CTRL/ad9361_RX_FRAME2_P"
        ]
      },
      "ad9361_DCLK_2_N_1": {
        "ports": [
          "ad9361_DCLK_2_N",
          "AD9361_CTRL/ad9361_DCLK_2_N"
        ]
      },
      "ad9361_RX_FRAME1_N_1": {
        "ports": [
          "ad9361_RX_FRAME1_N",
          "AD9361_CTRL/ad9361_RX_FRAME1_N"
        ]
      },
      "ad9361_RX_FRAME3_N_1": {
        "ports": [
          "ad9361_RX_FRAME3_N",
          "AD9361_CTRL/ad9361_RX_FRAME3_N"
        ]
      },
      "ad9361_3_P1_N_1": {
        "ports": [
          "ad9361_3_P1_N",
          "AD9361_CTRL/ad9361_3_P1_N"
        ]
      },
      "ad9361_3_P1_P_1": {
        "ports": [
          "ad9361_3_P1_P",
          "AD9361_CTRL/ad9361_3_P1_P"
        ]
      },
      "ad9361_DCLK_1_N_1": {
        "ports": [
          "ad9361_DCLK_1_N",
          "AD9361_CTRL/ad9361_DCLK_1_N"
        ]
      },
      "ad9361_RX_FRAME1_P_1": {
        "ports": [
          "ad9361_RX_FRAME1_P",
          "AD9361_CTRL/ad9361_RX_FRAME1_P"
        ]
      },
      "ad9361_RX_FRAME3_P_1": {
        "ports": [
          "ad9361_RX_FRAME3_P",
          "AD9361_CTRL/ad9361_RX_FRAME3_P"
        ]
      },
      "ad9361_DCLK_3_N_1": {
        "ports": [
          "ad9361_DCLK_3_N",
          "AD9361_CTRL/ad9361_DCLK_3_N"
        ]
      },
      "ad9361_RX_FRAME2_N_1": {
        "ports": [
          "ad9361_RX_FRAME2_N",
          "AD9361_CTRL/ad9361_RX_FRAME2_N"
        ]
      },
      "ad9361_2_P1_P_1": {
        "ports": [
          "ad9361_2_P1_P",
          "AD9361_CTRL/ad9361_2_P1_P"
        ]
      },
      "ad9361_2_P1_N_1": {
        "ports": [
          "ad9361_2_P1_N",
          "AD9361_CTRL/ad9361_2_P1_N"
        ]
      },
      "ad9361_DCLK_1_P_1": {
        "ports": [
          "ad9361_DCLK_1_P",
          "AD9361_CTRL/ad9361_DCLK_1_P"
        ]
      },
      "DSP_ad9361_TXNRX_3": {
        "ports": [
          "AD9361_CTRL/ad9361_TXNRX_3",
          "ad9361_TXNRX_3"
        ]
      },
      "DSP_ad9361_EN_3": {
        "ports": [
          "AD9361_CTRL/ad9361_EN_3",
          "ad9361_EN_3"
        ]
      },
      "ad9361_DCLK_3_P_1": {
        "ports": [
          "ad9361_DCLK_3_P",
          "AD9361_CTRL/ad9361_DCLK_3_P"
        ]
      },
      "DSP_ad9361_FB_CLK_1_P": {
        "ports": [
          "AD9361_CTRL/ad9361_FB_CLK_1_P",
          "ad9361_FB_CLK_1_P"
        ]
      },
      "DSP_ad9361_FB_CLK_1_N": {
        "ports": [
          "AD9361_CTRL/ad9361_FB_CLK_1_N",
          "ad9361_FB_CLK_1_N"
        ]
      },
      "DSP_ad9361_TX_FRAME1_P": {
        "ports": [
          "AD9361_CTRL/ad9361_TX_FRAME1_P",
          "ad9361_TX_FRAME1_P"
        ]
      },
      "DSP_ad9361_TX_FRAME1_N": {
        "ports": [
          "AD9361_CTRL/ad9361_TX_FRAME1_N",
          "ad9361_TX_FRAME1_N"
        ]
      },
      "DSP_ad9361_FB_CLK_2_P": {
        "ports": [
          "AD9361_CTRL/ad9361_FB_CLK_2_P",
          "ad9361_FB_CLK_2_P"
        ]
      },
      "DSP_ad9361_FB_CLK_2_N": {
        "ports": [
          "AD9361_CTRL/ad9361_FB_CLK_2_N",
          "ad9361_FB_CLK_2_N"
        ]
      },
      "DSP_ad9361_TX_FRAME2_P": {
        "ports": [
          "AD9361_CTRL/ad9361_TX_FRAME2_P",
          "ad9361_TX_FRAME2_P"
        ]
      },
      "DSP_ad9361_TX_FRAME2_N": {
        "ports": [
          "AD9361_CTRL/ad9361_TX_FRAME2_N",
          "ad9361_TX_FRAME2_N"
        ]
      },
      "DSP_ad9361_FB_CLK_3_P": {
        "ports": [
          "AD9361_CTRL/ad9361_FB_CLK_3_P",
          "ad9361_FB_CLK_3_P"
        ]
      },
      "DSP_ad9361_FB_CLK_3_N": {
        "ports": [
          "AD9361_CTRL/ad9361_FB_CLK_3_N",
          "ad9361_FB_CLK_3_N"
        ]
      },
      "DSP_ad9361_TX_FRAME3_P": {
        "ports": [
          "AD9361_CTRL/ad9361_TX_FRAME3_P",
          "ad9361_TX_FRAME3_P"
        ]
      },
      "DSP_ad9361_TX_FRAME3_N": {
        "ports": [
          "AD9361_CTRL/ad9361_TX_FRAME3_N",
          "ad9361_TX_FRAME3_N"
        ]
      },
      "AD9364_ad9361_FB_CLK_P": {
        "ports": [
          "AD9364/ad9361_FB_CLK_P",
          "ad9364_FB_CLK_P"
        ]
      },
      "AD9364_ad9364_FB_CLK_N": {
        "ports": [
          "AD9364/ad9364_FB_CLK_N",
          "ad9364_FB_CLK_N"
        ]
      },
      "AD9364_ad9364_TX_FRAME_P1": {
        "ports": [
          "AD9364/ad9364_TX_FRAME_P1",
          "ad9364_TX_FRAME_P"
        ]
      },
      "AD9364_ad9364_TX_FRAME_N1": {
        "ports": [
          "AD9364/ad9364_TX_FRAME_N1",
          "ad9364_TX_FRAME_N"
        ]
      },
      "DSP_ad9361_1_P0_P": {
        "ports": [
          "AD9361_CTRL/ad9361_1_P0_P",
          "ad9361_1_P0_P"
        ]
      },
      "DSP_ad9361_1_P0_N": {
        "ports": [
          "AD9361_CTRL/ad9361_1_P0_N",
          "ad9361_1_P0_N"
        ]
      },
      "DSP_ad9361_2_P0_P": {
        "ports": [
          "AD9361_CTRL/ad9361_2_P0_P",
          "ad9361_2_P0_P"
        ]
      },
      "DSP_ad9361_2_P0_N": {
        "ports": [
          "AD9361_CTRL/ad9361_2_P0_N",
          "ad9361_2_P0_N"
        ]
      },
      "DSP_ad9361_3_P0_P": {
        "ports": [
          "AD9361_CTRL/ad9361_3_P0_P",
          "ad9361_3_P0_P"
        ]
      },
      "DSP_ad9361_3_P0_N": {
        "ports": [
          "AD9361_CTRL/ad9361_3_P0_N",
          "ad9361_3_P0_N"
        ]
      },
      "AD9364_ad9364_P0_P": {
        "ports": [
          "AD9364/ad9364_P0_P",
          "ad9364_P0_P"
        ]
      },
      "AD9364_ad9364_P0_N": {
        "ports": [
          "AD9364/ad9364_P0_N",
          "ad9364_P0_N"
        ]
      },
      "SPI_MOD_ip2intc_irpt": {
        "ports": [
          "SPI_MOD/ip2intc_irpt",
          "AXI_Peripheral/In0"
        ]
      },
      "DSP_ad9361_EN_1": {
        "ports": [
          "AD9361_CTRL/ad9361_EN_1",
          "ad9361_EN_1"
        ]
      },
      "DSP_ad9361_EN_2": {
        "ports": [
          "AD9361_CTRL/ad9361_EN_2",
          "ad9361_EN_2"
        ]
      },
      "DSP_ad9361_TXNRX_1": {
        "ports": [
          "AD9361_CTRL/ad9361_TXNRX_1",
          "ad9361_TXNRX_1"
        ]
      },
      "DSP_ad9361_TXNRX_2": {
        "ports": [
          "AD9361_CTRL/ad9361_TXNRX_2",
          "ad9361_TXNRX_2"
        ]
      },
      "ad9361_1_P1_P_1": {
        "ports": [
          "ad9361_1_P1_P",
          "AD9361_CTRL/ad9361_1_P1_P"
        ]
      },
      "ad9361_1_P1_N_1": {
        "ports": [
          "ad9361_1_P1_N",
          "AD9361_CTRL/ad9361_1_P1_N"
        ]
      },
      "ibuf_0_out_ref": {
        "ports": [
          "CLK_AXI/out_ref",
          "AD9361_CTRL/FPGA_REF_40MHZ"
        ]
      },
      "AD9361_ctrl_data_rate": {
        "ports": [
          "AD9361_CTRL/data_rate",
          "AXI_Peripheral/fifo_wr_clk",
          "AD9364/dout_clk"
        ]
      },
      "up_txnrx_1": {
        "ports": [
          "AD9361_CTRL/dout",
          "AD9364/up_txnrx",
          "AD9364/up_enable"
        ]
      },
      "clk_axi_reset_n": {
        "ports": [
          "CLK_AXI/reset_n",
          "AD9361_CTRL/ext_reset_in",
          "AD9364/ext_reset_in"
        ]
      },
      "reset_1": {
        "ports": [
          "AD9361_CTRL/peripheral_reset",
          "AXI_Peripheral/reset"
        ]
      },
      "Current_turning_off_0_fpga_en_28v_l1": {
        "ports": [
          "Current_turning_off_0/fpga_en_28v_l1",
          "fpga_28v_en_link1"
        ]
      },
      "Current_turning_off_0_fpga_en_28v_l2": {
        "ports": [
          "Current_turning_off_0/fpga_en_28v_l2",
          "fpga_28v_en_link2"
        ]
      },
      "Current_turning_off_0_fpga_en_28v_s1": {
        "ports": [
          "Current_turning_off_0/fpga_en_28v_s1",
          "fpga_28v_en_service1"
        ]
      },
      "Current_turning_off_0_fpga_en_28v_s2": {
        "ports": [
          "Current_turning_off_0/fpga_en_28v_s2",
          "fpga_28v_en_service2"
        ]
      },
      "Current_turning_off_0_fpga_en_28v_s3": {
        "ports": [
          "Current_turning_off_0/fpga_en_28v_s3",
          "fpga_28v_en_service3"
        ]
      },
      "Current_turning_off_0_fpga_en_28v_s4": {
        "ports": [
          "Current_turning_off_0/fpga_en_28v_s4",
          "fpga_28v_en_service4"
        ]
      },
      "Current_turning_off_0_fpga_en_5v_s": {
        "ports": [
          "Current_turning_off_0/fpga_en_5v_s",
          "fpga_5v_en_link"
        ]
      },
      "Current_turning_off_0_spi_cs_n_0": {
        "ports": [
          "Current_turning_off_0/spi_cs_n_0",
          "spi_cs_n_0"
        ]
      },
      "Current_turning_off_0_spi_sclk_0": {
        "ports": [
          "Current_turning_off_0/spi_sclk_0",
          "spi_sclk_0"
        ]
      },
      "Current_turning_off_0_spi_mosi_0": {
        "ports": [
          "Current_turning_off_0/spi_mosi_0",
          "spi_mosi_0"
        ]
      },
      "Current_turning_off_0_spi_cs_n_1": {
        "ports": [
          "Current_turning_off_0/spi_cs_n_1",
          "spi_cs_n_1"
        ]
      },
      "Current_turning_off_0_spi_sclk_1": {
        "ports": [
          "Current_turning_off_0/spi_sclk_1",
          "spi_sclk_1"
        ]
      },
      "Current_turning_off_0_spi_mosi_1": {
        "ports": [
          "Current_turning_off_0/spi_mosi_1",
          "spi_mosi_1"
        ]
      },
      "som_en_28v_l1_1": {
        "ports": [
          "som_28v_en_link1",
          "Current_turning_off_0/som_en_28v_l1"
        ]
      },
      "som_en_28v_l2_1": {
        "ports": [
          "som_28v_en_link2",
          "Current_turning_off_0/som_en_28v_l2"
        ]
      },
      "som_en_28v_s1_1": {
        "ports": [
          "som_28v_en_service1",
          "Current_turning_off_0/som_en_28v_s1"
        ]
      },
      "som_en_28v_s2_1": {
        "ports": [
          "som_28v_en_service2",
          "Current_turning_off_0/som_en_28v_s2"
        ]
      },
      "som_en_28v_s3_1": {
        "ports": [
          "som_28v_en_service3",
          "Current_turning_off_0/som_en_28v_s3"
        ]
      },
      "som_en_28v_s4_1": {
        "ports": [
          "som_28v_en_service4",
          "Current_turning_off_0/som_en_28v_s4"
        ]
      },
      "som_en_5v_s_1": {
        "ports": [
          "som_5v_en_link",
          "Current_turning_off_0/som_en_5v_s"
        ]
      },
      "spi_miso_0_1": {
        "ports": [
          "spi_miso_0",
          "Current_turning_off_0/spi_miso_0"
        ]
      },
      "spi_miso_1_1": {
        "ports": [
          "spi_miso_1",
          "Current_turning_off_0/spi_miso_1"
        ]
      },
      "Control_from_SOM_0_ad9361_1_reset": {
        "ports": [
          "Control_from_SOM_0/ad9361_1_reset",
          "ad9361_RESET_1"
        ]
      },
      "Control_from_SOM_0_ad9361_2_reset": {
        "ports": [
          "Control_from_SOM_0/ad9361_2_reset",
          "ad9361_RESET_2"
        ]
      },
      "Control_from_SOM_0_ad9361_2_en_agc": {
        "ports": [
          "Control_from_SOM_0/ad9361_2_en_agc",
          "ad9361_EN_AGC_2"
        ]
      },
      "Control_from_SOM_0_ad9361_1_en_agc": {
        "ports": [
          "Control_from_SOM_0/ad9361_1_en_agc",
          "ad9361_EN_AGC_1"
        ]
      },
      "Control_from_SOM_0_ad9364_en_agc": {
        "ports": [
          "Control_from_SOM_0/ad9364_en_agc",
          "ad9364_EN_AGC"
        ]
      },
      "Control_from_SOM_0_ad9361_3_en_agc": {
        "ports": [
          "Control_from_SOM_0/ad9361_3_en_agc",
          "ad9361_EN_AGC_3"
        ]
      },
      "Control_from_SOM_0_ad9364_reset": {
        "ports": [
          "Control_from_SOM_0/ad9364_reset",
          "ad9364_RESET"
        ]
      },
      "Control_from_SOM_0_ad9361_3_reset": {
        "ports": [
          "Control_from_SOM_0/ad9361_3_reset",
          "ad9361_RESET_3"
        ]
      },
      "FPGA_REF_40MHZ_1": {
        "ports": [
          "FPGA_REF_40MHZ",
          "CLK_AXI/FPGA_REF_40MHZ"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "AXI_Peripheral/fifo_wr_data_0"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "AXI_Peripheral/fifo_wr_data_1"
        ]
      },
      "vio_ss_in": {
        "ports": [
          "vio_0/probe_out0",
          "only_rx_0/ss_in",
          "only_tx_0/ss_in"
        ]
      },
      "vio_m_in": {
        "ports": [
          "vio_0/probe_out1",
          "only_rx_0/m_in",
          "only_tx_0/m_in"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "vio_0/clk",
          "only_rx_0/clk_h",
          "only_tx_0/clk_h"
        ]
      },
      "only_tx_0_osub_i": {
        "ports": [
          "only_tx_0/tx_i_axis_tdata",
          "AD9361_CTRL/din_data_4",
          "switch_0/iredata_tx"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "only_tx_0_osub_q": {
        "ports": [
          "only_tx_0/tx_q_axis_tdata",
          "AD9361_CTRL/din_data_5",
          "switch_0/iimdata_tx"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "Net": {
        "ports": [
          "xlconstant_2/dout",
          "clk_wiz_0/resetn"
        ]
      },
      "dout_data_4": {
        "ports": [
          "AD9361_CTRL/dout_data_4",
          "switch_0/iredata_ad"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "dout_data_5": {
        "ports": [
          "AD9361_CTRL/dout_data_5",
          "switch_0/iimdata_ad"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "only_tx_0/s_axis_tdata"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "only_tx_0/s_axis_tvalid",
          "only_tx_0/s_axis_tlast",
          "only_tx_0/s_axis_tuser"
        ]
      },
      "vio_addr_shift": {
        "ports": [
          "vio_0/probe_out2",
          "only_rx_0/addr_shft"
        ]
      },
      "vio_trh_lvl": {
        "ports": [
          "vio_0/probe_out3",
          "only_rx_0/thr_lvl"
        ]
      },
      "AD9361_CTRL_clk_out1": {
        "ports": [
          "AD9361_CTRL/clk_out1",
          "clk_wiz_0/clk_in1",
          "only_rx_0/clk_l",
          "only_rx_0/rx_i_axis_aclk",
          "only_rx_0/rx_q_axis_aclk",
          "only_tx_0/clk_l",
          "only_tx_0/s_axis_aclk",
          "only_tx_0/tx_i_axis_aclk",
          "only_tx_0/tx_q_axis_aclk"
        ]
      },
      "only_rx_0_N_sop_detect": {
        "ports": [
          "only_rx_0/N_sop_detect",
          "vio_0/probe_in0"
        ]
      },
      "only_rx_0_N_err": {
        "ports": [
          "only_rx_0/N_err",
          "vio_0/probe_in1"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "only_rx_0/clk_hh",
          "only_rx_0/m_axis_aclk"
        ]
      },
      "vio_rst_rx": {
        "ports": [
          "vio_0/probe_out4",
          "LED1",
          "only_rx_0/rst"
        ]
      },
      "only_rx_0_corr_pr_detect": {
        "ports": [
          "only_rx_0/corr_pr_detect",
          "LED3"
        ]
      },
      "only_rx_0_thr_lvl_auto": {
        "ports": [
          "only_rx_0/thr_lvl_auto",
          "vio_0/probe_in2"
        ]
      },
      "switch_0_oredata_rx": {
        "ports": [
          "switch_0/oredata_rx",
          "only_rx_0/rx_i_axis_tdata"
        ]
      },
      "switch_0_oimdata_rx": {
        "ports": [
          "switch_0/oimdata_rx",
          "only_rx_0/rx_q_axis_tdata"
        ]
      },
      "vio_switch_tx_ad": {
        "ports": [
          "vio_0/probe_out5",
          "switch_0/switch_on"
        ]
      },
      "vio_bw": {
        "ports": [
          "vio_0/probe_out6",
          "only_rx_0/bw_in",
          "only_tx_0/bw_in"
        ]
      },
      "vio_tx_rst": {
        "ports": [
          "vio_0/probe_out7",
          "only_tx_0/rst"
        ]
      },
      "only_rx_0_DeFec_err_dtct": {
        "ports": [
          "only_rx_0/DeFec_err_dtct",
          "LED2"
        ]
      },
      "only_rx_0_delta_ph": {
        "ports": [
          "only_rx_0/delta_ph",
          "vio_0/probe_in3"
        ]
      },
      "vio_frsync_ctrl": {
        "ports": [
          "vio_0/probe_out8",
          "only_rx_0/frsync_ctrl"
        ]
      },
      "only_rx_0_kb_ps": {
        "ports": [
          "only_rx_0/kb_ps",
          "vio_0/probe_in4"
        ]
      },
      "only_rx_0_p1_verr": {
        "ports": [
          "only_rx_0/p1_verr",
          "PIN_0"
        ]
      },
      "only_rx_0_decrc_verr": {
        "ports": [
          "only_rx_0/decrc_verr",
          "PIN_1"
        ]
      },
      "only_rx_0_rx_ocorr_dtct": {
        "ports": [
          "only_rx_0/rx_ocorr_dtct",
          "PIN_2"
        ]
      },
      "vio_data_off": {
        "ports": [
          "vio_0/probe_out9",
          "only_tx_0/data_off_tx"
        ]
      },
      "vio_validate_on": {
        "ports": [
          "vio_0/probe_out10",
          "only_tx_0/validate_en"
        ]
      }
    },
    "addressing": {
      "/AXI_Peripheral/AXI_C2C": {
        "address_spaces": {
          "MAXI-Lite": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI_DMA_axi_lite": {
                "address_block": "/AXI_Peripheral/AXI_DMA/s_axi/axi_lite",
                "offset": "0x83CB0000",
                "range": "64K"
              },
              "SEG_Control_from_SOM_0_S00_AXI_reg": {
                "address_block": "/Control_from_SOM_0/S00_AXI/S00_AXI_reg",
                "offset": "0x83C10000",
                "range": "64K"
              },
              "SEG_Current_turning_off_0_S00_AXI_reg": {
                "address_block": "/Current_turning_off_0/S00_AXI/S00_AXI_reg",
                "offset": "0x83CE0000",
                "range": "64K"
              },
              "SEG_axi_ad9361_1_axi_lite": {
                "address_block": "/AD9361_CTRL/AD9361_1/axi_ad9361_1/s_axi/axi_lite",
                "offset": "0x83C70000",
                "range": "64K"
              },
              "SEG_axi_ad9361_2_axi_lite": {
                "address_block": "/AD9361_CTRL/AD9361_2/axi_ad9361_2/s_axi/axi_lite",
                "offset": "0x83C80000",
                "range": "64K"
              },
              "SEG_axi_ad9361_3_axi_lite": {
                "address_block": "/AD9361_CTRL/AD9361_3/axi_ad9361_3/s_axi/axi_lite",
                "offset": "0x83C90000",
                "range": "64K"
              },
              "SEG_axi_ad9364_axi_lite": {
                "address_block": "/AD9364/axi_ad9364/s_axi/axi_lite",
                "offset": "0x83CA0000",
                "range": "64K"
              },
              "SEG_axi_spi_Reg": {
                "address_block": "/SPI_MOD/axi_spi/AXI_LITE/Reg",
                "offset": "0x83C00000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/AXI_Peripheral/AXI_DMA": {
        "address_spaces": {
          "m_dest_axi": {
            "range": "1G",
            "width": "32",
            "segments": {
              "SEG_AXI_C2C_Mem0": {
                "address_block": "/AXI_Peripheral/AXI_C2C/s_axi/Mem0",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}