#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bda7a46fb0 .scope module, "reg_file_tb" "reg_file_tb" 2 3;
 .timescale -9 -12;
v000001bda7a43ff0_0 .var "ADDR1", 4 0;
v000001bda7a43af0_0 .var "ADDR2", 4 0;
v000001bda7a43a50_0 .var "ADDRW", 4 0;
v000001bda7a43d70_0 .var "CLK", 0 0;
v000001bda7a43cd0_0 .var "IN", 31 0;
v000001bda7a44770_0 .net "OUT1", 31 0, L_000001bda7a4ecd0;  1 drivers
v000001bda7a44090_0 .net "OUT2", 31 0, L_000001bda7a4eaa0;  1 drivers
v000001bda7a443b0_0 .var "RESET", 0 0;
v000001bda7a43910_0 .var "WRITE", 0 0;
S_000001bda7a47140 .scope module, "uut" "reg_file" 2 14, 3 3 0, S_000001bda7a46fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "ADDR1";
    .port_info 4 /INPUT 5 "ADDR2";
    .port_info 5 /INPUT 5 "ADDRW";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001bda7a4ecd0/d .functor BUFZ 32, L_000001bda7a43e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bda7a4ecd0 .delay 32 (2000,2000,2000) L_000001bda7a4ecd0/d;
L_000001bda7a4eaa0/d .functor BUFZ 32, L_000001bda7a44130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bda7a4eaa0 .delay 32 (2000,2000,2000) L_000001bda7a4eaa0/d;
v000001bda7a472d0_0 .net "ADDR1", 4 0, v000001bda7a43ff0_0;  1 drivers
v000001bda79b6a60_0 .net "ADDR2", 4 0, v000001bda7a43af0_0;  1 drivers
v000001bda7a47370_0 .net "ADDRW", 4 0, v000001bda7a43a50_0;  1 drivers
v000001bda7a3a590_0 .net "CLK", 0 0, v000001bda7a43d70_0;  1 drivers
v000001bda7a3a630_0 .net "IN", 31 0, v000001bda7a43cd0_0;  1 drivers
v000001bda7a3a6d0_0 .net "OUT1", 31 0, L_000001bda7a4ecd0;  alias, 1 drivers
v000001bda7a3a770_0 .net "OUT2", 31 0, L_000001bda7a4eaa0;  alias, 1 drivers
v000001bda7a3a810 .array "REGISTERARRAY", 0 31, 31 0;
v000001bda7a3a8b0_0 .net "RESET", 0 0, v000001bda7a443b0_0;  1 drivers
v000001bda7a439b0_0 .net "WRITE", 0 0, v000001bda7a43910_0;  1 drivers
v000001bda7a44630_0 .net *"_ivl_0", 31 0, L_000001bda7a43e10;  1 drivers
v000001bda7a44270_0 .net *"_ivl_10", 6 0, L_000001bda7a44450;  1 drivers
L_000001bda7aa1080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bda7a446d0_0 .net *"_ivl_13", 1 0, L_000001bda7aa1080;  1 drivers
v000001bda7a43b90_0 .net *"_ivl_2", 6 0, L_000001bda7a43eb0;  1 drivers
L_000001bda7aa1038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bda7a44310_0 .net *"_ivl_5", 1 0, L_000001bda7aa1038;  1 drivers
v000001bda7a444f0_0 .net *"_ivl_8", 31 0, L_000001bda7a44130;  1 drivers
v000001bda7a43c30_0 .var/i "bit", 31 0;
E_000001bda7a38980 .event posedge, v000001bda7a3a590_0;
L_000001bda7a43e10 .array/port v000001bda7a3a810, L_000001bda7a43eb0;
L_000001bda7a43eb0 .concat [ 5 2 0 0], v000001bda7a43ff0_0, L_000001bda7aa1038;
L_000001bda7a44130 .array/port v000001bda7a3a810, L_000001bda7a44450;
L_000001bda7a44450 .concat [ 5 2 0 0], v000001bda7a43af0_0, L_000001bda7aa1080;
    .scope S_000001bda7a47140;
T_0 ;
    %wait E_000001bda7a38980;
    %load/vec4 v000001bda7a439b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %delay 1000, 0;
    %load/vec4 v000001bda7a3a630_0;
    %load/vec4 v000001bda7a47370_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001bda7a3a810, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bda7a3a8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bda7a43c30_0, 0, 32;
T_0.4 ;
    %load/vec4 v000001bda7a43c30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001bda7a43c30_0;
    %store/vec4a v000001bda7a3a810, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bda7a43c30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001bda7a43c30_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bda7a46fb0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001bda7a43d70_0;
    %inv;
    %store/vec4 v000001bda7a43d70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bda7a46fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bda7a43d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bda7a443b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bda7a43910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bda7a43cd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bda7a43ff0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bda7a43af0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bda7a43a50_0, 0, 5;
    %vpi_call 2 40 "$display", "Time\011WRITE\011ADDRW\011IN\011ADDR1\011ADDR2\011OUT1\011OUT2" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bda7a443b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bda7a443b0_0, 0, 1;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v000001bda7a43cd0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001bda7a43a50_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bda7a43910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v000001bda7a43cd0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001bda7a43a50_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bda7a43910_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001bda7a43ff0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001bda7a43af0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "%0t\011%b\011%0d\011%0d\011%0d\011%0d\011%0d\011%0d", $time, v000001bda7a43910_0, v000001bda7a43a50_0, v000001bda7a43cd0_0, v000001bda7a43ff0_0, v000001bda7a43af0_0, v000001bda7a44770_0, v000001bda7a44090_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001bda7a43ff0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001bda7a43af0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 74 "$display", "%0t\011%b\011%0d\011%0d\011%0d\011%0d\011%0d\011%0d", $time, v000001bda7a43910_0, v000001bda7a43a50_0, v000001bda7a43cd0_0, v000001bda7a43ff0_0, v000001bda7a43af0_0, v000001bda7a44770_0, v000001bda7a44090_0 {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_tb.v";
    "registor_file.v";
