# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling interface tb_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +nowarnTSCALE -sva -nocoverage -quiet -sv_seed 2266991 -novopt top 
# Refreshing D:\lab\lab_TSC\lab2\sim\work.instr_register_pkg
# Refreshing D:\lab\lab_TSC\lab2\sim\work.top
# Refreshing D:\lab\lab_TSC\lab2\sim\work.tb_ifc
# Refreshing D:\lab\lab_TSC\lab2\sim\work.instr_register_test
# Refreshing D:\lab\lab_TSC\lab2\sim\work.instr_register
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(72): Clocking block output lab2_if.cb.opcode is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(73): Clocking block output lab2_if.cb.operand_a is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(74): Clocking block output lab2_if.cb.operand_b is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(71): Clocking block output lab2_if.cb.write_pointer is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(79): Clocking block output lab2_if.cb.read_pointer is not legal in this
# or another expression.
#         Region: /top/test
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# first header
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode    = 7 (MOD)
#   operand_a = 1
#   operand_b = 3
# 
# Writing to register location 1: 
#   opcode    = 6 (DIV)
#   operand_a = 14
#   operand_b = 7
# 
# Writing to register location 2: 
#   opcode    = 0 (ZERO)
#   operand_a = 5
#   operand_b = 9
# 
# Writing to register location 3: 
#   opcode    = 3 (ADD)
#   operand_a = 12
#   operand_b = 3
# 
# Writing to register location 4: 
#   opcode    = 6 (DIV)
#   operand_a = 11
#   operand_b = 11
# 
# Writing to register location 5: 
#   opcode    = 4 (SUB)
#   operand_a = 11
#   operand_b = 7
# 
# Writing to register location 6: 
#   opcode    = 2 (PASSB)
#   operand_a = 6
#   operand_b = 12
# 
# Writing to register location 7: 
#   opcode    = 6 (DIV)
#   operand_a = 10
#   operand_b = 0
# 
# Writing to register location 8: 
#   opcode    = 2 (PASSB)
#   operand_a = 0
#   operand_b = 15
# 
# Writing to register location 9: 
#   opcode    = 7 (MOD)
#   operand_a = 0
#   operand_b = 10
# 
# 
# Reading back the same register locations written...
# Read from register location 8: 
#   opcode    = 2 (PASSB)
#   operand_a = 0
#   operand_b = 15
#   result    = 15
# 
# Read from register location 7: 
#   opcode    = 6 (DIV)
#   operand_a = 10
#   operand_b = 0
#   result    = x
# 
# Read from register location 7: 
#   opcode    = 6 (DIV)
#   operand_a = 10
#   operand_b = 0
#   result    = x
# 
# Read from register location 7: 
#   opcode    = 6 (DIV)
#   operand_a = 10
#   operand_b = 0
#   result    = x
# 
# Read from register location 7: 
#   opcode    = 6 (DIV)
#   operand_a = 10
#   operand_b = 0
#   result    = x
# 
# Read from register location 7: 
#   opcode    = 6 (DIV)
#   operand_a = 10
#   operand_b = 0
#   result    = x
# 
# Read from register location 5: 
#   opcode    = 4 (SUB)
#   operand_a = 11
#   operand_b = 7
#   result    = 4
# 
# Read from register location 2: 
#   opcode    = 0 (ZERO)
#   operand_a = 5
#   operand_b = 9
#   result    = 0
# 
# Read from register location 1: 
#   opcode    = 6 (DIV)
#   operand_a = 14
#   operand_b = 7
#   result    = 2
# 
# Read from register location 9: 
#   opcode    = 7 (MOD)
#   operand_a = 0
#   operand_b = 10
#   result    = 0
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../test/instr_register_class.svh(51)
#    Time: 220 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Task run at ../test/instr_register_class.svh line 51
# Simulation Breakpoint: 1
# Break in Task run at ../test/instr_register_class.svh line 51
# MACRO ./run.do PAUSED at line 45
