

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'
================================================================
* Date:           Mon Mar  6 13:37:05 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       65|       65|         3|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln94_1_fu_109_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln94_fu_121_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln96_fu_157_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln97_fu_188_p2       |         +|   0|  0|  14|           6|           6|
    |icmp_ln94_fu_103_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln96_fu_127_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln94_1_fu_141_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln94_fu_133_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  84|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_r_load                 |   9|          2|    4|          8|
    |c_fu_46                                 |   9|          2|    4|          8|
    |indvar_flatten36_fu_54                  |   9|          2|    7|         14|
    |r_fu_50                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |  1|   0|    1|          0|
    |c_fu_46                             |  4|   0|    4|          0|
    |indvar_flatten36_fu_54              |  7|   0|    7|          0|
    |r_fu_50                             |  4|   0|    4|          0|
    |select_ln94_reg_235                 |  4|   0|    4|          0|
    |trunc_ln97_1_reg_246                |  3|   0|    3|          0|
    |trunc_ln97_1_reg_246_pp0_iter1_reg  |  3|   0|    3|          0|
    |trunc_ln97_reg_240                  |  3|   0|    3|          0|
    |trunc_ln97_reg_240_pp0_iter1_reg    |  3|   0|    3|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 36|   0|   36|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|buf_2d_out_address0  |  out|    6|   ap_memory|                            buf_2d_out|         array|
|buf_2d_out_ce0       |  out|    1|   ap_memory|                            buf_2d_out|         array|
|buf_2d_out_q0        |   in|   16|   ap_memory|                            buf_2d_out|         array|
|output_r_address0    |  out|    6|   ap_memory|                              output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|                              output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|                              output_r|         array|
|output_r_d0          |  out|   16|   ap_memory|                              output_r|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

