Simple overview of oscillosclope structure:

Input Signal -> ADC -> FPGA(processing) -> VGA output

ADC
* Sampling Rate
    How often it would measure analogue signal
    Should be:
    Fadc >= 2 * Fsignal
* Resolution
    1 bit - 2 state
    4 bit - 16 state
