
User-Specified Variables
========================

- TSR_RUNDIR    -- Specifies the rundir to use 

Common
======

- TSR_PYTHON    -- Path to the Python interpreter used by TSR
- TSR_PLUSARGS  -- Active plusargs
- TSR_ENGINE    -- Name of the engine being run
- TSR_TOOLS     -- List of currently-enabled tools

- TSR_MK_INCLUDES

- TSR_BUILD_PRE_TARGETS
- TSR_BUILD_PRECOMPILE_TARGETS
- TSR_BUILD_COMPILE_TARGETS
- TSR_BUILD_POSTCOMPILE_TARGETS
- TSR_BUILD_POSTBUILD_TARGETS
- TSR_BUILD_PRELINK_TARGETS
- TSR_BUILD_LINK_TARGETS
- TSR_BUILD_POSTLINK_TARGETS
- TSR_BUILD_POST_TARGETS

- TSR_REGRESS_PRE_TARGETS
- TSR_RUN_PRE_TARGETS
- TSR_RUN_TARGETS
- TSR_RUN_POST_TARGETS
- TSR_REGRESS_POST_TARGETS


HDL-Sim Engines
===============
- TSR_HDL_LANGUAGE  -- verilog, systemverilog
- TSR_TIMEOUT       -- Simulation time after which to timeout
- TSR_VLOG_ARGS     -- Verilog arguments
- TSR_VCOM_ARGS
- TSR_VLOG_DEFINES  -- List of Verilog macros to define
- TSR_VLOG_INCDIRS  -- List of include directories
- TSR_VPI_LIBRARIES -- List of PLI/VPI libraries to load
- TSR_DPI_LIBRARIES -- List of DPI libraries to load
