#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
<<<<<<< HEAD
# Start of session at: Fri Jun 16 15:34:20 2017
# Process ID: 6168
# Current directory: C:/Users/Diego/LabDigitales2017/Lab5_MasterSlave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11296 C:\Users\Diego\LabDigitales2017\Lab5_MasterSlave\Lab5_MasterSlave.xpr
# Log file: C:/Users/Diego/LabDigitales2017/Lab5_MasterSlave/vivado.log
# Journal file: C:/Users/Diego/LabDigitales2017/Lab5_MasterSlave\vivado.jou
=======
# Start of session at: Fri Jun 16 16:00:52 2017
# Process ID: 13968
# Current directory: C:/GitHub/LabDigitales2017/Lab5_MasterSlave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8020 C:\GitHub\LabDigitales2017\Lab5_MasterSlave\Lab5_MasterSlave.xpr
# Log file: C:/GitHub/LabDigitales2017/Lab5_MasterSlave/vivado.log
# Journal file: C:/GitHub/LabDigitales2017/Lab5_MasterSlave\vivado.jou
>>>>>>> e8f7534316ba8b2efc0784200bfa056e2da0c3d6
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Diego/LabDigitales2017/Lab5_MasterSlave' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
<<<<<<< HEAD
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 796.234 ; gain = 148.035
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 18:15:35 2017...
=======
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 693.398 ; gain = 102.496
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 16 16:03:04 2017] Launched synth_1...
Run output will be captured here: C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.runs/synth_1/runme.log
[Fri Jun 16 16:03:04 2017] Launched impl_1...
Run output will be captured here: C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 693.496 ; gain = 0.098
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

warning: cannot open library dpcomm.dll, first required symbol ftdimgr_lock, frequently used Digilent JTAG cables cannot be supported
warning: cannot open library djtg.dll, first required symbol DjtgGetPortCount, select Digilent JTAG cables cannot be supported

open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
ERROR: [Labtoolstcl 44-469] There is no current hw_target.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 16:15:04 2017...
>>>>>>> e8f7534316ba8b2efc0784200bfa056e2da0c3d6
