// Seed: 1856522611
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6
);
  wire id_8 = id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd29
) (
    output supply1 id_0
    , id_12,
    output wand id_1,
    output tri0 id_2,
    output supply0 _id_3,
    output uwire id_4,
    output wire id_5,
    input supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10
);
  assign id_2 = 1;
  logic [-1 'd0 ==  1 : {  id_3  ,  -1  }] id_13;
  ;
  function void id_14();
  endfunction
  logic id_15 = -1'b0 ? id_9 : 1;
  wire [1 : -1 'b0] id_16;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_5,
      id_7,
      id_9,
      id_9,
      id_6
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = -1;
  initial begin
    id_14();
  end
endmodule
