<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sdio_spi.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sdio_spi_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sdio_spi_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sdio_spi_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sdio_spi_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sdio_spi_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sdio_spi_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sdio_spi_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sdio_spi_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sdio_spi_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sdio_spi_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sdio_spi_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sdio_spi_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sdio_spi_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sdio_spi_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sdio_spi_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sdio_spi_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sdio_spi_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sdio_spi_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sdio_spi_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sdio_spi_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sdio_spi_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sdio_spi_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sdio_spi_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sdio_spi_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sdio_spi_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sdio_spi_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sdio_spi_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sdio_spi_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sdio_spi_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdio_spi_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdio_spi_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sdio_spi_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sdio_spi_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdio_spi_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sdio_spi_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sdio_spi_top_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sdio_spi_top_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sdio_spi_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sdio_spi_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sdio_spi_top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sdio_spi_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sdio_spi_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_slave_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="spi_slave_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="spi_slave_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1432544077" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1432544077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432702665" xil_pn:in_ck="-505482056291145044" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1432702665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/fifo_mxn.v"/>
      <outfile xil_pn:name="../src/sdio_spi_top.v"/>
      <outfile xil_pn:name="../src/spi_slave.v"/>
      <outfile xil_pn:name="../src/tb/sdio_spi_top_tb.v"/>
      <outfile xil_pn:name="../src/tb/spi_slave_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1432605152" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="927326758125601336" xil_pn:start_ts="1432605152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432605152" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6798453210803467786" xil_pn:start_ts="1432605152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432544077" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3464168002347762418" xil_pn:start_ts="1432544077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432702665" xil_pn:in_ck="-505482056291145044" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1432702665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/fifo_mxn.v"/>
      <outfile xil_pn:name="../src/sdio_spi_top.v"/>
      <outfile xil_pn:name="../src/spi_slave.v"/>
      <outfile xil_pn:name="../src/tb/sdio_spi_top_tb.v"/>
      <outfile xil_pn:name="../src/tb/spi_slave_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1432702673" xil_pn:in_ck="-505482056291145044" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3955124671757855930" xil_pn:start_ts="1432702665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="sdio_spi_top_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5105914338985553663" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3464168002347762418" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5341268283169399811" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6952878091411927959" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432621387" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8209222361930263300" xil_pn:start_ts="1432621387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432889894" xil_pn:in_ck="198929674018036299" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2140280874814026625" xil_pn:start_ts="1432889883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sdio_spi_top.lso"/>
      <outfile xil_pn:name="sdio_spi_top.ngc"/>
      <outfile xil_pn:name="sdio_spi_top.ngr"/>
      <outfile xil_pn:name="sdio_spi_top.prj"/>
      <outfile xil_pn:name="sdio_spi_top.stx"/>
      <outfile xil_pn:name="sdio_spi_top.syr"/>
      <outfile xil_pn:name="sdio_spi_top.xst"/>
      <outfile xil_pn:name="sdio_spi_top_tb_beh.prj"/>
      <outfile xil_pn:name="sdio_spi_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1432621400" xil_pn:in_ck="-2682987851525650297" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7139733117962468818" xil_pn:start_ts="1432621399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432889901" xil_pn:in_ck="-2077816352247333063" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6621115481311800979" xil_pn:start_ts="1432889894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sdio_spi_top.bld"/>
      <outfile xil_pn:name="sdio_spi_top.ngd"/>
      <outfile xil_pn:name="sdio_spi_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1432889920" xil_pn:in_ck="-2077816352247333062" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3120850448234365343" xil_pn:start_ts="1432889901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sdio_spi_top.pcf"/>
      <outfile xil_pn:name="sdio_spi_top_map.map"/>
      <outfile xil_pn:name="sdio_spi_top_map.mrp"/>
      <outfile xil_pn:name="sdio_spi_top_map.ncd"/>
      <outfile xil_pn:name="sdio_spi_top_map.ngm"/>
      <outfile xil_pn:name="sdio_spi_top_map.xrpt"/>
      <outfile xil_pn:name="sdio_spi_top_summary.xml"/>
      <outfile xil_pn:name="sdio_spi_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1432889944" xil_pn:in_ck="8473838772935629651" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="832869163894192598" xil_pn:start_ts="1432889920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sdio_spi_top.ncd"/>
      <outfile xil_pn:name="sdio_spi_top.pad"/>
      <outfile xil_pn:name="sdio_spi_top.par"/>
      <outfile xil_pn:name="sdio_spi_top.ptwx"/>
      <outfile xil_pn:name="sdio_spi_top.unroutes"/>
      <outfile xil_pn:name="sdio_spi_top.xpi"/>
      <outfile xil_pn:name="sdio_spi_top_pad.csv"/>
      <outfile xil_pn:name="sdio_spi_top_pad.txt"/>
      <outfile xil_pn:name="sdio_spi_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1432889975" xil_pn:in_ck="1457926439024625711" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5017394210571468131" xil_pn:start_ts="1432889944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sdio_spi_top.bgn"/>
      <outfile xil_pn:name="sdio_spi_top.bit"/>
      <outfile xil_pn:name="sdio_spi_top.drc"/>
      <outfile xil_pn:name="sdio_spi_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1432889944" xil_pn:in_ck="-2077816352247333194" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1432889937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sdio_spi_top.twr"/>
      <outfile xil_pn:name="sdio_spi_top.twx"/>
    </transform>
  </transforms>

</generated_project>
