<root><simulation><result_generated_time />2023-05-16 18:17:18<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />10/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [100, 1, 1], 'O': [200, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 25)], []], [[], [('C', 4), ('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OY', 25)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 25)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4)], [('C', 4), ('C', 8), ('K', 4), ('OX', 75), ('OY', 3)], []]<I />[[('K', 4), ('C', 4), ('C', 8), ('K', 4)], [('OX', 75), ('OY', 3)], []]<O />[[('K', 4), ('C', 4), ('C', 8)], [('K', 4), ('OX', 75), ('OY', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 225, 1], 'I': [8.0, 16.0, 1.0, 1.0], 'O': [4.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 131072, 131072], 'I': [256, 5760000, 5760000], 'O': [32, 5760000, 5760000], 'O_partial': [32, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.5, 0.17, 0.0], 'O': [0.06, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.35, 0.0], 'I': [0.5, 0.35, 0.0], 'O': [0.06, 0.35, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 131072], 'I': [256, 5760000, 5760000], 'O': [32, 1440000, 5760000], 'O_partial': [32, 0, 0], 'O_final': [0, 1440000, 5760000]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 100, 1, 1], 'O': [800, 200, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [100, 100, 1, 1], 'O': [200, 200, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3686400, 3686400], [3686400, 16384], [16384, 0]]<I />[[2880000, 720000], [720000, 720000], [720000, 0]]<O />[[(22320000, 23040000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(22320000, 23040000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[460800, 460800], [57600, 256], [64, 0]]<I />[[360000, 90000], [11250, 11250], [2812, 0]]<O />[[(2790000, 2880000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([2790000, 2880000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />25804800</mac_count></basic_info><energy><total_energy />202772618.3<mem_energy_breakdown><W />[322.8, 6087.9, 85.2]<I />[153.8, 2229.6, 3745.8]<O />[2017.7, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />1290240.0<total />202752000.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7103<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.9092<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />126708<latency_cycle_without_data_loading />115200<ideal_computing_cycle />115200<data_loading><load_cycle_total />11508<load_cycle_individual />{'W': [2, 256, 0], 'I': [50, 11250, 0]}<load_cycle_combined />{'W': 256, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-115199], [-115196, -57598], [-115200, -115200]], 'I': [[-115199], [-113792, -103488], [-115200, -115200]], 'O': [[-115200], [-115200, -104400], [-103950, -112388]]}<mem_stall_cycle_shared />{'W': [[-115199], [-115196, 0], [0, 0]], 'I': [[-115199], [-113792, 0], [0, 0]], 'O': [[-115200], [-115200, -104400], [-103950, -112388]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 131072, 131072], 'I': [256, 5760000, 5760000], 'O': [32, 5760000, 5760000], 'O_partial': [32, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [1024, 131072, 131072], 'I': [25600, 5760000, 5760000], 'O': [6400, 5760000, 5760000]}<loop_cycles_each_level />{'W': [4, 115200, 115200], 'I': [512, 115200, 115200], 'O': [128, 115200, 115200]}<top_ir_loop_size />{'W': [1, 225, 1], 'I': [4, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 1.1], [1.1, 1.1]], 'I': [[8.0, 0.5], [50.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 0.2], [50.0, 50.0], [50.0, 50.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 1.1]], 'I': [[8.0, 2.0], [200.0, 50.0], [50.0, 50.0]], 'O': [[8.0, 8.0], [1600.0, 50.0], [50.0, 50.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 1.1], [1.1, 0]], 'I': [[8.0, 0.5], [50.0, 50.0], [50.0, 0]], 'O': [[8.0, 0.2], [50.0, 50.0], [50.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [356.0, 101.1], [51.1, 50.0]], 'I': [[8.0, 0.5], [356.0, 101.1], [51.1, 50.0]], 'O': [[8.0, 0.2], [356.0, 101.1], [51.1, 50.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 115200], [4, 4, 28800], [115200, 115200, 1]], 'I': [[1, 1, 115200], [512, 512, 225], [115200, 115200, 1]], 'O': [[1, 1, 115200], [128, 128, 900], [115200, 115200, 1]]}<trans_time_real />{'W': [[0, 1, 115200], [[0, 4, 28800], [2, 4, 28800]], [[256, 115200, 1], [64, 115200, 1]]], 'I': [[0, 1, 115200], [[4, 512, 225], [50, 512, 225]], [[11250, 115200, 1], [2812, 115200, 1]]], 'O': [[0, 1, 115200], [[0, 128, 900], [12, 128, 900]], [[11250, 115200, 1], [2812, 115200, 1]]]}<single_stall_cycle />{'W': [[-1], [-4, -2], [-114944, -115136]], 'I': [[-1], [-508, -462], [-103950, -112388]], 'O': [[-1], [-128, -116], [-103950, -112388]]}<single_stall_count />{'W': [115199, 28799, 0], 'I': [115199, 224, 0], 'O': [115200, 900, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [57598, 0], 'I': [11200, 0], 'O': [10800, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-115200, -115200], [-103950, -115200]], 1: [[-46402, -115200], [-104400, -103950]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>