$date
	Sun Dec  5 13:52:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module top $end
$var wire 1 ! EXCLK $end
$var wire 1 # Rx $end
$var wire 1 " btnC $end
$var wire 1 $ clk $end
$var wire 32 % cpu_dbgreg_dout [31:0] $end
$var wire 8 & hci_io_din [7:0] $end
$var wire 1 ' hci_io_wr $end
$var wire 8 ( hci_ram_din [7:0] $end
$var wire 1 ) led $end
$var wire 1 * ram_en $end
$var wire 8 + ram_dout [7:0] $end
$var wire 17 , ram_a [16:0] $end
$var wire 1 - program_finish $end
$var wire 1 . hci_ram_wr $end
$var wire 8 / hci_ram_dout [7:0] $end
$var wire 17 0 hci_ram_a [16:0] $end
$var wire 3 1 hci_io_sel [2:0] $end
$var wire 1 2 hci_io_full $end
$var wire 1 3 hci_io_en $end
$var wire 8 4 hci_io_dout [7:0] $end
$var wire 1 5 hci_active_out $end
$var wire 1 6 hci_active $end
$var wire 1 7 cpumc_wr $end
$var wire 8 8 cpumc_din [7:0] $end
$var wire 32 9 cpumc_a [31:0] $end
$var wire 1 : cpu_rdy $end
$var wire 1 ; cpu_ram_wr $end
$var wire 8 < cpu_ram_dout [7:0] $end
$var wire 8 = cpu_ram_din [7:0] $end
$var wire 32 > cpu_ram_a [31:0] $end
$var wire 1 ? Tx $end
$var reg 1 @ q_hci_io_en $end
$var reg 1 A rst $end
$var reg 1 B rst_delay $end
$scope module cpu0 $end
$var wire 1 $ clk_in $end
$var wire 32 C dbgreg_dout [31:0] $end
$var wire 8 D mem_din [7:0] $end
$var wire 1 : rdy_in $end
$var wire 1 E rst_in $end
$var wire 1 ; mem_wr $end
$var wire 8 F mem_dout [7:0] $end
$var wire 32 G mem_a [31:0] $end
$var wire 1 2 io_buffer_full $end
$var wire 1 H MemCtrl_InstCache_inst_valid $end
$var wire 1 I MemCtrl_InstCache_inst_read_valid $end
$var wire 32 J MemCtrl_InstCache_inst_addr [31:0] $end
$var wire 32 K MemCtrl_InstCache_inst [31:0] $end
$var wire 1 L InstCache_IF_inst_valid $end
$var wire 1 M InstCache_IF_inst_read_valid $end
$var wire 32 N InstCache_IF_inst_addr [31:0] $end
$var wire 32 O InstCache_IF_inst [31:0] $end
$scope module IF $end
$var wire 1 $ clk $end
$var wire 1 : rdy $end
$var wire 1 E rst $end
$var wire 1 L InstCache_inst_valid $end
$var wire 32 P InstCache_inst [31:0] $end
$var reg 32 Q InstCache_inst_addr [31:0] $end
$var reg 1 M InstCache_inst_read_valid $end
$var reg 32 R npc [31:0] $end
$var reg 32 S pc [31:0] $end
$upscope $end
$scope module InstructionCache $end
$var wire 32 T IF_inst_addr [31:0] $end
$var wire 1 M IF_inst_read_valid $end
$var wire 1 $ clk $end
$var wire 1 : rdy $end
$var wire 1 E rst $end
$var wire 1 H MemCtrl_inst_valid $end
$var wire 32 U MemCtrl_inst [31:0] $end
$var reg 32 V IF_inst [31:0] $end
$var reg 1 L IF_inst_valid $end
$var reg 32 W MemCtrl_inst_addr [31:0] $end
$var reg 1 I MemCtrl_inst_read_valid $end
$var integer 32 X i [31:0] $end
$upscope $end
$scope module MemCtrl $end
$var wire 32 Y InstCache_inst_addr [31:0] $end
$var wire 1 I InstCache_inst_read_valid $end
$var wire 1 $ clk $end
$var wire 8 Z mem_din [7:0] $end
$var wire 1 : rdy $end
$var wire 1 E rst $end
$var reg 32 [ InstCache_inst [31:0] $end
$var reg 1 H InstCache_inst_valid $end
$var reg 32 \ data [31:0] $end
$var reg 32 ] mem_a [31:0] $end
$var reg 8 ^ mem_dout [7:0] $end
$var reg 1 ; mem_wr $end
$var reg 3 _ stage [2:0] $end
$var reg 2 ` status [1:0] $end
$upscope $end
$upscope $end
$scope module hci0 $end
$var wire 1 $ clk $end
$var wire 32 a cpu_dbgreg_din [31:0] $end
$var wire 8 b io_din [7:0] $end
$var wire 1 3 io_en $end
$var wire 1 2 io_full $end
$var wire 3 c io_sel [2:0] $end
$var wire 1 ' io_wr $end
$var wire 17 d ram_a [16:0] $end
$var wire 8 e ram_din [7:0] $end
$var wire 8 f ram_dout [7:0] $end
$var wire 1 A rst $end
$var wire 1 # rx $end
$var wire 1 g tx_full $end
$var wire 1 ? tx $end
$var wire 1 h rx_empty $end
$var wire 8 i rd_data [7:0] $end
$var wire 1 j parity_err $end
$var wire 8 k io_in_rd_data [7:0] $end
$var wire 1 l io_in_full $end
$var wire 1 m io_in_empty $end
$var wire 8 n io_dout [7:0] $end
$var wire 32 o d_cpu_cycle_cnt [31:0] $end
$var wire 1 5 active $end
$var reg 17 p d_addr [16:0] $end
$var reg 3 q d_decode_cnt [2:0] $end
$var reg 2 r d_err_code [1:0] $end
$var reg 17 s d_execute_cnt [16:0] $end
$var reg 8 t d_io_dout [7:0] $end
$var reg 8 u d_io_in_wr_data [7:0] $end
$var reg 1 v d_io_in_wr_en $end
$var reg 1 w d_program_finish $end
$var reg 5 x d_state [4:0] $end
$var reg 8 y d_tx_data [7:0] $end
$var reg 1 z d_wr_en $end
$var reg 1 { io_in_rd_en $end
$var reg 1 - program_finish $end
$var reg 17 | q_addr [16:0] $end
$var reg 32 } q_cpu_cycle_cnt [31:0] $end
$var reg 3 ~ q_decode_cnt [2:0] $end
$var reg 2 !" q_err_code [1:0] $end
$var reg 17 "" q_execute_cnt [16:0] $end
$var reg 8 #" q_io_dout [7:0] $end
$var reg 1 $" q_io_en $end
$var reg 8 %" q_io_in_wr_data [7:0] $end
$var reg 1 &" q_io_in_wr_en $end
$var reg 5 '" q_state [4:0] $end
$var reg 8 (" q_tx_data [7:0] $end
$var reg 1 )" q_wr_en $end
$var reg 1 . ram_wr $end
$var reg 1 *" rd_en $end
$scope module io_in_fifo $end
$var wire 10 +" addr_bits_wide_1 [9:0] $end
$var wire 1 $ clk $end
$var wire 1 ," d_empty $end
$var wire 1 -" d_full $end
$var wire 1 m empty $end
$var wire 1 l full $end
$var wire 8 ." rd_data [7:0] $end
$var wire 1 { rd_en $end
$var wire 1 /" rd_en_prot $end
$var wire 1 A reset $end
$var wire 8 0" wr_data [7:0] $end
$var wire 1 &" wr_en $end
$var wire 1 1" wr_en_prot $end
$var wire 10 2" d_wr_ptr [9:0] $end
$var wire 10 3" d_rd_ptr [9:0] $end
$var wire 8 4" d_data [7:0] $end
$var reg 1 5" q_empty $end
$var reg 1 6" q_full $end
$var reg 10 7" q_rd_ptr [9:0] $end
$var reg 10 8" q_wr_ptr [9:0] $end
$upscope $end
$scope module uart_blk $end
$var wire 1 $ clk $end
$var wire 1 9" d_rx_parity_err $end
$var wire 1 j parity_err $end
$var wire 1 *" rd_en $end
$var wire 1 A reset $end
$var wire 1 # rx $end
$var wire 8 :" tx_data [7:0] $end
$var wire 1 )" wr_en $end
$var wire 1 g tx_full $end
$var wire 8 ;" tx_fifo_rd_data [7:0] $end
$var wire 1 <" tx_fifo_empty $end
$var wire 1 =" tx_done_tick $end
$var wire 1 ? tx $end
$var wire 1 >" rx_parity_err $end
$var wire 8 ?" rx_fifo_wr_data [7:0] $end
$var wire 1 h rx_empty $end
$var wire 1 @" rx_done_tick $end
$var wire 8 A" rx_data [7:0] $end
$var wire 1 B" baud_clk_tick $end
$var reg 1 C" q_rx_parity_err $end
$scope module uart_baud_clk_blk $end
$var wire 1 $ clk $end
$var wire 1 A reset $end
$var wire 16 D" d_cnt [15:0] $end
$var wire 1 B" baud_clk_tick $end
$var reg 16 E" q_cnt [15:0] $end
$upscope $end
$scope module uart_rx_blk $end
$var wire 1 B" baud_clk_tick $end
$var wire 1 $ clk $end
$var wire 1 A reset $end
$var wire 1 # rx $end
$var wire 8 F" rx_data [7:0] $end
$var wire 1 @" rx_done_tick $end
$var wire 1 >" parity_err $end
$var reg 8 G" d_data [7:0] $end
$var reg 3 H" d_data_bit_idx [2:0] $end
$var reg 1 I" d_done_tick $end
$var reg 4 J" d_oversample_tick_cnt [3:0] $end
$var reg 1 K" d_parity_err $end
$var reg 5 L" d_state [4:0] $end
$var reg 8 M" q_data [7:0] $end
$var reg 3 N" q_data_bit_idx [2:0] $end
$var reg 1 @" q_done_tick $end
$var reg 4 O" q_oversample_tick_cnt [3:0] $end
$var reg 1 >" q_parity_err $end
$var reg 1 P" q_rx $end
$var reg 5 Q" q_state [4:0] $end
$upscope $end
$scope module uart_rx_fifo $end
$var wire 3 R" addr_bits_wide_1 [2:0] $end
$var wire 1 $ clk $end
$var wire 1 S" d_empty $end
$var wire 1 T" d_full $end
$var wire 1 h empty $end
$var wire 1 U" full $end
$var wire 8 V" rd_data [7:0] $end
$var wire 1 *" rd_en $end
$var wire 1 W" rd_en_prot $end
$var wire 1 A reset $end
$var wire 8 X" wr_data [7:0] $end
$var wire 1 @" wr_en $end
$var wire 1 Y" wr_en_prot $end
$var wire 3 Z" d_wr_ptr [2:0] $end
$var wire 3 [" d_rd_ptr [2:0] $end
$var wire 8 \" d_data [7:0] $end
$var reg 1 ]" q_empty $end
$var reg 1 ^" q_full $end
$var reg 3 _" q_rd_ptr [2:0] $end
$var reg 3 `" q_wr_ptr [2:0] $end
$upscope $end
$scope module uart_tx_blk $end
$var wire 1 B" baud_clk_tick $end
$var wire 1 $ clk $end
$var wire 1 A reset $end
$var wire 1 ? tx $end
$var wire 1 =" tx_done_tick $end
$var wire 1 a" tx_start $end
$var wire 8 b" tx_data [7:0] $end
$var reg 4 c" d_baud_clk_tick_cnt [3:0] $end
$var reg 8 d" d_data [7:0] $end
$var reg 3 e" d_data_bit_idx [2:0] $end
$var reg 1 f" d_parity_bit $end
$var reg 5 g" d_state [4:0] $end
$var reg 1 h" d_tx $end
$var reg 1 i" d_tx_done_tick $end
$var reg 4 j" q_baud_clk_tick_cnt [3:0] $end
$var reg 8 k" q_data [7:0] $end
$var reg 3 l" q_data_bit_idx [2:0] $end
$var reg 1 m" q_parity_bit $end
$var reg 5 n" q_state [4:0] $end
$var reg 1 o" q_tx $end
$var reg 1 =" q_tx_done_tick $end
$upscope $end
$scope module uart_tx_fifo $end
$var wire 10 p" addr_bits_wide_1 [9:0] $end
$var wire 1 $ clk $end
$var wire 1 q" d_empty $end
$var wire 1 r" d_full $end
$var wire 1 <" empty $end
$var wire 1 g full $end
$var wire 8 s" rd_data [7:0] $end
$var wire 1 =" rd_en $end
$var wire 1 t" rd_en_prot $end
$var wire 1 A reset $end
$var wire 8 u" wr_data [7:0] $end
$var wire 1 )" wr_en $end
$var wire 1 v" wr_en_prot $end
$var wire 10 w" d_wr_ptr [9:0] $end
$var wire 10 x" d_rd_ptr [9:0] $end
$var wire 8 y" d_data [7:0] $end
$var reg 1 z" q_empty $end
$var reg 1 {" q_full $end
$var reg 10 |" q_rd_ptr [9:0] $end
$var reg 10 }" q_wr_ptr [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module ram0 $end
$var wire 17 ~" a_in [16:0] $end
$var wire 1 $ clk_in $end
$var wire 8 !# d_in [7:0] $end
$var wire 1 * en_in $end
$var wire 1 "# r_nw_in $end
$var wire 1 ## ram_bram_we $end
$var wire 8 $# ram_bram_dout [7:0] $end
$var wire 8 %# d_out [7:0] $end
$scope module ram_bram $end
$var wire 17 &# addr_a [16:0] $end
$var wire 1 $ clk $end
$var wire 8 '# din_a [7:0] $end
$var wire 8 (# dout_a [7:0] $end
$var wire 1 ## we $end
$var reg 17 )# q_addr_a [16:0] $end
$var integer 32 *# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000000 *#
bx )#
bx (#
b0 '#
b0 &#
bx %#
bx $#
0##
1"#
b0 !#
b0 ~"
bx }"
bx |"
x{"
xz"
bx y"
bx x"
bx w"
xv"
bx u"
0t"
bx s"
xr"
xq"
b1 p"
1o"
b1 n"
0m"
b0 l"
b0 k"
b0 j"
0i"
1h"
b1 g"
0f"
b0 e"
b0 d"
b0 c"
bx b"
xa"
bx `"
bx _"
x^"
x]"
bx \"
bx ["
bx Z"
0Y"
b0 X"
0W"
bx V"
xU"
xT"
xS"
b1 R"
b1 Q"
1P"
b0 O"
b0 N"
b0 M"
b1 L"
0K"
b0 J"
0I"
b0 H"
b0 G"
b0 F"
b0 E"
b1 D"
0C"
0B"
bx A"
0@"
b0 ?"
0>"
0="
x<"
bx ;"
bx :"
09"
bx 8"
bx 7"
x6"
x5"
bx 4"
bx 3"
bx 2"
x1"
bx 0"
0/"
bx ."
x-"
x,"
b1 +"
0*"
x)"
bx ("
bx '"
x&"
bx %"
x$"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
0{
0z
b0 y
bx x
0w
0v
b0 u
b0 t
bx s
bx r
bx q
bx p
bx o
bx n
xm
xl
bx k
0j
bx i
xh
xg
bx f
bx e
bx d
b0 c
b0 b
bz a
bx `
bx _
b0 ^
b0 ]
bx \
bx [
bx Z
b0 Y
bx X
b0 W
b0 V
bx U
bx T
bx S
bx R
bx Q
b0 P
b0 O
bx N
xM
0L
bx K
b0 J
0I
xH
b0 G
b0 F
1E
bx D
bz C
1B
1A
x@
1?
b0 >
bx =
b0 <
0;
1:
b0 9
b0 8
07
06
x5
bx 4
03
x2
b0 1
bx 0
bx /
0.
x-
b0 ,
bx +
1*
0)
bx (
0'
b0 &
bz %
0$
z#
1"
0!
$end
#1000
b110111 =
b110111 D
b110111 Z
1,"
0-"
0T"
1S"
1q"
0r"
b110111 (
b110111 e
b110111 +
b110111 %#
b0 2"
b0 3"
b0 Z"
b0 ["
0a"
b0 w"
b0 x"
01"
0v"
b0 r
b0 p
b0 s
b0 q
b1 x
b0 o
b110111 $#
b110111 (#
b0 )#
b0 N
b0 Q
b0 T
0M
b100 R
b0 S
0l
06"
1m
15"
b0 8"
b0 7"
0U"
0^"
1h
1]"
b0 `"
b0 _"
02
0g
0{"
1<"
1z"
b0 }"
b0 |"
b0 4
b0 n
b0 #"
b0 }
0$"
b0 %"
b0 0"
0&"
0)"
b0 ("
b0 :"
b0 u"
b0 !"
b0 0
b0 d
b0 |
b0 ""
b0 ~
15
b1 '"
0@
0H
b0 _
b0 `
1$
1!
#2000
0$
0!
#3000
1$
1!
#4000
0$
0!
#5000
1$
1!
#6000
0$
0!
#7000
1$
1!
#8000
0$
0!
#9000
1$
1!
#10000
0$
0!
#11000
1$
1!
#12000
0$
0!
#13000
1$
1!
#14000
0$
0!
#15000
1$
1!
#16000
0$
0!
#17000
1$
1!
#18000
0$
0!
#19000
1$
1!
#20000
0$
0!
#21000
1$
1!
#22000
0$
0!
#23000
1$
1!
#24000
0$
0!
#25000
1$
1!
#26000
0$
0!
#27000
1$
1!
#28000
0$
0!
#29000
1$
1!
#30000
0$
0!
#31000
1$
1!
#32000
0$
0!
#33000
1$
1!
#34000
0$
0!
#35000
1$
1!
#36000
0$
0!
#37000
1$
1!
#38000
0$
0!
#39000
1$
1!
#40000
0$
0!
#41000
1$
1!
#42000
0$
0!
#43000
1$
1!
#44000
0$
0!
#45000
1$
1!
#46000
0$
0!
#47000
1$
1!
#48000
0$
0!
#49000
1$
1!
#50000
0"
0$
0!
#51000
0B
1$
1!
#52000
0$
0!
#53000
xE
0A
1$
1!
#54000
0$
0!
#55000
b1 `
0E
b10 D"
0-
b1 E"
zP"
1I
1M
1$
1!
#56000
0$
0!
#57000
b1 1
b1 c
b1 ,
b1 ~"
b1 &#
b1 9
b1 >
b1 G
b1 ]
b11 D"
b1 _
b10 E"
1$
1!
#58000
0$
0!
#59000
b10 1
b10 c
b10 ,
b10 ~"
b10 &#
b1 =
b1 D
b1 Z
b10 9
b1 (
b1 e
b1 +
b1 %#
b10 >
b10 G
b10 ]
b100 D"
b1 $#
b1 (#
b1 )#
bx00110111 \
b10 _
b11 E"
1$
1!
#60000
0$
0!
#61000
b11 1
b11 c
b11 ,
b11 ~"
b11 &#
b10 =
b10 D
b10 Z
b11 9
b10 (
b10 e
b10 +
b10 %#
b11 >
b11 G
b11 ]
b101 D"
b10 $#
b10 (#
b10 )#
bx0000000100110111 \
b11 _
b100 E"
1$
1!
#62000
0$
0!
#63000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 =
b0 D
b0 Z
b0 9
b0 (
b0 e
b0 +
b0 %#
b0 >
b0 G
b0 ]
b110 D"
b0 $#
b0 (#
b11 )#
bx000000100000000100110111 \
b100 _
b101 E"
1$
1!
#64000
0$
0!
#65000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
0I
b100000000100110111 O
b100000000100110111 P
b100000000100110111 V
1L
b111 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b100000000100110111 K
b100000000100110111 U
b100000000100110111 [
1H
b100000000100110111 \
b110 E"
1$
1!
#66000
0$
0!
#67000
b0 O
b0 P
b0 V
0L
b100 J
b100 W
b100 Y
1I
b1000 D"
b100 N
b100 Q
b100 T
b1000 R
b100 S
0H
b111 E"
1$
1!
#68000
0$
0!
#69000
b100 1
b100 c
b100 ,
b100 ~"
b100 &#
b100 9
b100 >
b100 G
b100 ]
b1001 D"
b1 `
b1000 E"
1$
1!
#70000
0$
0!
#71000
b101 1
b101 c
b101 ,
b101 ~"
b101 &#
b11101111 =
b11101111 D
b11101111 Z
b101 9
b11101111 (
b11101111 e
b11101111 +
b11101111 %#
b101 >
b101 G
b101 ]
b1010 D"
b11101111 $#
b11101111 (#
b100 )#
b1 _
b1001 E"
1$
1!
#72000
0$
0!
#73000
b110 1
b110 c
b110 ,
b110 ~"
b110 &#
b10000 =
b10000 D
b10000 Z
b110 9
b10000 (
b10000 e
b10000 +
b10000 %#
b110 >
b110 G
b110 ]
b1011 D"
b10000 $#
b10000 (#
b101 )#
b100000000111101111 \
b10 _
b1010 E"
1$
1!
#74000
0$
0!
#75000
b111 1
b111 c
b111 ,
b111 ~"
b111 &#
b0 =
b0 D
b0 Z
b111 9
b0 (
b0 e
b0 +
b0 %#
b111 >
b111 G
b111 ]
b1100 D"
b0 $#
b0 (#
b110 )#
b100001000011101111 \
b11 _
b1011 E"
1$
1!
#76000
0$
0!
#77000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b1011 =
b1011 D
b1011 Z
b0 9
b1011 (
b1011 e
b1011 +
b1011 %#
b0 >
b0 G
b0 ]
b1101 D"
b1011 $#
b1011 (#
b111 )#
b1000011101111 \
b100 _
b1100 E"
1$
1!
#78000
0$
0!
#79000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
b1011000000000001000011101111 O
b1011000000000001000011101111 P
b1011000000000001000011101111 V
1L
b1110 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b1011000000000001000011101111 K
b1011000000000001000011101111 U
b1011000000000001000011101111 [
1H
b1011000000000001000011101111 \
b1101 E"
1$
1!
#80000
0$
0!
#81000
b0 O
b0 P
b0 V
0L
b1000 J
b1000 W
b1000 Y
1I
b1111 D"
b1000 N
b1000 Q
b1000 T
b1100 R
b1000 S
0H
b1110 E"
1$
1!
#82000
0$
0!
#83000
b1000 ,
b1000 ~"
b1000 &#
b1000 9
b1000 >
b1000 G
b1000 ]
b10000 D"
b1 `
b1111 E"
1$
1!
#84000
0$
0!
#85000
b1 1
b1 c
b1001 ,
b1001 ~"
b1001 &#
b10011 =
b10011 D
b10011 Z
b1001 9
b10011 (
b10011 e
b10011 +
b10011 %#
b1001 >
b1001 G
b1001 ]
b10001 D"
b10011 $#
b10011 (#
b1000 )#
b1 _
b10000 E"
1$
1!
#86000
0$
0!
#87000
b10 1
b10 c
b1010 ,
b1010 ~"
b1010 &#
b101 =
b101 D
b101 Z
b1010 9
b101 (
b101 e
b101 +
b101 %#
b1010 >
b1010 G
b1010 ]
b10010 D"
b101 $#
b101 (#
b1001 )#
b1011000000000001000000010011 \
b10 _
b10001 E"
1$
1!
#88000
0$
0!
#89000
b11 1
b11 c
b1011 ,
b1011 ~"
b1011 &#
b11110000 =
b11110000 D
b11110000 Z
b1011 9
b11110000 (
b11110000 e
b11110000 +
b11110000 %#
b1011 >
b1011 G
b1011 ]
b10011 D"
b11110000 $#
b11110000 (#
b1010 )#
b1011000000000000010100010011 \
b11 _
b10010 E"
1$
1!
#90000
0$
0!
#91000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b1111 =
b1111 D
b1111 Z
b0 9
b1111 (
b1111 e
b1111 +
b1111 %#
b0 >
b0 G
b0 ]
b10100 D"
b1111 $#
b1111 (#
b1011 )#
b1011111100000000010100010011 \
b100 _
b10011 E"
1$
1!
#92000
0$
0!
#93000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
b1111111100000000010100010011 O
b1111111100000000010100010011 P
b1111111100000000010100010011 V
1L
b10101 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b1111111100000000010100010011 K
b1111111100000000010100010011 U
b1111111100000000010100010011 [
1H
b1111111100000000010100010011 \
b10100 E"
1$
1!
#94000
0$
0!
#95000
b0 O
b0 P
b0 V
0L
b1100 J
b1100 W
b1100 Y
1I
b10110 D"
b1100 N
b1100 Q
b1100 T
b10000 R
b1100 S
0H
b10101 E"
1$
1!
#96000
0$
0!
#97000
b100 1
b100 c
b1100 ,
b1100 ~"
b1100 &#
b1100 9
b1100 >
b1100 G
b1100 ]
b10111 D"
b1 `
b10110 E"
1$
1!
#98000
0$
0!
#99000
b101 1
b101 c
b1101 ,
b1101 ~"
b1101 &#
b10110111 =
b10110111 D
b10110111 Z
b1101 9
b10110111 (
b10110111 e
b10110111 +
b10110111 %#
b1101 >
b1101 G
b1101 ]
b11000 D"
b10110111 $#
b10110111 (#
b1100 )#
b1 _
b10111 E"
1$
1!
#100000
0$
0!
#101000
b110 1
b110 c
b1110 ,
b1110 ~"
b1110 &#
b110 =
b110 D
b110 Z
b1110 9
b110 (
b110 e
b110 +
b110 %#
b1110 >
b1110 G
b1110 ]
b11001 D"
b110 $#
b110 (#
b1101 )#
b1111111100000000010110110111 \
b10 _
b11000 E"
1$
1!
#102000
0$
0!
#103000
b111 1
b111 c
b1111 ,
b1111 ~"
b1111 &#
b11 =
b11 D
b11 Z
b1111 9
b11 (
b11 e
b11 +
b11 %#
b1111 >
b1111 G
b1111 ]
b11010 D"
b11 $#
b11 (#
b1110 )#
b1111111100000000011010110111 \
b11 _
b11001 E"
1$
1!
#104000
0$
0!
#105000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 =
b0 D
b0 Z
b0 9
b0 (
b0 e
b0 +
b0 %#
b0 >
b0 G
b0 ]
b11011 D"
b0 $#
b0 (#
b1111 )#
b1111000000110000011010110111 \
b100 _
b11010 E"
1$
1!
#106000
0$
0!
#107000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
b110000011010110111 O
b110000011010110111 P
b110000011010110111 V
1L
b11100 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b110000011010110111 K
b110000011010110111 U
b110000011010110111 [
1H
b110000011010110111 \
b11011 E"
1$
1!
#108000
0$
0!
#109000
b0 O
b0 P
b0 V
0L
b10000 J
b10000 W
b10000 Y
1I
b11101 D"
b10000 N
b10000 Q
b10000 T
b10100 R
b10000 S
0H
b11100 E"
1$
1!
#110000
0$
0!
#111000
b10000 ,
b10000 ~"
b10000 &#
b10000 9
b10000 >
b10000 G
b10000 ]
b11110 D"
b1 `
b11101 E"
1$
1!
#112000
0$
0!
#113000
b1 1
b1 c
b10001 ,
b10001 ~"
b10001 &#
b100011 =
b100011 D
b100011 Z
b10001 9
b100011 (
b100011 e
b100011 +
b100011 %#
b10001 >
b10001 G
b10001 ]
b11111 D"
b100011 $#
b100011 (#
b10000 )#
b1 _
b11110 E"
1$
1!
#114000
0$
0!
#115000
b10 1
b10 c
b10010 ,
b10010 ~"
b10010 &#
b10000010 =
b10000010 D
b10000010 Z
b10010 9
b10000010 (
b10000010 e
b10000010 +
b10000010 %#
b10010 >
b10010 G
b10010 ]
b100000 D"
b10000010 $#
b10000010 (#
b10001 )#
b110000011000100011 \
b10 _
b11111 E"
1$
1!
#116000
0$
0!
#117000
b11 1
b11 c
b10011 ,
b10011 ~"
b10011 &#
b10100110 =
b10100110 D
b10100110 Z
b10011 9
b10100110 (
b10100110 e
b10100110 +
b10100110 %#
b10011 >
b10011 G
b10011 ]
b100001 D"
b10100110 $#
b10100110 (#
b10010 )#
b111000001000100011 \
b11 _
b100000 E"
1$
1!
#118000
0$
0!
#119000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 =
b0 D
b0 Z
b0 9
b0 (
b0 e
b0 +
b0 %#
b0 >
b0 G
b0 ]
b100010 D"
b0 $#
b0 (#
b10011 )#
b101001101000001000100011 \
b100 _
b100001 E"
1$
1!
#120000
0$
0!
#121000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
b101001101000001000100011 O
b101001101000001000100011 P
b101001101000001000100011 V
1L
b100011 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b101001101000001000100011 K
b101001101000001000100011 U
b101001101000001000100011 [
1H
b100010 E"
1$
1!
#122000
0$
0!
#123000
b0 O
b0 P
b0 V
0L
b10100 J
b10100 W
b10100 Y
1I
b100100 D"
b10100 N
b10100 Q
b10100 T
b11000 R
b10100 S
0H
b100011 E"
1$
1!
#124000
0$
0!
#125000
b100 1
b100 c
b10100 ,
b10100 ~"
b10100 &#
b10100 9
b10100 >
b10100 G
b10100 ]
b100101 D"
b1 `
b100100 E"
1$
1!
#126000
0$
0!
#127000
b101 1
b101 c
b10101 ,
b10101 ~"
b10101 &#
b1101111 =
b1101111 D
b1101111 Z
b10101 9
b1101111 (
b1101111 e
b1101111 +
b1101111 %#
b10101 >
b10101 G
b10101 ]
b100110 D"
b1101111 $#
b1101111 (#
b10100 )#
b1 _
b100101 E"
1$
1!
#128000
0$
0!
#129000
b110 1
b110 c
b10110 ,
b10110 ~"
b10110 &#
b11110000 =
b11110000 D
b11110000 Z
b10110 9
b11110000 (
b11110000 e
b11110000 +
b11110000 %#
b10110 >
b10110 G
b10110 ]
b100111 D"
b11110000 $#
b11110000 (#
b10101 )#
b101001101000001001101111 \
b10 _
b100110 E"
1$
1!
#130000
0$
0!
#131000
b111 1
b111 c
b10111 ,
b10111 ~"
b10111 &#
b10011111 =
b10011111 D
b10011111 Z
b10111 9
b10011111 (
b10011111 e
b10011111 +
b10011111 %#
b10111 >
b10111 G
b10111 ]
b101000 D"
b10011111 $#
b10011111 (#
b10110 )#
b101001101111000001101111 \
b11 _
b100111 E"
1$
1!
#132000
0$
0!
#133000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b11111111 =
b11111111 D
b11111111 Z
b0 9
b11111111 (
b11111111 e
b11111111 +
b11111111 %#
b0 >
b0 G
b0 ]
b101001 D"
b11111111 $#
b11111111 (#
b10111 )#
b100111111111000001101111 \
b100 _
b101000 E"
1$
1!
#134000
0$
0!
#135000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
b11111111100111111111000001101111 O
b11111111100111111111000001101111 P
b11111111100111111111000001101111 V
1L
b101010 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b11111111100111111111000001101111 K
b11111111100111111111000001101111 U
b11111111100111111111000001101111 [
1H
b11111111100111111111000001101111 \
b101001 E"
1$
1!
#136000
0$
0!
#137000
b0 O
b0 P
b0 V
0L
b11000 J
b11000 W
b11000 Y
1I
b101011 D"
b11000 N
b11000 Q
b11000 T
b11100 R
b11000 S
0H
b101010 E"
1$
1!
#138000
0$
0!
#139000
b11000 ,
b11000 ~"
b11000 &#
b11000 9
b11000 >
b11000 G
b11000 ]
b101100 D"
b1 `
b101011 E"
1$
1!
#140000
0$
0!
#141000
b1 1
b1 c
b11001 ,
b11001 ~"
b11001 &#
b0 =
b0 D
b0 Z
b11001 9
b0 (
b0 e
b0 +
b0 %#
b11001 >
b11001 G
b11001 ]
b101101 D"
b0 $#
b0 (#
b11000 )#
b1 _
b101100 E"
1$
1!
#142000
0$
0!
#143000
b10 1
b10 c
b11010 ,
b11010 ~"
b11010 &#
b11010 9
b11010 >
b11010 G
b11010 ]
b101110 D"
b11001 )#
b11111111100111111111000000000000 \
b10 _
b101101 E"
1$
1!
#144000
0$
0!
#145000
b11 1
b11 c
b11011 ,
b11011 ~"
b11011 &#
b11011 9
b11011 >
b11011 G
b11011 ]
b101111 D"
b11010 )#
b11111111100111110000000000000000 \
b11 _
b101110 E"
1$
1!
#146000
0$
0!
#147000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 9
b0 >
b0 G
b0 ]
b110000 D"
b11011 )#
b11111111000000000000000000000000 \
b100 _
b101111 E"
1$
1!
#148000
0$
0!
#149000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
1L
b110001 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
b0 K
b0 U
b0 [
1H
b0 \
b110000 E"
1$
1!
#150000
0$
0!
#151000
0L
b11100 J
b11100 W
b11100 Y
1I
b110010 D"
b11100 N
b11100 Q
b11100 T
b100000 R
b11100 S
0H
b110001 E"
1$
1!
#152000
0$
0!
#153000
b100 1
b100 c
b11100 ,
b11100 ~"
b11100 &#
b11100 9
b11100 >
b11100 G
b11100 ]
b110011 D"
b1 `
b110010 E"
1$
1!
#154000
0$
0!
#155000
b101 1
b101 c
b11101 ,
b11101 ~"
b11101 &#
b0 =
b0 D
b0 Z
b11101 9
b0 (
b0 e
b0 +
b0 %#
b11101 >
b11101 G
b11101 ]
b110100 D"
b0 $#
b0 (#
b11100 )#
b1 _
b110011 E"
1$
1!
#156000
0$
0!
#157000
b110 1
b110 c
b11110 ,
b11110 ~"
b11110 &#
b11110 9
b11110 >
b11110 G
b11110 ]
b110101 D"
b11101 )#
b10 _
b110100 E"
1$
1!
#158000
0$
0!
#159000
b111 1
b111 c
b11111 ,
b11111 ~"
b11111 &#
b11111 9
b1 J"
b1 c"
b11111 >
b11111 G
b11111 ]
b0 D"
1B"
b11110 )#
b11 _
b110101 E"
1$
1!
#160000
0$
0!
#161000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 9
b0 >
b0 G
b0 ]
b1 D"
0B"
b11111 )#
b100 _
b1 j"
b1 O"
b0 E"
1$
1!
#162000
0$
0!
#163000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
1L
b10 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
1H
b1 E"
1$
1!
#164000
0$
0!
#165000
0L
b100000 J
b100000 W
b100000 Y
1I
b11 D"
b100000 N
b100000 Q
b100000 T
b100100 R
b100000 S
0H
b10 E"
1$
1!
#166000
0$
0!
#167000
b100000 ,
b100000 ~"
b100000 &#
b100000 9
b100000 >
b100000 G
b100000 ]
b100 D"
b1 `
b11 E"
1$
1!
#168000
0$
0!
#169000
b1 1
b1 c
b100001 ,
b100001 ~"
b100001 &#
b0 =
b0 D
b0 Z
b100001 9
b0 (
b0 e
b0 +
b0 %#
b100001 >
b100001 G
b100001 ]
b101 D"
b0 $#
b0 (#
b100000 )#
b1 _
b100 E"
1$
1!
#170000
0$
0!
#171000
b10 1
b10 c
b100010 ,
b100010 ~"
b100010 &#
b100010 9
b100010 >
b100010 G
b100010 ]
b110 D"
b100001 )#
b10 _
b101 E"
1$
1!
#172000
0$
0!
#173000
b11 1
b11 c
b100011 ,
b100011 ~"
b100011 &#
b100011 9
b100011 >
b100011 G
b100011 ]
b111 D"
b100010 )#
b11 _
b110 E"
1$
1!
#174000
0$
0!
#175000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 9
b0 >
b0 G
b0 ]
b1000 D"
b100011 )#
b100 _
b111 E"
1$
1!
#176000
0$
0!
#177000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
1L
b1001 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
1H
b1000 E"
1$
1!
#178000
0$
0!
#179000
0L
b100100 J
b100100 W
b100100 Y
1I
b1010 D"
b100100 N
b100100 Q
b100100 T
b101000 R
b100100 S
0H
b1001 E"
1$
1!
#180000
0$
0!
#181000
b100 1
b100 c
b100100 ,
b100100 ~"
b100100 &#
b100100 9
b100100 >
b100100 G
b100100 ]
b1011 D"
b1 `
b1010 E"
1$
1!
#182000
0$
0!
#183000
b101 1
b101 c
b100101 ,
b100101 ~"
b100101 &#
b0 =
b0 D
b0 Z
b100101 9
b0 (
b0 e
b0 +
b0 %#
b100101 >
b100101 G
b100101 ]
b1100 D"
b0 $#
b0 (#
b100100 )#
b1 _
b1011 E"
1$
1!
#184000
0$
0!
#185000
b110 1
b110 c
b100110 ,
b100110 ~"
b100110 &#
b100110 9
b100110 >
b100110 G
b100110 ]
b1101 D"
b100101 )#
b10 _
b1100 E"
1$
1!
#186000
0$
0!
#187000
b111 1
b111 c
b100111 ,
b100111 ~"
b100111 &#
b100111 9
b100111 >
b100111 G
b100111 ]
b1110 D"
b100110 )#
b11 _
b1101 E"
1$
1!
#188000
0$
0!
#189000
b0 1
b0 c
b0 ,
b0 ~"
b0 &#
b0 9
b0 >
b0 G
b0 ]
b1111 D"
b100111 )#
b100 _
b1110 E"
1$
1!
#190000
0$
0!
#191000
b110111 =
b110111 D
b110111 Z
b110111 (
b110111 e
b110111 +
b110111 %#
b0 J
b0 W
b0 Y
0I
1L
b10000 D"
b110111 $#
b110111 (#
b0 )#
b0 `
b0 _
1H
b1111 E"
1$
1!
#192000
0$
0!
#193000
0L
b101000 J
b101000 W
b101000 Y
1I
b10001 D"
b101000 N
b101000 Q
b101000 T
b101100 R
b101000 S
0H
b10000 E"
1$
1!
#194000
0$
0!
#195000
b101000 ,
b101000 ~"
b101000 &#
b101000 9
b101000 >
b101000 G
b101000 ]
b10010 D"
b1 `
b10001 E"
1$
1!
#196000
0$
0!
#197000
b1 1
b1 c
b101001 ,
b101001 ~"
b101001 &#
b0 =
b0 D
b0 Z
b101001 9
b0 (
b0 e
b0 +
b0 %#
b101001 >
b101001 G
b101001 ]
b10011 D"
b0 $#
b0 (#
b101000 )#
b1 _
b10010 E"
1$
1!
#198000
0$
0!
#199000
b10 1
b10 c
b101010 ,
b101010 ~"
b101010 &#
b101010 9
b101010 >
b101010 G
b101010 ]
b10100 D"
b101001 )#
b10 _
b10011 E"
1$
1!
#200000
