# Optimized-Multiplier-Design-Leveraging-Recursive-Wallace-Tree-with-AI-Enhancements
A Hybrid Approach to Optimized n-bit Multiplier Design on FPGA Leveraging Recursive-Wallace Tree with AI Centric Enhancements for FIR Filters and Neural Network Inference
[AI-VLSI.pdf](https://github.com/MITHULRAAJ/Optimized-Multiplier-Design-Leveraging-Recursive-Wallace-Tree-with-AI-Enhancements/files/13730710/AI-VLSI.pdf)
