<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="namespacecxl__mem__tg" kind="namespace" language="C++">
    <compoundname>cxl_mem_tg</compoundname>
    <innerclass refid="unioncxl__mem__tg_1_1mem__tg__ctl" prot="public">cxl_mem_tg::mem_tg_ctl</innerclass>
    <innerclass refid="unioncxl__mem__tg_1_1mem__tg__status" prot="public">cxl_mem_tg::mem_tg_status</innerclass>
    <innerclass refid="unioncxl__mem__tg_1_1mem__tg0__count" prot="public">cxl_mem_tg::mem_tg0_count</innerclass>
    <innerclass refid="unioncxl__mem__tg_1_1mem__tg1__count" prot="public">cxl_mem_tg::mem_tg1_count</innerclass>
    <innerclass refid="unioncxl__mem__tg_1_1tg__mem__size" prot="public">cxl_mem_tg::tg_mem_size</innerclass>
    <innerclass refid="classcxl__mem__tg_1_1cxl__mem__tg" prot="public">cxl_mem_tg::cxl_mem_tg</innerclass>
    <innerclass refid="classcxl__mem__tg_1_1cxl__tg__test" prot="public">cxl_mem_tg::cxl_tg_test</innerclass>
    <innerclass refid="structcxl__mem__tg_1_1mem__tg__ctl_8____unnamed101____" prot="public">cxl_mem_tg::mem_tg_ctl.__unnamed101__</innerclass>
    <innerclass refid="structcxl__mem__tg_1_1mem__tg__status_8____unnamed104____" prot="public">cxl_mem_tg::mem_tg_status.__unnamed104__</innerclass>
    <innerclass refid="structcxl__mem__tg_1_1mem__tg0__count_8____unnamed107____" prot="public">cxl_mem_tg::mem_tg0_count.__unnamed107__</innerclass>
    <innerclass refid="structcxl__mem__tg_1_1mem__tg1__count_8____unnamed110____" prot="public">cxl_mem_tg::mem_tg1_count.__unnamed110__</innerclass>
    <innerclass refid="structcxl__mem__tg_1_1tg__mem__size_8____unnamed113____" prot="public">cxl_mem_tg::tg_mem_size.__unnamed113__</innerclass>
      <sectiondef kind="enum">
      <memberdef kind="enum" id="namespacecxl__mem__tg_1a5e1a77cb6bdb7c08d77383319c243483" prot="public" static="no" strong="no">
        <type></type>
        <name>@94</name>
        <enumvalue id="namespacecxl__mem__tg_1a5e1a77cb6bdb7c08d77383319c243483a7cbd86dff0180f632d573ef7e5a55057" prot="public">
          <name>TG_STATUS_ACTIVE</name>
          <initializer>= 0x1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5e1a77cb6bdb7c08d77383319c243483a8e63adddabc288e5498f2f4df66f0b27" prot="public">
          <name>TG_STATUS_TIMEOUT</name>
          <initializer>= 0x2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5e1a77cb6bdb7c08d77383319c243483ad6d2ca96385ead5241bb420e1e7ae64e" prot="public">
          <name>TG_STATUS_ERROR</name>
          <initializer>= 0x4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5e1a77cb6bdb7c08d77383319c243483aa0b11c71d367595e2a12c20197b44ce9" prot="public">
          <name>TG_STATUS_PASS</name>
          <initializer>= 0x8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="50" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="50" bodyend="55"/>
      </memberdef>
      <memberdef kind="enum" id="namespacecxl__mem__tg_1a9f68787780b4d05029ba62d806b2cd48" prot="public" static="no" strong="no">
        <type></type>
        <name>@95</name>
        <enumvalue id="namespacecxl__mem__tg_1a9f68787780b4d05029ba62d806b2cd48ae50331c964539f5dd5c26007735d4ed3" prot="public">
          <name>TG_ADDR_RAND</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a9f68787780b4d05029ba62d806b2cd48ab7e300ecb7930052b948a653ddcaa184" prot="public">
          <name>TG_ADDR_SEQ</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a9f68787780b4d05029ba62d806b2cd48af669ed7de6b50d6000674e9427d25182" prot="public">
          <name>TG_ADDR_RAND_SEQ</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a9f68787780b4d05029ba62d806b2cd48a92b5675ef5ee0396ead56070a486e58e" prot="public">
          <name>TG_ADDR_ONE_HOT</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="57" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="57" bodyend="62"/>
      </memberdef>
      <memberdef kind="enum" id="namespacecxl__mem__tg_1a5cb6b29ede0903d1d784e5be8442e834" prot="public" static="no" strong="no">
        <type></type>
        <name>@96</name>
        <enumvalue id="namespacecxl__mem__tg_1a5cb6b29ede0903d1d784e5be8442e834a7407f4233717e1d98f8a776390eb82af" prot="public">
          <name>TG_DATA_FIXED</name>
          <initializer>= 0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5cb6b29ede0903d1d784e5be8442e834a657e027c0dafddd6b1507f6cce1194ad" prot="public">
          <name>TG_DATA_PRBS7</name>
          <initializer>= 1</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5cb6b29ede0903d1d784e5be8442e834a17eadd59787408f22df400c34c6a1b0a" prot="public">
          <name>TG_DATA_PRBS15</name>
          <initializer>= 2</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5cb6b29ede0903d1d784e5be8442e834ae5e9b7fe639f5d85614b3a1759b7c659" prot="public">
          <name>TG_DATA_PRBS31</name>
          <initializer>= 3</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a5cb6b29ede0903d1d784e5be8442e834a71564d8355c494d5a258cb5c26b4fc98" prot="public">
          <name>TG_DATA_ROTATING</name>
          <initializer>= 4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="64" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="64" bodyend="70"/>
      </memberdef>
      <memberdef kind="enum" id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfb" prot="public" static="no" strong="no">
        <type></type>
        <name>@97</name>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba01597032eab3f760346c82fbc788ec5c" prot="public">
          <name>AFU_DFH</name>
          <initializer>= 0x0000</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfbae1b3a54124834078d9db7680c3caa7bd" prot="public">
          <name>AFU_ID_L</name>
          <initializer>= 0x0008</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba5debc24069234094ad6ba398106c65fb" prot="public">
          <name>AFU_ID_H</name>
          <initializer>= 0x0010</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfbaaa35301298cf8446efb61505e0798fa0" prot="public">
          <name>NEXT_AFU</name>
          <initializer>= 0x0018</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba0664bd36175dd3d76875ebaa52980af6" prot="public">
          <name>AFU_DFH_RSVD</name>
          <initializer>= 0x0020</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba762eb285e7fc88be1e742b50533c5f9a" prot="public">
          <name>SCRATCHPAD</name>
          <initializer>= 0x0028</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba4756bce556cb643e0aa2c409f21f0c37" prot="public">
          <name>MEM_TG_CTRL</name>
          <initializer>= 0x0030</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfbadd994b8040392db4076101038b417fe4" prot="public">
          <name>MEM_TG_STAT</name>
          <initializer>= 0x0038</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba88d8b198bfb44c9dcad46aa0ab207970" prot="public">
          <name>MEM_TG_CLK_COUNT</name>
          <initializer>= 0x0050</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfbaf6d9bbd396589527f372a7b48f1a4d92" prot="public">
          <name>MEM_TG_WR_COUNT</name>
          <initializer>= 0x0058</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfba0fd9d1b39b6d59014ef01787ec3a4eef" prot="public">
          <name>MEM_TG_CLK_FREQ</name>
          <initializer>= 0x0060</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a128ed08461bf7ff260b790fd4756ecfbaf176cfc8c139e3d7fba70fabf9b62a36" prot="public">
          <name>MEM_SIZE</name>
          <initializer>= 0x0068</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="78" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="78" bodyend="92"/>
      </memberdef>
      <memberdef kind="enum" id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686e" prot="public" static="no" strong="no">
        <type></type>
        <name>@98</name>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea21e0b7931a80741eb0c73747a3fe4377" prot="public">
          <name>TG_VERSION</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x000</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eafbeb224f5b1d32e9b55b1ce8fcc9e32c" prot="public">
          <name>TG_START</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x004</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ead02dea59ee54f68764340c1c233829b1" prot="public">
          <name>TG_LOOP_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x008</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaab71456eea9b0ccecabf1e0891954a0e" prot="public">
          <name>TG_WRITE_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x00C</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea411d376733b772443344588a2cac4458" prot="public">
          <name>TG_READ_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x010</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaa30e3bd5cec3f3cd992e6121bdbab09e" prot="public">
          <name>TG_WRITE_REPEAT_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x014</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea90a29710d3b2099c1795a61d2622076e" prot="public">
          <name>TG_READ_REPEAT_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x018</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eab821353518367c2fcd2ab57a9c6e7840" prot="public">
          <name>TG_BURST_LENGTH</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01C</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea88ec11b1fb1a062f02451c50b0016949" prot="public">
          <name>TG_CLEAR</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x020</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eab64e524dd316d881cc22757087d33439" prot="public">
          <name>TG_RW_GEN_IDLE_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x038</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaed6f3dfb644b6e070fefcaf16e2e1d11" prot="public">
          <name>TG_RW_GEN_LOOP_IDLE_COUNT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x03C</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eae286a4c714c99b08b1002ee3ed1a587f" prot="public">
          <name>TG_SEQ_START_ADDR_WR</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x040</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea7709164257a8f5718596b5ab2c472ad4" prot="public">
          <name>TG_ADDR_MODE_WR</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x080</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ead39fc44c8edf2e15dad6d831aa6fe819" prot="public">
          <name>TG_RETURN_TO_START_ADDR</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0C0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eacf979f868802b88029d479d18111f465" prot="public">
          <name>TG_SEQ_ADDR_INCR</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0100</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea201705870a4fa204363246058cb2076e" prot="public">
          <name>TG_SEQ_START_ADDR_RD</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x140</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea9ce33fc8beaf69c76c4ce3776805d1c4" prot="public">
          <name>TG_ADDR_MODE_RD</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x180</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaf157488b545676cc548397859997b02a" prot="public">
          <name>TG_PASS</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x1C0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea0b00917713940ec859e81f0a86dc562f" prot="public">
          <name>TG_FAIL</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x1C4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea6c4409c3d1f07c62bcd75fd3b05467fe" prot="public">
          <name>TG_FAIL_COUNT_L</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x1C8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea1382e3f82472ef4eb8dcbbb17e377285" prot="public">
          <name>TG_FAIL_COUNT_H</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01CC</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eafaf1344c0006254f6f4947ed9728bee6" prot="public">
          <name>TG_FIRST_FAIL_ADDR_L</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01D0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaa10c574348ce256ce6987b453ab10f70" prot="public">
          <name>TG_FIRST_FAIL_ADDR_H</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01D4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea810379cbef2d3d1791fb853c8a7d3792" prot="public">
          <name>TG_TOTAL_READ_COUNT_L</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01D8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eab3188e1e50ec3ed8a6eed8dafd7e3bfe" prot="public">
          <name>TG_TOTAL_READ_COUNT_H</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01DC</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea397a7f61b4c32a69262d9db33ec35fda" prot="public">
          <name>TG_TEST_COMPLETE</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01E0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ead69950385bd5a8260e9262d3473d65e9" prot="public">
          <name>TG_INVERT_BYTEEN</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01E4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eab7a46ab46b32d143ea74bd68d6e1708c" prot="public">
          <name>TG_RESTART_DEFAULT_TRAFFIC</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01E8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea138084b5a721464cfb312d4d675410bf" prot="public">
          <name>TG_USER_WORM_EN</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01EC</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea50c1a9359d982b1f90a076434a82062b" prot="public">
          <name>TG_TEST_BYTEEN</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01F0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eacd7be04dcb9016fd18b247be44487e93" prot="public">
          <name>TG_TIMEOUT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01F4</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaad2624687ce89631f8307ceb034b86e8" prot="public">
          <name>TG_NUM_DATA_GEN</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01F8</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea6d207aa57db45407a6d02d79c5a0f7e3" prot="public">
          <name>TG_NUM_BYTEEN_GEN</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x01FC</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea8f351711d6e1137882a8248bb4536fb8" prot="public">
          <name>TG_RDATA_WIDTH</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0200</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eab50773a7b547928a51e3ebb30a00b0fa" prot="public">
          <name>TG_ERROR_REPORT</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0208</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea75cfc6f2b701f77e83465a606133b241" prot="public">
          <name>TG_PNF</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0240</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea0452589b12a20397977344288abae82f" prot="public">
          <name>TG_FAIL_EXPECTED_DATA</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0340</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea26ef0000b2f002b1fe653aeb6d2677ee" prot="public">
          <name>TG_FAIL_READ_DATA</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0440</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ead19fda5e987a2fae893421a426f6766d" prot="public">
          <name>TG_DATA_SEED</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0540</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eab95729a6c6553c58502a0f1306f1b004" prot="public">
          <name>TG_BYTEEN_SEED</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0580</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eadf412af7a4ff3287fe327afee84e348d" prot="public">
          <name>TG_PPPG_SEL</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x05C0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea3c528143f8a6d19ca435a0f458cc29b8" prot="public">
          <name>TG_BYTEEN_SEL</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0600</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaece950f87a9fd52ec05f2326d00499fd" prot="public">
          <name>TG_ADDR_FIELD_RELATIVE_FREQ</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0640</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686eaeb51b5206be439a4f73216c8737b15f2" prot="public">
          <name>TG_ADDR_FIELD_MSB_INDEX</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0680</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea4373da92590dd537b2f82603b269fd6f" prot="public">
          <name>TG_BURSTLENGTH_OVERFLOW_OCCURRED</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x06C0</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea8382e8133ee151e0c00c1993011deeaa" prot="public">
          <name>TG_BURSTLENGTH_FAIL_ADDR_L</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0700</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea0e3799ef4889e3dae68d80346fee6d61" prot="public">
          <name>TG_BURSTLENGTH_FAIL_ADDR_H</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0704</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <enumvalue id="namespacecxl__mem__tg_1a2be4d829aa3ce8e7360b86b10229686ea533db7920ef8344cb657bc340e903227" prot="public">
          <name>TG_WORM_MODE_TARGETTED_DATA</name>
          <initializer>= MEM_TG_CFG_OFFSET + 0x0740</initializer>
          <briefdescription>
          </briefdescription>
          <detaileddescription>
          </detaileddescription>
        </enumvalue>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="96" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="96" bodyend="145"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="typedef">
      <memberdef kind="typedef" id="namespacecxl__mem__tg_1ae21fb3ab55ae8cb59106b87200d95a7d" prot="public" static="no">
        <type><ref refid="classopae_1_1afu__test_1_1afu" kindref="compound">opae::afu_test::afu</ref></type>
        <definition>using cxl_mem_tg::test_afu = typedef opae::afu_test::afu</definition>
        <argsstring></argsstring>
        <name>test_afu</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="199" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="199" bodyend="-1"/>
      </memberdef>
      <memberdef kind="typedef" id="namespacecxl__mem__tg_1ab54b53736c1e8bd7876a69f2baef17b2" prot="public" static="no">
        <type><ref refid="classopae_1_1afu__test_1_1command" kindref="compound">opae::afu_test::command</ref></type>
        <definition>using cxl_mem_tg::test_command = typedef opae::afu_test::command</definition>
        <argsstring></argsstring>
        <name>test_command</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="200" column="1" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="200" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="var">
      <memberdef kind="variable" id="namespacecxl__mem__tg_1a7187f3c940e7b0bede33c18321170c26" prot="public" static="no" mutable="no">
        <type>const char *</type>
        <definition>const char* cxl_mem_tg::AFU_ID</definition>
        <argsstring></argsstring>
        <name>AFU_ID</name>
        <initializer>= &quot;4DADEA34-2C78-48CB-A3DC-5B831F5CECBB&quot;</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="37" column="12" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1ad2729cb24c80e64b804e83d80541bc7f" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::CL</definition>
        <argsstring></argsstring>
        <name>CL</name>
        <initializer>= 64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="39" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1a03f4984eaa82a272df3b3fa43d69e044" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::KB</definition>
        <argsstring></argsstring>
        <name>KB</name>
        <initializer>= 1024</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="40" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1ac79763fa8c890845655b15d839b58ce4" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::MB</definition>
        <argsstring></argsstring>
        <name>MB</name>
        <initializer>= <ref refid="namespacecxl__mem__tg_1a03f4984eaa82a272df3b3fa43d69e044" kindref="member">KB</ref> * 1024</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="41" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="41" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1acda5caabca46afa7d36ba879b7f3f5ea" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::GB</definition>
        <argsstring></argsstring>
        <name>GB</name>
        <initializer>= <ref refid="namespacecxl__mem__tg_1ac79763fa8c890845655b15d839b58ce4" kindref="member">MB</ref> * 1024</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="42" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1a90d2158185fa589d961b4639c7d4cd8a" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::FPGA_32GB_CACHE_LINES</definition>
        <argsstring></argsstring>
        <name>FPGA_32GB_CACHE_LINES</name>
        <initializer>= (32 * <ref refid="namespacecxl__mem__tg_1acda5caabca46afa7d36ba879b7f3f5ea" kindref="member">GB</ref>) / 64</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="43" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1a7488ec5ac28f6679e818452cb7b347ec" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::MEM_TG_TEST_TIMEOUT</definition>
        <argsstring></argsstring>
        <name>MEM_TG_TEST_TIMEOUT</name>
        <initializer>= 10000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="44" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="44" bodyend="-1"/>
        <referencedby refid="classcxl__mem__tg_1_1cxl__tg__test_1ab5a014aa963baa885db8d5e00db90b6b" compoundref="cxl__tg__test_8h" startline="240" endline="298">cxl_mem_tg::cxl_tg_test::tg_wait_test_completion</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1ae2fec4e55f5f8fbfb78d0c38ec1e3289" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::TEST_SLEEP_INVL</definition>
        <argsstring></argsstring>
        <name>TEST_SLEEP_INVL</name>
        <initializer>= 100</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="45" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="45" bodyend="-1"/>
        <referencedby refid="classcxl__mem__tg_1_1cxl__tg__test_1ab5a014aa963baa885db8d5e00db90b6b" compoundref="cxl__tg__test_8h" startline="240" endline="298">cxl_mem_tg::cxl_tg_test::tg_wait_test_completion</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1a7e452dc886e26cc1525c4533efbfd1c8" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::TG_CTRL_CLEAR</definition>
        <argsstring></argsstring>
        <name>TG_CTRL_CLEAR</name>
        <initializer>= 0x8000000000000000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="46" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1adf88f83a1ea74efb4228b2e7de8d8ae8" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::TG_SLEEP</definition>
        <argsstring></argsstring>
        <name>TG_SLEEP</name>
        <initializer>= 300 / 1000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="47" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="47" bodyend="-1"/>
        <referencedby refid="classcxl__mem__tg_1_1cxl__tg__test_1abfd873f8a748a61c5e99a9eec47d3822" compoundref="cxl__tg__test_8h" startline="150" endline="164">cxl_mem_tg::cxl_tg_test::tg_clear</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1ad72ec47242a649d327e0bde858f7f2b5" prot="public" static="yes" mutable="no">
        <type>const uint64_t</type>
        <definition>const uint64_t cxl_mem_tg::TG_FREQ</definition>
        <argsstring></argsstring>
        <name>TG_FREQ</name>
        <initializer>= 400 * 1000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="48" column="23" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="48" bodyend="-1"/>
        <referencedby refid="classcxl__mem__tg_1_1cxl__tg__test_1a04ba5e50b22fa602d7dbf270c9f7297e" compoundref="cxl__tg__test_8h" startline="301" endline="437">cxl_mem_tg::cxl_tg_test::config_input_options</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1a4adbfbc2d17a8a0c2a818f243385336a" prot="public" static="no" mutable="no">
        <type>const std::map&lt; std::string, uint32_t &gt;</type>
        <definition>const std::map&lt;std::string, uint32_t&gt; cxl_mem_tg::tg_pattern</definition>
        <argsstring></argsstring>
        <name>tg_pattern</name>
        <initializer>= {
    {&quot;fixed&quot;, TG_DATA_FIXED},   {&quot;prbs7&quot;, TG_DATA_PRBS7},
    {&quot;prbs15&quot;, TG_DATA_PRBS15}, {&quot;prbs31&quot;, TG_DATA_PRBS31},
    {&quot;rot1&quot;, TG_DATA_PRBS31},
}</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="72" column="16" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="72" bodyend="-1"/>
        <referencedby refid="classcxl__mem__tg_1_1cxl__mem__tg_1a296cb2e6e2cb7e04c3795c4d1cb87217" compoundref="cxl__mem__tg_8h" startline="204" endline="245">cxl_mem_tg::cxl_mem_tg::cxl_mem_tg</referencedby>
      </memberdef>
      <memberdef kind="variable" id="namespacecxl__mem__tg_1afb32111a410e98fdae3118bc9a2c9277" prot="public" static="no" mutable="no">
        <type>const int</type>
        <definition>const int cxl_mem_tg::MEM_TG_CFG_OFFSET</definition>
        <argsstring></argsstring>
        <name>MEM_TG_CFG_OFFSET</name>
        <initializer>= 0x1000</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="93" column="11" bodyfile="samples/cxl_mem_tg/cxl_mem_tg.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="samples/cxl_mem_tg/cxl_mem_tg.h" line="35" column="1"/>
  </compounddef>
</doxygen>
