#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Mar 26 15:19:25 2018
# Process ID: 11998
# Current directory: /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1
# Command line: vivado -log vcnnbd_conv1l_top_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vcnnbd_conv1l_top_0_1.tcl
# Log file: /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1/vcnnbd_conv1l_top_0_1.vds
# Journal file: /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source vcnnbd_conv1l_top_0_1.tcl -notrace
Command: synth_design -top vcnnbd_conv1l_top_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12362 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1188.641 ; gain = 77.996 ; free physical = 144 ; free virtual = 3110
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vcnnbd_conv1l_top_0_1' [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/synth/vcnnbd_conv1l_top_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'conv1l_top' [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:161]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:162]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:163]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:164]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:165]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:166]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:175]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:176]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:181]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:182]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:183]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:192]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:193]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:194]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:195]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:197]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:198]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:199]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:296]
INFO: [Synth 8-638] synthesizing module 'fp_mult_add_16bit' [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/ip/fp_mult_add_16bit/synth/fp_mult_add_16bit.vhd:77]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/ip/fp_mult_add_16bit/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/ip/fp_mult_add_16bit/synth/fp_mult_add_16bit.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'fp_mult_add_16bit' (36#1) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/ip/fp_mult_add_16bit/synth/fp_mult_add_16bit.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element weight_read_req_reg was removed.  [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:519]
INFO: [Synth 8-256] done synthesizing module 'conv1l_top' (37#1) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:33]
INFO: [Synth 8-256] done synthesizing module 'vcnnbd_conv1l_top_0_1' (38#1) [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/synth/vcnnbd_conv1l_top_0_1.v:56]
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design axi_slave_3to1 has unconnected port m_axis_z_tready
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized11 has unconnected port B[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port B[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port ZERO_ALIGN
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A0[27]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A1[27]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[20]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[19]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[18]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[17]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[16]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[15]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[14]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[13]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[12]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[11]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[10]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[9]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[8]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[7]
WARNING: [Synth 8-3331] design flt_fma_add_exp has unconnected port A_NORM[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.141 ; gain = 173.496 ; free physical = 253 ; free virtual = 2872
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.141 ; gain = 173.496 ; free physical = 270 ; free virtual = 2889
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1565.617 ; gain = 0.000 ; free physical = 141 ; free virtual = 2510
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:01:37 . Memory (MB): peak = 1565.617 ; gain = 454.973 ; free physical = 177 ; free virtual = 2566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:01:37 . Memory (MB): peak = 1565.617 ; gain = 454.973 ; free physical = 177 ; free virtual = 2566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/macinst0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:01:38 . Memory (MB): peak = 1565.617 ; gain = 454.973 ; free physical = 179 ; free virtual = 2568
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flow_sel_pre_op" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_nan" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_inf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:476]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ipshared/0691/new/conv1l_top.v:478]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:39 . Memory (MB): peak = 1565.617 ; gain = 454.973 ; free physical = 193 ; free virtual = 2582
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/macinst0/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/macinst0/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/macinst0/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/macinst0/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY' (delay__parameterized8) to 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized8) to 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized8) to 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized11) to 'inst/macinst0/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "FMA_OP.OP/addsub/add/EXP/lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_wen driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[15] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[14] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[13] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[12] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[11] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[10] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[9] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[8] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[7] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[6] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[5] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[4] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[3] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[2] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[1] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port input_bram_rd_dout[0] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_wen driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[15] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[14] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[13] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[12] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[11] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[10] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[9] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[8] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[7] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[6] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[5] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[4] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[3] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[2] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[1] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port weight_bram_rd_dout[0] driven by constant 0
INFO: [Synth 8-3917] design vcnnbd_conv1l_top_0_1 has port output_bram_wr_en driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mac_o_last_relu_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/conv_state_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/conv_state_reg[3]) is unused and will be removed from module vcnnbd_conv1l_top_0_1.
INFO: [Synth 8-3332] Sequential element (inst/mac_o_last_relu_reg[15]) is unused and will be removed from module vcnnbd_conv1l_top_0_1.
INFO: [Synth 8-3332] Sequential element (inst/output_bram_wr_dout_reg[15]) is unused and will be removed from module vcnnbd_conv1l_top_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1573.633 ; gain = 462.988 ; free physical = 174 ; free virtual = 2518
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:52 . Memory (MB): peak = 1644.633 ; gain = 533.988 ; free physical = 160 ; free virtual = 2358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:52 . Memory (MB): peak = 1645.633 ; gain = 534.988 ; free physical = 146 ; free virtual = 2344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 163 ; free virtual = 2337
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 170 ; free virtual = 2344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 170 ; free virtual = 2344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 169 ; free virtual = 2343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 169 ; free virtual = 2343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 169 ; free virtual = 2343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 169 ; free virtual = 2343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    26|
|2     |DSP48E1 |     1|
|3     |LUT1    |    59|
|4     |LUT2    |   149|
|5     |LUT3    |    78|
|6     |LUT4    |   113|
|7     |LUT5    |    87|
|8     |LUT6    |   263|
|9     |MUXCY   |   117|
|10    |MUXF7   |     3|
|11    |MUXF8   |     1|
|12    |XORCY   |    51|
|13    |FDCE    |   129|
|14    |FDPE    |    43|
|15    |FDRE    |    61|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.680 ; gain = 563.035 ; free physical = 169 ; free virtual = 2343
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1673.680 ; gain = 281.559 ; free physical = 241 ; free virtual = 2415
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:53 . Memory (MB): peak = 1673.688 ; gain = 563.035 ; free physical = 241 ; free virtual = 2415
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 36 instances

100 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:55 . Memory (MB): peak = 1705.695 ; gain = 609.637 ; free physical = 229 ; free virtual = 2404
INFO: [Common 17-1381] The checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1/vcnnbd_conv1l_top_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.srcs/sources_1/bd/vcnnbd/ip/vcnnbd_conv1l_top_0_1/vcnnbd_conv1l_top_0_1.xci
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gokul/playground/ece594bb/fpgacc/vcnn/vcnn.runs/vcnnbd_conv1l_top_0_1_synth_1/vcnnbd_conv1l_top_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1729.707 ; gain = 0.000 ; free physical = 204 ; free virtual = 2388
INFO: [Common 17-206] Exiting Vivado at Mon Mar 26 15:21:31 2018...
