module jk_ff (clk, j, k, q);
	input clk, j, k;
	output q;
	
	wire fio1, fio2, qbar;

	
	always @(posedge clk) begin
	
		nand n1 (fio1, j, clk, qbar);
		nand n2 (fio2, k, clk, q);
		nand n3 (q, qbar, fio1);
		nand n3 (qbar, q, fio2);
		
	end
	
	
	
endmodule;