// Seed: 1235009291
module module_0;
  wire id_1;
  wire id_2 = id_1;
  logic [7:0] id_3;
  wire id_4;
  wand id_5;
  assign id_3 = id_3[1'b0 : 1'b0];
  wire id_6;
  wor  id_7 = 1;
  wire id_8;
  assign id_5 = 1;
  wire id_9;
  assign id_4 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output tri id_5,
    output wor id_6,
    input wand id_7
);
  supply0 id_9 = id_3;
  module_0();
endmodule
