0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/CLK_FIFO/CLK_FIFO.srcs/sources_1/ip/fifo/fifo_sim_netlist.vhdl,1575504667,vhdl,,,,fifo;fifo_blk_mem_gen_generic_cstr;fifo_blk_mem_gen_prim_width;fifo_blk_mem_gen_prim_wrapper;fifo_blk_mem_gen_top;fifo_blk_mem_gen_v8_4_4;fifo_blk_mem_gen_v8_4_4_synth;fifo_fifo_generator_ramfifo;fifo_fifo_generator_top;fifo_fifo_generator_v13_2_5;fifo_fifo_generator_v13_2_5_synth;fifo_memory;fifo_rd_bin_cntr;fifo_rd_fwft;fifo_rd_logic;fifo_rd_status_flags_ss;fifo_reset_blk_ramfifo;fifo_wr_bin_cntr;fifo_wr_logic;fifo_wr_status_flags_ss,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd,1383585902,vhdl,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd;C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd,,,pic_pkg,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd,1575508963,vhdl,,,,pictop_tb,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd,1383585902,vhdl,,,,,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PICtop.vhd,1575501251,vhdl,,,,pictop,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RAM.vhd,1575326124,vhdl,,,,ram,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RS232_test.vhd,1381240294,vhdl,C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd;C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_test.vhd,,,rs232_test,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232top.vhd,1575501803,vhdl,,,,rs232top,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_PIC_TOP/Clk_PIC_TOP_sim_netlist.vhdl,1575310368,vhdl,,,,clk_pic_top;clk_pic_top_clk_pic_top_clk_wiz,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/ip/Clk_gen/Clk_gen_sim_netlist.vhdl,1575311050,vhdl,,,,clk_gen;clk_gen_clk_gen_clk_wiz,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/new/DMA.vhd,1575745587,vhdl,,,,dma,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_test.vhd,1381240294,vhdl,,,,,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RX_RS232/RX_RS232.srcs/sources_1/new/RX_RS232.vhd,1575725632,vhdl,,,,rx_rs232,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/ShiftRegister/ShiftRegister/ShiftRegister.srcs/sources_1/new/ShiftRegister.vhd,1575723479,vhdl,,,,shiftregister,,,,,,,,
C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/TX_RS232/TX_RS232.srcs/sources_1/new/TX_RS232.vhd,1573600942,vhdl,,,,tx_rs232,,,,,,,,
