library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

component Adder_32_Matzoros is
port (
		in_a_matz : std_logic_vector(31 downto 0);
		in_b_matz : std_logic_vector(31 downto 0);
		out_matz : std_logic_vector(31 downto 0)
);
end Adder_32_Matzoros;

architecture adder of Adder_32_Matzoros is
begin
	out_matz <= in_a_matz + in_b_matz;
end adder;
