
### âš™ï¸ What is `make`?

`make` is a **build automation tool** that automatically compiles and links programs by following rules defined in a file called a **Makefile**.

It determines which files need to be recompiled by checking **timestamps** â€” recompiling only what has changed.

---
### ğŸªŸ Make on Windows

* `make` is **not automatically available**.
* If using **MinGW**, the command is:

Â  ```bash
Â  mingw32-make
Â  ```

* Executables end with `.exe` (e.g. `Hello.exe`).
* PowerShell is **not case-sensitive**.
* To specify a Makefile explicitly:

Â  ```bash

Â  mingw32-make -f MyMakefile.mk

Â  ```

---
### ğŸ§ Make on Linux

* `make` is **pre-installed by default**.
* To run the Makefile in the current directory:

Â  ```bash
Â  make
Â  ```

* The default Makefile name should be:
Â  * `Makefile` or
Â  * any `.mk` file (e.g., `MyMakefile.mk` â†’ `make -f MyMakefile.mk`)
* Linux executables **have no file extension**.
* Linux is **case-sensitive**.

---
### ğŸ§  Good Practices When Writing Makefiles

âœ… **Efficiency**

* Do not rebuild source code if it hasnâ€™t changed.
* `make` should only rebuild when dependencies (like `.c` files) are newer than the target.

âœ… **Dependency Awareness**

* If the executable doesnâ€™t exist, `make` should automatically compile it.
  
âœ… **Clean Build**

* Always check if files exist before deleting them (to avoid errors).

âœ… **Formatting**

* **Use TABs, not spaces**, in the **recipe area** (the command lines after targets).

âœ… **Documentation**

* Use comments (`# ...`), but never on the same line as a GCC command.
 
---
### ğŸ§¾ Naming Conventions

| File Type Â  Â  Â  Â  Â  Â  Â  Â  | Convention Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  |
| ------------------------- | ---------------------------------------- |
| **C source files (`.c`)** | lowercase (e.g., `main.c`, `math.c`) Â  Â  |
| **Header files (`.h`)** Â  | lowercase (e.g., `math.h`) Â  Â  Â  Â  Â  Â  Â  |
| **Directories** Â  Â  Â  Â  Â  | avoid spaces (use underscores if needed) |
  
---
### ğŸ§© Example: Basic Makefile (Windows Version)

> âš ï¸ Remember: in PowerShell or CMD, use **tabs** before each recipe command!

```makefile
#---------------------------------------------
# Example Makefile (Windows)
#---------------------------------------------

# REMEMBER TO USE ONLY TABS IN THE RECIPE AREA!

# Default target â€” builds the executable

all: Hello.exe

# Build only if Hello.c is newer than Hello.exe
Hello.exe: Hello.c
Â  gcc Hello.c -o Hello.exe

# Run the program (requires executable)
run: Hello.exe
Â  .\Hello.exe

# Clean up compiled files (check if they exist first)
clean:
Â  if exist Hello.exe del /F /Q Hello.exe

# Rebuild: clean + compile
rebuild: clean all
```

---
### ğŸ§© Example: Linux Version

```makefile
#---------------------------------------------
# Example Makefile (Linux)
#---------------------------------------------

# Build the executable (default target)
all: hello

# Target and dependency
hello: hello.c
Â  gcc hello.c -o hello

# Run the program
run: hello
Â  ./hello

# Clean up
clean:
Â  rm -f hello

# Rebuild target
rebuild: clean all
```

---
### ğŸ§  Example Source Code (`hello.c`)

```c
#include <stdio.h>

int main(void)
{
Â  Â  printf("Hello there!\n");
Â  Â  return 0;
}
```

---
### ğŸ” Key Takeaways

* **`make`** automates building, linking, and cleaning projects.
* **Targets** define actions (like `all`, `run`, `clean`).
* **Dependencies** ensure recompilation only when necessary.
* Always use **tabs**, not spaces, for commands.
* Separate `clean` and `rebuild` targets help manage build cycles efficiently.