
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116860                       # Number of seconds simulated
sim_ticks                                116859501661                       # Number of ticks simulated
final_tick                               1169528519726                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62998                       # Simulator instruction rate (inst/s)
host_op_rate                                    79479                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3354489                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915468                       # Number of bytes of host memory used
host_seconds                                 34836.75                       # Real time elapsed on the host
sim_insts                                  2194636417                       # Number of instructions simulated
sim_ops                                    2768799868                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1296256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       259200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1558528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       942080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            942080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2025                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12176                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7360                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7360                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11092431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2218048                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13336767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8061647                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8061647                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8061647                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11092431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2218048                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21398414                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140287518                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23429222                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18983974                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029978                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9390838                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8992593                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2506238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90199                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102175173                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128939529                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23429222                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11498831                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28174076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6597329                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2874457                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11924454                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137745044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109570968     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2652329      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020715      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958694      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114498      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601971      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211526      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763368      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13850975     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137745044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167009                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.919109                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100981834                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4430880                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27742272                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110327                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479729                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4046030                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41615                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155576744                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77444                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479729                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101834046                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1225169                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1779207                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26991461                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1435430                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153983800                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        15319                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267492                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       600623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       138020                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216317159                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717180764                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717180764                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45621649                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38459                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21925                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4964719                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14868841                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7256050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       125403                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611703                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151255236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140463423                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189497                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27679469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59967388                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137745044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019735                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566044                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78938432     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24695250     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11544472      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8472015      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536723      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2989339      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960833      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459241      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148739      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137745044                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         563896     68.51%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116225     14.12%     82.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142930     17.37%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117886715     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2110981      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262724      9.44%     94.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7186469      5.12%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140463423                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.001254                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             823051                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419684438                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178973596                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136929422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141286474                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344662                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3634873                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          449                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       230277                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479729                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         778633                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90834                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151293678                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14868841                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7256050                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21908                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          449                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1159729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263407                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137933775                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744078                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529648                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19928791                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19589421                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184713                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983222                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137110027                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136929422                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82121092                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227532088                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.976063                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360921                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28485518                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034089                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133265315                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693962                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82888699     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23570698     17.69%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10389744      7.80%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5440683      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336699      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560846      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323896      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989602      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2764448      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133265315                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2764448                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281795820                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307069863                       # The number of ROB writes
system.switch_cpus0.timesIdled                  66957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2542474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.402875                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.402875                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.712822                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.712822                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621948490                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190719865                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145519613                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140287518                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21949428                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18092403                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1953902                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8976265                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8416190                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2302384                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86336                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106897264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120570019                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21949428                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10718574                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25189229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5779952                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2674648                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12397573                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1616806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138554609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.068513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.488490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113365380     81.82%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1300851      0.94%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1849650      1.33%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2431989      1.76%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2730848      1.97%     87.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2032732      1.47%     89.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1177789      0.85%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1725458      1.25%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11939912      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138554609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.156460                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.859449                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105717285                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4248395                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24737492                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58204                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3793231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3507663                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145486716                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1326                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3793231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106445165                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1042218                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1890458                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24070627                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1312903                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144533615                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          302                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        265569                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          135                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    201531204                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    675218789                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    675218789                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164755728                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36775441                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38059                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21976                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3947542                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13727963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7140795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118297                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1553013                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140522170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38010                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131520544                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26062                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20190059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47645438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138554609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.949233                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.507303                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82913326     59.84%     59.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22402449     16.17%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12403598      8.95%     84.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8008879      5.78%     90.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7363422      5.31%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2941340      2.12%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1770288      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       508310      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       242997      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138554609                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63229     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92955     33.43%     56.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121901     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110424027     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2008434      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16083      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11986471      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7085529      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131520544                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.937507                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             278085                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    401899842                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160750571                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129031474                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131798629                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322970                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2855615                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       171978                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          156                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3793231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         780812                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107605                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140560180                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1274847                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13727963                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7140795                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21926                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1146899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1106236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2253135                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129758657                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11824227                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1761885                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18908380                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18180874                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7084153                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.924948                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129031749                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129031474                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75572780                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205311729                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.919764                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368088                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96489755                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118590019                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21979339                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1985830                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134761378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.880000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.686065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86693531     64.33%     64.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23110235     17.15%     81.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9076721      6.74%     88.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4671874      3.47%     91.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4076328      3.02%     94.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1955712      1.45%     96.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1695451      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       798066      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2683460      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134761378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96489755                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118590019                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17841161                       # Number of memory references committed
system.switch_cpus1.commit.loads             10872344                       # Number of loads committed
system.switch_cpus1.commit.membars              16084                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17008471                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106892937                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2419739                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2683460                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272647276                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284932010                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1732909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96489755                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118590019                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96489755                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.453911                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.453911                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.687800                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.687800                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       584679302                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179011657                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136294833                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32168                       # number of misc regfile writes
system.l20.replacements                         10140                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          987721                       # Total number of references to valid blocks.
system.l20.sampled_refs                         75676                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.051972                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        36764.953044                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.820005                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5227.607921                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23419.619031                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.560989                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000196                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.079767                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.357355                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        62989                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  62989                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           26387                       # number of Writeback hits
system.l20.Writeback_hits::total                26387                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        62989                       # number of demand (read+write) hits
system.l20.demand_hits::total                   62989                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        62989                       # number of overall hits
system.l20.overall_hits::total                  62989                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        10127                       # number of ReadReq misses
system.l20.ReadReq_misses::total                10140                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        10127                       # number of demand (read+write) misses
system.l20.demand_misses::total                 10140                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        10127                       # number of overall misses
system.l20.overall_misses::total                10140                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2591999                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2269165255                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2271757254                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2591999                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2269165255                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2271757254                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2591999                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2269165255                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2271757254                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73116                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73129                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        26387                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            26387                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73116                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73129                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73116                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73129                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.138506                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.138659                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.138506                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.138659                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.138506                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.138659                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199384.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 224070.826010                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 224039.176923                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199384.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 224070.826010                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 224039.176923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199384.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 224070.826010                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 224039.176923                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5334                       # number of writebacks
system.l20.writebacks::total                     5334                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        10127                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           10140                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        10127                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            10140                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        10127                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           10140                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1812962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1661813598                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1663626560                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1812962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1661813598                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1663626560                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1812962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1661813598                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1663626560                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.138506                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.138659                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.138506                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.138659                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.138506                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.138659                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139458.615385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164097.323788                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 164065.735700                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139458.615385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 164097.323788                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 164065.735700                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139458.615385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 164097.323788                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 164065.735700                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2036                       # number of replacements
system.l21.tagsinuse                     65535.971058                       # Cycle average of tags in use
system.l21.total_refs                          778228                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67572                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.517019                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42985.738354                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.997221                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1049.206936                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           138.912495                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21351.116053                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.655910                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.016010                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002120                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.325792                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        48522                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48524                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27870                       # number of Writeback hits
system.l21.Writeback_hits::total                27870                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        48522                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48524                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        48522                       # number of overall hits
system.l21.overall_hits::total                  48524                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2019                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2030                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2025                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2036                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2025                       # number of overall misses
system.l21.overall_misses::total                 2036                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2656577                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    549820746                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      552477323                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1500552                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1500552                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2656577                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    551321298                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       553977875                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2656577                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    551321298                       # number of overall miss cycles
system.l21.overall_miss_latency::total      553977875                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50541                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50554                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27870                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27870                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50547                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50560                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50547                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50560                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.039948                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.040155                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.040062                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040269                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.040062                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040269                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       241507                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 272323.301634                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 272156.316749                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       250092                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       250092                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       241507                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 272257.431111                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 272091.294204                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       241507                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 272257.431111                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 272091.294204                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2026                       # number of writebacks
system.l21.writebacks::total                     2026                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2019                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2030                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2025                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2036                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2025                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2036                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1995412                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    428497173                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    430492585                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1139180                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1139180                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1995412                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    429636353                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    431631765                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1995412                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    429636353                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    431631765                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039948                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.040155                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.040062                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040269                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.040062                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040269                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181401.090909                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 212232.378900                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 212065.312808                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 189863.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 189863.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181401.090909                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 212166.100247                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 211999.884578                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181401.090909                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 212166.100247                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 211999.884578                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996569                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011932055                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040185.594758                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996569                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11924438                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11924438                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11924438                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11924438                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11924438                       # number of overall hits
system.cpu0.icache.overall_hits::total       11924438                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3356518                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3356518                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3356518                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3356518                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3356518                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3356518                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11924454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11924454                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11924454                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11924454                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11924454                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11924454                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 209782.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 209782.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 209782.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 209782.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 209782.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 209782.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2699899                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2699899                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2699899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2699899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2699899                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2699899                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207684.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207684.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207684.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207684.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207684.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207684.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73116                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179586390                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73372                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2447.614758                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.514395                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.485605                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594976                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594976                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21691                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587681                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587681                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587681                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587681                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175631                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175631                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175631                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175631                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175631                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175631                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18040557966                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18040557966                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18040557966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18040557966                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18040557966                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18040557966                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9770607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9770607                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16763312                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16763312                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16763312                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16763312                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017975                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010477                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010477                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010477                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010477                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102718.528995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102718.528995                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102718.528995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102718.528995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102718.528995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102718.528995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26387                       # number of writebacks
system.cpu0.dcache.writebacks::total            26387                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102515                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102515                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73116                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73116                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73116                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73116                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73116                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6473432460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6473432460                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6473432460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6473432460                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6473432460                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6473432460                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88536.468899                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88536.468899                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88536.468899                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88536.468899                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88536.468899                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88536.468899                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996695                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010551829                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037402.881048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996695                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12397553                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12397553                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12397553                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12397553                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12397553                       # number of overall hits
system.cpu1.icache.overall_hits::total       12397553                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3701683                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3701683                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3701683                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3701683                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3701683                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3701683                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12397573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12397573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12397573                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12397573                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12397573                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12397573                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185084.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185084.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185084.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185084.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185084.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185084.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2876077                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2876077                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2876077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2876077                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2876077                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2876077                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 221236.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 221236.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 221236.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 221236.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 221236.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 221236.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50547                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171453754                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50803                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3374.874594                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.167246                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.832754                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910810                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089190                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8801597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8801597                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6932539                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6932539                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16932                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16932                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16084                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15734136                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15734136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15734136                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15734136                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146026                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3131                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3131                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149157                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149157                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12680124631                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12680124631                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    696539157                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    696539157                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13376663788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13376663788                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13376663788                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13376663788                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8947623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8947623                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6935670                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6935670                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15883293                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15883293                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15883293                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15883293                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016320                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016320                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000451                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000451                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009391                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009391                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009391                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009391                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 86834.704991                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86834.704991                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 222465.396678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 222465.396678                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89681.770135                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89681.770135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89681.770135                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89681.770135                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2277512                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 175193.230769                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27870                       # number of writebacks
system.cpu1.dcache.writebacks::total            27870                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95485                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3125                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3125                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98610                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98610                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50541                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50547                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50547                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50547                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3739249692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3739249692                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1550352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1550352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3740800044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3740800044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3740800044                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3740800044                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73984.481747                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73984.481747                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       258392                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       258392                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74006.371179                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74006.371179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74006.371179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74006.371179                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
