{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-40-g69facd7c)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:3.1-19.10"
      },
      "ports": {
        "uartTx": {
          "direction": "output",
          "bits": [ 7609 ]
        },
        "uartRx": {
          "direction": "input",
          "bits": [ 7608 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 7629, 7626, 7623, 7620, 7617, 7613 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7606 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 7605 ]
        }
      },
      "cells": {
        "uart_inst.dataIn_DFFE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y22/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8486 ],
            "I3": [ 7684 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y22/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8484 ],
            "I3": [ 7685 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y22/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8482 ],
            "I3": [ 7687 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y21/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8480 ],
            "I3": [ 7689 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y21/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8478 ],
            "I3": [ 7691 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y17/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8476 ],
            "I3": [ 7693 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y13/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8474 ],
            "I3": [ 7695 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y14/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8472 ],
            "I3": [ 7697 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y11/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8470 ],
            "I3": [ 7759 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y11/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8468 ],
            "I3": [ 7762 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y13/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8466 ],
            "I3": [ 7800 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y11/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8464 ],
            "I3": [ 7824 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y11/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8462 ],
            "I3": [ 7876 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y12/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8460 ],
            "I3": [ 7899 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y13/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8458 ],
            "I3": [ 7936 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y10/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8456 ],
            "I3": [ 7947 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y15/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8454 ],
            "I3": [ 8209 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y15/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8452 ],
            "I3": [ 8234 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y17/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8450 ],
            "I3": [ 8249 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y17/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8448 ],
            "I3": [ 8270 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y14/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8446 ],
            "I3": [ 8288 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y21/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8444 ],
            "I3": [ 8330 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X3Y17/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8442 ],
            "I3": [ 8346 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8412 ],
            "COUT": [ 8424 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8412 ],
            "COUT": [ 8423 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8412 ],
            "COUT": [ 8422 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8412 ],
            "COUT": [ 8420 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8412 ],
            "COUT": [ 8419 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8412 ]
          }
        },
        "uart_inst.uart_rx_LUT3_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7683 ]
          }
        },
        "uart_inst.uart_rx_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7818 ],
            "I1": [ 7811 ],
            "I0": [ 7684 ],
            "F": [ 7667 ]
          }
        },
        "uart_inst.uart_rx_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7676 ],
            "I1": [ 7672 ],
            "I0": [ 7684 ],
            "F": [ 7778 ]
          }
        },
        "uart_inst.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:6.16-6.22",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7684 ],
            "I": [ 7608 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8076 ],
            "I2": [ 8071 ],
            "I1": [ 8066 ],
            "I0": [ 8061 ],
            "F": [ 8388 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8163 ],
            "I2": [ 8158 ],
            "I1": [ 8150 ],
            "I0": [ 8142 ],
            "F": [ 8387 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8386 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8388 ],
            "O": [ 8383 ],
            "I1": [ 8387 ],
            "I0": [ 8386 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8178 ],
            "I2": [ 8174 ],
            "I1": [ 8170 ],
            "I0": [ 8167 ],
            "F": [ 8382 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8383 ],
            "I2": [ 8382 ],
            "I1": [ 8187 ],
            "I0": [ 8183 ],
            "F": [ 7657 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8223 ],
            "I0": [ 8218 ],
            "F": [ 7649 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8378 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8371 ],
            "O": [ 7659 ],
            "I1": [ 8376 ],
            "I0": [ 8378 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8373 ],
            "I2": [ 8122 ],
            "I1": [ 8053 ],
            "I0": [ 8049 ],
            "F": [ 8376 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8105 ],
            "I2": [ 8117 ],
            "I1": [ 8114 ],
            "I0": [ 8110 ],
            "F": [ 8371 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8056 ],
            "I2": [ 8101 ],
            "I1": [ 8098 ],
            "I0": [ 8094 ],
            "F": [ 8373 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8127 ],
            "I2": [ 8129 ],
            "I1": [ 8123 ],
            "I0": [ 8371 ],
            "F": [ 8368 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8367 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8137 ],
            "O": [ 7993 ],
            "I1": [ 8368 ],
            "I0": [ 8367 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8038 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8040 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8340 ],
            "I1": [ 8040 ],
            "I0": [ 7635 ],
            "F": [ 8041 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 8351 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8000 ],
            "I2": [ 7981 ],
            "I1": [ 7975 ],
            "I0": [ 7971 ],
            "F": [ 7997 ]
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8351 ],
            "I0": [ 8038 ],
            "F": [ 8340 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110110011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7659 ],
            "I2": [ 7649 ],
            "I1": [ 7640 ],
            "I0": [ 7635 ],
            "F": [ 8357 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7649 ],
            "I1": [ 7640 ],
            "I0": [ 7635 ],
            "F": [ 8356 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7657 ],
            "O": [ 8354 ],
            "I1": [ 8357 ],
            "I0": [ 8356 ]
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7993 ],
            "I2": [ 7989 ],
            "I1": [ 8354 ],
            "I0": [ 7649 ],
            "F": [ 8339 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8349 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100111101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8351 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8348 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7997 ],
            "O": [ 8346 ],
            "I1": [ 8349 ],
            "I0": [ 8348 ]
          }
        },
        "uart_inst.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8223 ],
            "D": [ 8442 ],
            "CLK": [ 7662 ],
            "CE": [ 8339 ]
          }
        },
        "uart_inst.txState_DFFE_Q_1_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8009 ],
            "O": [ 8335 ],
            "I1": [ 8011 ],
            "I0": [ 8013 ]
          }
        },
        "uart_inst.txState_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 7996 ]
          }
        },
        "uart_inst.txState_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8223 ],
            "I0": [ 7640 ],
            "F": [ 8000 ]
          }
        },
        "uart_inst.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8218 ],
            "D": [ 7996 ],
            "CLK": [ 7662 ],
            "CE": [ 8339 ]
          }
        },
        "uart_inst.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7640 ],
            "D": [ 8340 ],
            "CLK": [ 7662 ],
            "CE": [ 8339 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8015 ],
            "I2": [ 8000 ],
            "I1": [ 7996 ],
            "I0": [ 7971 ],
            "F": [ 8334 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001110110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8015 ],
            "I2": [ 8000 ],
            "I1": [ 7996 ],
            "I0": [ 7971 ],
            "F": [ 8333 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8335 ],
            "O": [ 8330 ],
            "I1": [ 8334 ],
            "I0": [ 8333 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8041 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8329 ]
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8413 ],
            "Q": [ 7632 ],
            "D": [ 8444 ],
            "CLK": [ 7662 ],
            "CE": [ 8329 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8127 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8047 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8102 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8325 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8101 ],
            "D": [ 8325 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8099 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8322 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8098 ],
            "D": [ 8322 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8095 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8319 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8094 ],
            "D": [ 8319 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8106 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8316 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8105 ],
            "D": [ 8316 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8118 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8313 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8117 ],
            "D": [ 8313 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8115 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8310 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8114 ],
            "D": [ 8310 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8111 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8307 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8110 ],
            "D": [ 8307 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8123 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8265 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7649 ],
            "I1": [ 8187 ],
            "I0": [ 7640 ],
            "F": [ 8303 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8187 ],
            "D": [ 8303 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8184 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8299 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8184 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8298 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8291 ],
            "I1": [ 8299 ],
            "I0": [ 8298 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8184 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8294 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8184 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8293 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8290 ],
            "I1": [ 8294 ],
            "I0": [ 8293 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8198 ],
            "O": [ 8288 ],
            "I1": [ 8291 ],
            "I0": [ 8290 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8183 ],
            "D": [ 8446 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8179 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8285 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8178 ],
            "D": [ 8285 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8281 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8280 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8273 ],
            "I1": [ 8281 ],
            "I0": [ 8280 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8276 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8275 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8272 ],
            "I1": [ 8276 ],
            "I0": [ 8275 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8198 ],
            "O": [ 8270 ],
            "I1": [ 8273 ],
            "I0": [ 8272 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8174 ],
            "D": [ 8448 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8171 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8267 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8170 ],
            "D": [ 8267 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8122 ],
            "D": [ 8265 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8129 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8051 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8132 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8260 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8132 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8259 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8252 ],
            "I1": [ 8260 ],
            "I0": [ 8259 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8132 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8255 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8132 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8254 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8251 ],
            "I1": [ 8255 ],
            "I0": [ 8254 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8198 ],
            "O": [ 8249 ],
            "I1": [ 8252 ],
            "I0": [ 8251 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8167 ],
            "D": [ 8450 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8164 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8245 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8164 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8244 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8237 ],
            "I1": [ 8245 ],
            "I0": [ 8244 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8164 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8240 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8164 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8239 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8236 ],
            "I1": [ 8240 ],
            "I0": [ 8239 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8198 ],
            "O": [ 8234 ],
            "I1": [ 8237 ],
            "I0": [ 8236 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8163 ],
            "D": [ 8452 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8230 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8229 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/MUX4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8212 ],
            "I1": [ 8230 ],
            "I0": [ 8229 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8215 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8159 ],
            "I2": [ 8223 ],
            "I1": [ 8218 ],
            "I0": [ 7640 ],
            "F": [ 8214 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8192 ],
            "O": [ 8211 ],
            "I1": [ 8215 ],
            "I0": [ 8214 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/MUX5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8198 ],
            "O": [ 8209 ],
            "I1": [ 8212 ],
            "I0": [ 8211 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8158 ],
            "D": [ 8454 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8205 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8175 ],
            "I2": [ 8179 ],
            "I1": [ 8184 ],
            "I0": [ 8187 ],
            "F": [ 8204 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8171 ],
            "O": [ 8133 ],
            "I1": [ 8205 ],
            "I0": [ 8204 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8144 ],
            "I2": [ 8152 ],
            "I1": [ 8159 ],
            "I0": [ 8164 ],
            "F": [ 8134 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8196 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8129 ],
            "I2": [ 8123 ],
            "I1": [ 8137 ],
            "I0": [ 7989 ],
            "F": [ 8195 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8127 ],
            "O": [ 8198 ],
            "I1": [ 8196 ],
            "I0": [ 8195 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8111 ],
            "I2": [ 8115 ],
            "I1": [ 8118 ],
            "I0": [ 8106 ],
            "F": [ 8192 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8189 ],
            "I3": [ 8412 ],
            "I1": [ 8187 ],
            "I0": [  ],
            "COUT": [ 8181 ],
            "CIN": [ 8419 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8184 ],
            "I3": [ 8412 ],
            "I1": [ 8183 ],
            "I0": [  ],
            "COUT": [ 8177 ],
            "CIN": [ 8181 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8179 ],
            "I3": [ 8412 ],
            "I1": [ 8178 ],
            "I0": [  ],
            "COUT": [ 8173 ],
            "CIN": [ 8177 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8175 ],
            "I3": [ 8412 ],
            "I1": [ 8174 ],
            "I0": [  ],
            "COUT": [ 8169 ],
            "CIN": [ 8173 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8171 ],
            "I3": [ 8412 ],
            "I1": [ 8170 ],
            "I0": [  ],
            "COUT": [ 8166 ],
            "CIN": [ 8169 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8132 ],
            "I3": [ 8412 ],
            "I1": [ 8167 ],
            "I0": [  ],
            "COUT": [ 8161 ],
            "CIN": [ 8166 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8164 ],
            "I3": [ 8412 ],
            "I1": [ 8163 ],
            "I0": [  ],
            "COUT": [ 8156 ],
            "CIN": [ 8161 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8159 ],
            "I3": [ 8412 ],
            "I1": [ 8158 ],
            "I0": [  ],
            "COUT": [ 8154 ],
            "CIN": [ 8156 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8152 ],
            "I3": [ 8412 ],
            "I1": [ 8150 ],
            "I0": [  ],
            "COUT": [ 8146 ],
            "CIN": [ 8154 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8152 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8148 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8150 ],
            "D": [ 8148 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8144 ],
            "I3": [ 8412 ],
            "I1": [ 8142 ],
            "I0": [  ],
            "COUT": [ 8081 ],
            "CIN": [ 8146 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8144 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8140 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8142 ],
            "D": [ 8140 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8063 ],
            "I2": [ 8068 ],
            "I1": [ 8073 ],
            "I0": [ 8079 ],
            "F": [ 8135 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8095 ],
            "I2": [ 8099 ],
            "I1": [ 8102 ],
            "I0": [ 8058 ],
            "F": [ 8137 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8135 ],
            "I2": [ 8134 ],
            "I1": [ 8133 ],
            "I0": [ 8132 ],
            "F": [ 7989 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8129 ],
            "I3": [ 8412 ],
            "I1": [ 8053 ],
            "I0": [  ],
            "COUT": [ 8125 ],
            "CIN": [ 8120 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8127 ],
            "I3": [ 8412 ],
            "I1": [ 8049 ],
            "I0": [  ],
            "COUT": [ 8126 ],
            "CIN": [ 8125 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8123 ],
            "I3": [ 8412 ],
            "I1": [ 8122 ],
            "I0": [  ],
            "COUT": [ 8120 ],
            "CIN": [ 8109 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8118 ],
            "I3": [ 8412 ],
            "I1": [ 8117 ],
            "I0": [  ],
            "COUT": [ 8113 ],
            "CIN": [ 8104 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8115 ],
            "I3": [ 8412 ],
            "I1": [ 8114 ],
            "I0": [  ],
            "COUT": [ 8108 ],
            "CIN": [ 8113 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8111 ],
            "I3": [ 8412 ],
            "I1": [ 8110 ],
            "I0": [  ],
            "COUT": [ 8109 ],
            "CIN": [ 8108 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8106 ],
            "I3": [ 8412 ],
            "I1": [ 8105 ],
            "I0": [  ],
            "COUT": [ 8104 ],
            "CIN": [ 8093 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8102 ],
            "I3": [ 8412 ],
            "I1": [ 8101 ],
            "I0": [  ],
            "COUT": [ 8097 ],
            "CIN": [ 8090 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8099 ],
            "I3": [ 8412 ],
            "I1": [ 8098 ],
            "I0": [  ],
            "COUT": [ 8092 ],
            "CIN": [ 8097 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8095 ],
            "I3": [ 8412 ],
            "I1": [ 8094 ],
            "I0": [  ],
            "COUT": [ 8093 ],
            "CIN": [ 8092 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8058 ],
            "I3": [ 8412 ],
            "I1": [ 8056 ],
            "I0": [  ],
            "COUT": [ 8090 ],
            "CIN": [ 8087 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8068 ],
            "I3": [ 8412 ],
            "I1": [ 8066 ],
            "I0": [  ],
            "COUT": [ 8086 ],
            "CIN": [ 8084 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8063 ],
            "I3": [ 8412 ],
            "I1": [ 8061 ],
            "I0": [  ],
            "COUT": [ 8087 ],
            "CIN": [ 8086 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8073 ],
            "I3": [ 8412 ],
            "I1": [ 8071 ],
            "I0": [  ],
            "COUT": [ 8084 ],
            "CIN": [ 8082 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8079 ],
            "I3": [ 8412 ],
            "I1": [ 8076 ],
            "I0": [  ],
            "COUT": [ 8082 ],
            "CIN": [ 8081 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8079 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8075 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8076 ],
            "D": [ 8075 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8073 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8070 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8071 ],
            "D": [ 8070 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8068 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8065 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8066 ],
            "D": [ 8065 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8063 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8060 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8061 ],
            "D": [ 8060 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8058 ],
            "I1": [ 7649 ],
            "I0": [ 7640 ],
            "F": [ 8055 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8056 ],
            "D": [ 8055 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8053 ],
            "D": [ 8051 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8049 ],
            "D": [ 8047 ],
            "CLK": [ 7662 ],
            "CE": [ 7656 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8041 ],
            "I0": [ 8040 ],
            "F": [ 8019 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8018 ],
            "I3": [ 8412 ],
            "I1": [ 7708 ],
            "I0": [  ],
            "COUT": [ 8044 ],
            "CIN": [ 8024 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7989 ],
            "I2": [ 8041 ],
            "I1": [ 8040 ],
            "I0": [ 8038 ],
            "F": [ 8036 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8041 ],
            "I1": [ 8040 ],
            "I0": [ 8038 ],
            "F": [ 8035 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7993 ],
            "O": [ 8017 ],
            "I1": [ 8036 ],
            "I0": [ 8035 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7711 ],
            "F": [ 8032 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8019 ],
            "Q": [ 7711 ],
            "D": [ 8032 ],
            "CLK": [ 7662 ],
            "CE": [ 8017 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8030 ],
            "I3": [ 8412 ],
            "I1": [ 7711 ],
            "I0": [  ],
            "COUT": [ 8028 ],
            "CIN": [ 8420 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8026 ],
            "I3": [ 8412 ],
            "I1": [ 7710 ],
            "I0": [  ],
            "COUT": [ 8023 ],
            "CIN": [ 8028 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8019 ],
            "Q": [ 7710 ],
            "D": [ 8026 ],
            "CLK": [ 7662 ],
            "CE": [ 8017 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 8021 ],
            "I3": [ 8412 ],
            "I1": [ 7709 ],
            "I0": [  ],
            "COUT": [ 8024 ],
            "CIN": [ 8023 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8019 ],
            "Q": [ 7709 ],
            "D": [ 8021 ],
            "CLK": [ 7662 ],
            "CE": [ 8017 ]
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8019 ],
            "Q": [ 7708 ],
            "D": [ 8018 ],
            "CLK": [ 7662 ],
            "CE": [ 8017 ]
          }
        },
        "uart_inst.txBitNumber_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7981 ],
            "O": [ 8015 ],
            "I1": [ 8005 ],
            "I0": [ 8007 ]
          }
        },
        "uart_inst.txBitNumber_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7981 ],
            "I2": [ 7975 ],
            "I1": [ 7724 ],
            "I0": [ 7719 ],
            "F": [ 8013 ]
          }
        },
        "uart_inst.txBitNumber_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7981 ],
            "I2": [ 7975 ],
            "I1": [ 7724 ],
            "I0": [ 7719 ],
            "F": [ 8011 ]
          }
        },
        "uart_inst.txBitNumber_LUT3_I2_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7981 ],
            "I1": [ 7732 ],
            "I0": [ 7728 ],
            "F": [ 8009 ]
          }
        },
        "uart_inst.txBitNumber_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7975 ],
            "I1": [ 7714 ],
            "I0": [ 7703 ],
            "F": [ 8007 ]
          }
        },
        "uart_inst.txBitNumber_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7975 ],
            "I0": [ 7706 ],
            "F": [ 8005 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8413 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:134.36-134.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7969 ],
            "I3": [ 8412 ],
            "I1": [ 7971 ],
            "I0": [  ],
            "COUT": [ 8002 ],
            "CIN": [ 7978 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7993 ],
            "I2": [ 7989 ],
            "I1": [ 7987 ],
            "I0": [ 8000 ],
            "F": [ 7701 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7997 ],
            "I0": [ 7996 ],
            "F": [ 7987 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7993 ],
            "I1": [ 7989 ],
            "I0": [ 7987 ],
            "F": [ 7968 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7981 ],
            "F": [ 7984 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7701 ],
            "Q": [ 7981 ],
            "D": [ 7984 ],
            "CLK": [ 7662 ],
            "CE": [ 7968 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:134.36-134.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7982 ],
            "I3": [ 8412 ],
            "I1": [ 7981 ],
            "I0": [  ],
            "COUT": [ 7977 ],
            "CIN": [ 8422 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:134.36-134.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7973 ],
            "I3": [ 8412 ],
            "I1": [ 7975 ],
            "I0": [  ],
            "COUT": [ 7978 ],
            "CIN": [ 7977 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7701 ],
            "Q": [ 7975 ],
            "D": [ 7973 ],
            "CLK": [ 7662 ],
            "CE": [ 7968 ]
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7701 ],
            "Q": [ 7971 ],
            "D": [ 7969 ],
            "CLK": [ 7662 ],
            "CE": [ 7968 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7769 ],
            "I1": [ 7763 ],
            "I0": [ 7760 ],
            "F": [ 7960 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7960 ],
            "F": [ 7956 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7669 ],
            "I2": [ 7795 ],
            "I1": [ 7778 ],
            "I0": [ 7791 ],
            "F": [ 7955 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7962 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7834 ],
            "D": [ 7962 ],
            "CLK": [ 7662 ],
            "CE": [ 7955 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7960 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7958 ]
          }
        },
        "uart_inst.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7811 ],
            "D": [ 7958 ],
            "CLK": [ 7662 ],
            "CE": [ 7955 ]
          }
        },
        "uart_inst.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7672 ],
            "D": [ 7956 ],
            "CLK": [ 7662 ],
            "CE": [ 7955 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7895 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7779 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7917 ],
            "F": [ 7950 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7917 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7949 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7806 ],
            "O": [ 7947 ],
            "I1": [ 7950 ],
            "I0": [ 7949 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7844 ],
            "D": [ 8456 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_8_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7791 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7795 ],
            "I1": [ 7914 ],
            "I0": [ 7791 ],
            "F": [ 7943 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7843 ],
            "D": [ 7943 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7911 ],
            "F": [ 7939 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7795 ],
            "I2": [ 7911 ],
            "I1": [ 7818 ],
            "I0": [ 7811 ],
            "F": [ 7938 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7806 ],
            "O": [ 7936 ],
            "I1": [ 7939 ],
            "I0": [ 7938 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7842 ],
            "D": [ 8458 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7905 ],
            "F": [ 7902 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7911 ],
            "I2": [ 7914 ],
            "I1": [ 7917 ],
            "I0": [ 7793 ],
            "F": [ 7931 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7930 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7925 ],
            "O": [ 7679 ],
            "I1": [ 7931 ],
            "I0": [ 7930 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7895 ],
            "I1": [ 7862 ],
            "I0": [ 7866 ],
            "F": [ 7680 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7834 ],
            "I0": [ 7811 ],
            "F": [ 7676 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7870 ],
            "I2": [ 7874 ],
            "I1": [ 7882 ],
            "I0": [ 7905 ],
            "F": [ 7678 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7821 ],
            "I0": [ 7826 ],
            "F": [ 7925 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7923 ],
            "I3": [ 8412 ],
            "I1": [ 7826 ],
            "I0": [  ],
            "COUT": [ 7921 ],
            "CIN": [ 8423 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7821 ],
            "I3": [ 8412 ],
            "I1": [ 7801 ],
            "I0": [  ],
            "COUT": [ 7919 ],
            "CIN": [ 7921 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7793 ],
            "I3": [ 8412 ],
            "I1": [ 7788 ],
            "I0": [  ],
            "COUT": [ 7916 ],
            "CIN": [ 7919 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7917 ],
            "I3": [ 8412 ],
            "I1": [ 7844 ],
            "I0": [  ],
            "COUT": [ 7913 ],
            "CIN": [ 7916 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7914 ],
            "I3": [ 8412 ],
            "I1": [ 7843 ],
            "I0": [  ],
            "COUT": [ 7909 ],
            "CIN": [ 7913 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7911 ],
            "I3": [ 8412 ],
            "I1": [ 7842 ],
            "I0": [  ],
            "COUT": [ 7907 ],
            "CIN": [ 7909 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7905 ],
            "I3": [ 8412 ],
            "I1": [ 7853 ],
            "I0": [  ],
            "COUT": [ 7884 ],
            "CIN": [ 7907 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7795 ],
            "I2": [ 7905 ],
            "I1": [ 7818 ],
            "I0": [ 7811 ],
            "F": [ 7901 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7806 ],
            "O": [ 7899 ],
            "I1": [ 7902 ],
            "I0": [ 7901 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7853 ],
            "D": [ 8460 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7882 ],
            "F": [ 7879 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7862 ],
            "I3": [ 8412 ],
            "I1": [ 7785 ],
            "I0": [  ],
            "COUT": [ 7893 ],
            "CIN": [ 7891 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7895 ],
            "I3": [ 8412 ],
            "I1": [ 7781 ],
            "I0": [  ],
            "COUT": [ 7894 ],
            "CIN": [ 7893 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7866 ],
            "I3": [ 8412 ],
            "I1": [ 7847 ],
            "I0": [  ],
            "COUT": [ 7891 ],
            "CIN": [ 7889 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7870 ],
            "I3": [ 8412 ],
            "I1": [ 7850 ],
            "I0": [  ],
            "COUT": [ 7889 ],
            "CIN": [ 7887 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7874 ],
            "I3": [ 8412 ],
            "I1": [ 7851 ],
            "I0": [  ],
            "COUT": [ 7887 ],
            "CIN": [ 7885 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7882 ],
            "I3": [ 8412 ],
            "I1": [ 7852 ],
            "I0": [  ],
            "COUT": [ 7885 ],
            "CIN": [ 7884 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7882 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7878 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7806 ],
            "O": [ 7876 ],
            "I1": [ 7879 ],
            "I0": [ 7878 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7852 ],
            "D": [ 8462 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7874 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7872 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7851 ],
            "D": [ 7872 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7870 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7868 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7850 ],
            "D": [ 7868 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7866 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7864 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7847 ],
            "D": [ 7864 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7862 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7783 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7679 ],
            "I2": [ 7678 ],
            "I1": [ 7676 ],
            "I0": [ 7672 ],
            "F": [ 7858 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7676 ],
            "I0": [ 7672 ],
            "F": [ 7857 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7680 ],
            "O": [ 7806 ],
            "I1": [ 7858 ],
            "I0": [ 7857 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7834 ],
            "I0": [ 7672 ],
            "F": [ 7818 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7831 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7795 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7853 ],
            "I2": [ 7852 ],
            "I1": [ 7851 ],
            "I0": [ 7850 ],
            "F": [ 7848 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7848 ],
            "I2": [ 7847 ],
            "I1": [ 7785 ],
            "I0": [ 7781 ],
            "F": [ 7840 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7788 ],
            "I2": [ 7844 ],
            "I1": [ 7843 ],
            "I0": [ 7842 ],
            "F": [ 7839 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7840 ],
            "I2": [ 7821 ],
            "I1": [ 7839 ],
            "I0": [ 7826 ],
            "F": [ 7831 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7826 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7830 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7826 ],
            "I2": [ 7834 ],
            "I1": [ 7811 ],
            "I0": [ 7672 ],
            "F": [ 7829 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7831 ],
            "O": [ 7824 ],
            "I1": [ 7830 ],
            "I0": [ 7829 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/DFF1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7826 ],
            "D": [ 8464 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7821 ],
            "F": [ 7804 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7795 ],
            "I2": [ 7821 ],
            "I1": [ 7818 ],
            "I0": [ 7811 ],
            "F": [ 7803 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7806 ],
            "O": [ 7800 ],
            "I1": [ 7804 ],
            "I0": [ 7803 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7801 ],
            "D": [ 8466 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7795 ],
            "I1": [ 7793 ],
            "I0": [ 7791 ],
            "F": [ 7787 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7788 ],
            "D": [ 7787 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7785 ],
            "D": [ 7783 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7781 ],
            "D": [ 7779 ],
            "CLK": [ 7662 ],
            "CE": [ 7778 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/ALU3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:90.28-90.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7759 ],
            "I3": [ 8412 ],
            "I1": [ 7760 ],
            "I0": [  ],
            "COUT": [ 7776 ],
            "CIN": [ 7766 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT7",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7667 ],
            "I0": [ 7683 ],
            "F": [ 7758 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7769 ],
            "F": [ 7772 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7769 ],
            "D": [ 7772 ],
            "CLK": [ 7662 ],
            "CE": [ 7758 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/ALU1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:90.28-90.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7770 ],
            "I3": [ 8412 ],
            "I1": [ 7769 ],
            "I0": [  ],
            "COUT": [ 7765 ],
            "CIN": [ 8424 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/ALU2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:90.28-90.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8412 ],
            "SUM": [ 7762 ],
            "I3": [ 8412 ],
            "I1": [ 7763 ],
            "I0": [  ],
            "COUT": [ 7766 ],
            "CIN": [ 7765 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7763 ],
            "D": [ 8468 ],
            "CLK": [ 7662 ],
            "CE": [ 7758 ]
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7760 ],
            "D": [ 8470 ],
            "CLK": [ 7662 ],
            "CE": [ 7758 ]
          }
        },
        "uart_inst.led_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7689 ],
            "F": [ 7740 ]
          }
        },
        "uart_inst.led_DFFE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7699 ],
            "F": [ 7754 ]
          }
        },
        "uart_inst.led_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:163.1-167.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7628 ],
            "D": [ 7754 ],
            "CLK": [ 7662 ],
            "CE": [ 7664 ]
          }
        },
        "uart_inst.led_DFFE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7697 ],
            "F": [ 7751 ]
          }
        },
        "uart_inst.led_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:163.1-167.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7625 ],
            "D": [ 7751 ],
            "CLK": [ 7662 ],
            "CE": [ 7664 ]
          }
        },
        "uart_inst.led_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7695 ],
            "F": [ 7748 ]
          }
        },
        "uart_inst.led_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:163.1-167.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7622 ],
            "D": [ 7748 ],
            "CLK": [ 7662 ],
            "CE": [ 7664 ]
          }
        },
        "uart_inst.led_DFFE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7693 ],
            "F": [ 7745 ]
          }
        },
        "uart_inst.led_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:163.1-167.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7619 ],
            "D": [ 7745 ],
            "CLK": [ 7662 ],
            "CE": [ 7664 ]
          }
        },
        "uart_inst.led_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7691 ],
            "F": [ 7742 ]
          }
        },
        "uart_inst.led_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:163.1-167.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7616 ],
            "D": [ 7742 ],
            "CLK": [ 7662 ],
            "CE": [ 7664 ]
          }
        },
        "uart_inst.led_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:163.1-167.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7612 ],
            "D": [ 7740 ],
            "CLK": [ 7662 ],
            "CE": [ 7664 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8412 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7702 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010100110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7731 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7732 ],
            "D": [ 7731 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7727 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7728 ],
            "D": [ 7727 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7722 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7724 ],
            "D": [ 7722 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110010001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7717 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF3",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7719 ],
            "D": [ 7717 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7713 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7714 ],
            "D": [ 7713 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001011101110110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7711 ],
            "I2": [ 7710 ],
            "I1": [ 7709 ],
            "I0": [ 7708 ],
            "F": [ 7705 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF2",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7706 ],
            "D": [ 7705 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7703 ],
            "D": [ 7702 ],
            "CLK": [ 7662 ],
            "CE": [ 7701 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7699 ],
            "D": [ 8472 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF0",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7697 ],
            "D": [ 8474 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7695 ],
            "D": [ 8476 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7693 ],
            "D": [ 8478 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7691 ],
            "D": [ 8480 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7689 ],
            "D": [ 8482 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF2",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7687 ],
            "D": [ 8484 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF3",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7685 ],
            "D": [ 8486 ],
            "CLK": [ 7662 ],
            "CE": [ 7683 ]
          }
        },
        "uart_inst.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:4.16-4.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7662 ],
            "I": [ 7606 ]
          }
        },
        "uart_inst.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7680 ],
            "I1": [ 7679 ],
            "I0": [ 7678 ],
            "F": [ 7669 ]
          }
        },
        "uart_inst.byteReady_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT4",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7676 ],
            "I0": [ 7672 ],
            "F": [ 7663 ]
          }
        },
        "uart_inst.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT6",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7669 ],
            "I1": [ 7663 ],
            "I0": [ 7667 ],
            "F": [ 7661 ]
          }
        },
        "uart_inst.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF4",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:64.1-161.4|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7664 ],
            "D": [ 7663 ],
            "CLK": [ 7662 ],
            "CE": [ 7661 ]
          }
        },
        "uart_inst.btn1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001111010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7659 ],
            "I2": [ 7649 ],
            "I1": [ 7640 ],
            "I0": [ 7635 ],
            "F": [ 7655 ]
          }
        },
        "uart_inst.btn1_LUT3_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/MUX0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7657 ],
            "O": [ 7656 ],
            "I1": [ 7655 ],
            "I0": [ 7638 ]
          }
        },
        "uart_inst.btn1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT0",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7649 ],
            "I1": [ 7640 ],
            "I0": [ 7635 ],
            "F": [ 7638 ]
          }
        },
        "uart_inst.btn1_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y0/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:5.16-5.20",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7635 ],
            "I": [ 7605 ]
          }
        },
        "uartTx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:7.17-7.23",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8413 ],
            "BOTTOM_IO_PORT_A": [ 8413 ],
            "O": [ 7609 ],
            "I": [ 7632 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7629 ],
            "I": [ 7628 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7626 ],
            "I": [ 7625 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7623 ],
            "I": [ 7622 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7620 ],
            "I": [ 7619 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7617 ],
            "I": [ 7616 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7613 ],
            "I": [ 7612 ]
          }
        }
      },
      "netnames": {
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2[1]$gate_net$": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2[0]$gate_net$": {
          "hide_name": 0,
          "bits": [ 8488 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "uart_inst.dataIn_DFFE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F3;;1;X1Y22/XD3;X1Y22/XD3/F3;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F2;;1;X2Y22/XD2;X2Y22/XD2/F2;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F4;;1;X2Y22/XD4;X2Y22/XD4/F4;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 8480 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F4;;1;X1Y21/XD4;X1Y21/XD4/F4;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F4;;1;X2Y21/XD4;X2Y21/XD4/F4;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F5;;1;X2Y17/XD5;X2Y17/XD5/F5;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F0;;1;X3Y13/XD0;X3Y13/XD0/F0;1"
          }
        },
        "uart_inst.dataIn_DFFE_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F4;;1;X3Y14/XD4;X3Y14/XD4/F4;1"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1;X4Y11/XD5;X4Y11/XD5/F5;1"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F3;;1;X4Y11/XD3;X4Y11/XD3/F3;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F2;;1;X1Y13/XD2;X1Y13/XD2/F2;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F1;;1;X2Y11/XD1;X2Y11/XD1/F1;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F1;;1;X3Y11/XD1;X3Y11/XD1/F1;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F4;;1;X3Y12/XD4;X3Y12/XD4/F4;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F4;;1;X2Y13/XD4;X2Y13/XD4/F4;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 8456 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F4;;1;X1Y10/XD4;X1Y10/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17$conn$D": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F3;;1;X3Y15/XD3;X3Y15/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18$conn$D": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F2;;1;X3Y15/XD2;X3Y15/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19$conn$D": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F3;;1;X4Y17/XD3;X4Y17/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21$conn$D": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F3;;1;X1Y17/XD3;X1Y17/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23$conn$D": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F1;;1;X1Y14/XD1;X1Y14/XD1/F1;1"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F2;;1;X1Y21/XD2;X1Y21/XD2/F2;1"
          }
        },
        "uart_inst.txState_DFFE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F5;;1;X3Y17/XD5;X3Y17/XD5/F5;1"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X4Y12/COUT0;;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X1Y12/COUT0;;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8422 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT0;;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT0;;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8419 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT0;;1"
          }
        },
        "uartRx": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:6.16-6.22"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8388 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F5;;1;X3Y15/EW20;X3Y15/EW20/F5;1;X2Y15/W260;X2Y15/W260/W121;1;X1Y15/SEL0;X1Y15/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X1Y15/OF0;;1;X1Y15/W100;X1Y15/W100/OF0;1;X0Y15/W200;X0Y15/W200/W101;1;X1Y15/D7;X1Y15/D7/E202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8382 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F5;;1;X1Y17/N250;X1Y17/N250/F5;1;X1Y15/X08;X1Y15/X08/N252;1;X1Y15/C7;X1Y15/C7/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 8376 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 8373 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F6;;1;X3Y15/X03;X3Y15/X03/F6;1;X3Y15/D1;X3Y15/D1/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 8371 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W130;X4Y16/W130/F6;1;X3Y16/S230;X3Y16/S230/W131;1;X3Y17/A7;X3Y17/A7/S231;1;X4Y16/F6;;1;X4Y16/N260;X4Y16/N260/F6;1;X4Y15/W260;X4Y15/W260/N261;1;X3Y15/SEL0;X3Y15/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8368 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8357 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": "X3Y14/OF6;;1;X3Y14/S260;X3Y14/S260/OF6;1;X3Y16/S270;X3Y16/S270/S262;1;X3Y17/B4;X3Y17/B4/S271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": "X3Y20/N130;X3Y20/N130/F6;1;X3Y19/B0;X3Y19/B0/N131;1;X3Y20/F6;;1;X3Y20/X07;X3Y20/X07/F6;1;X3Y20/D4;X3Y20/D4/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8349 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txState_DFFE_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8346 ] ,
          "attributes": {
            "ROUTING": "X3Y20/OF4;;1;X3Y20/N240;X3Y20/N240/OF4;1;X3Y18/N240;X3Y18/N240/N242;1;X3Y17/D5;X3Y17/D5/N241;1"
          }
        },
        "uart_inst.txState_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 8340 ] ,
          "attributes": {
            "ROUTING": "X3Y19/XD0;X3Y19/XD0/F0;1;X3Y19/F0;;1;X3Y19/N100;X3Y19/N100/F0;1;X3Y19/C5;X3Y19/C5/N100;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8339 ] ,
          "attributes": {
            "ROUTING": "X3Y17/X07;X3Y17/X07/F4;1;X3Y17/CE2;X3Y17/CE2/X07;1;X3Y17/S240;X3Y17/S240/F4;1;X3Y19/X05;X3Y19/X05/S242;1;X3Y19/CE0;X3Y19/CE0/X05;1;X3Y17/F4;;1;X3Y17/EW10;X3Y17/EW10/F4;1;X4Y17/S210;X4Y17/S210/E111;1;X4Y19/CE0;X4Y19/CE0/S212;1"
          }
        },
        "uart_inst.txState_DFFE_Q_1_D[4]": {
          "hide_name": 0,
          "bits": [ 8335 ] ,
          "attributes": {
            "ROUTING": "X2Y20/OF6;;1;X2Y20/W260;X2Y20/W260/OF6;1;X1Y20/SEL0;X1Y20/SEL0/W261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8334 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8333 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8330 ] ,
          "attributes": {
            "ROUTING": "X1Y20/OF0;;1;X1Y20/S200;X1Y20/S200/OF0;1;X1Y21/D2;X1Y21/D2/S201;1"
          }
        },
        "uart_inst.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8329 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F7;;1;X1Y20/S270;X1Y20/S270/F7;1;X1Y21/X06;X1Y21/X06/S271;1;X1Y21/CE1;X1Y21/CE1/X06;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F2;;1;X4Y15/XD2;X4Y15/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F3;;1;X3Y13/XD3;X3Y13/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F0;;1;X4Y15/XD0;X4Y15/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F1;;1;X4Y17/XD1;X4Y17/XD1/F1;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F0;;1;X4Y17/XD0;X4Y17/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F2;;1;X4Y13/XD2;X4Y13/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F4;;1;X4Y15/XD4;X4Y15/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F4;;1;X1Y15/XD4;X1Y15/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8298 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8291 ] ,
          "attributes": {
            "ROUTING": "X2Y14/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X2Y14/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X2Y14/OF1;;1;X2Y14/W210;X2Y14/W210/OF1;1;X1Y14/X06;X1Y14/X06/W211;1;X1Y14/D1;X1Y14/D1/X06;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 8285 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F0;;1;X1Y17/XD0;X1Y17/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8280 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8276 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X2Y17/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X2Y17/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X2Y17/OF1;;1;X2Y17/E100;X2Y17/E100/OF1;1;X2Y17/W220;X2Y17/W220/E100;1;X1Y17/D3;X1Y17/D3/W221;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F2;;1;X1Y17/XD2;X1Y17/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8265 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F3;;1;X4Y15/XD3;X4Y15/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8255 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8252 ] ,
          "attributes": {
            "ROUTING": "X4Y17/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": "X4Y17/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": "X4Y17/OF5;;1;X4Y17/EW20;X4Y17/EW20/OF5;1;X3Y17/W820;X3Y17/W820/W121;1;X4Y17/S270;X4Y17/S270/E828;1;X4Y17/D3;X4Y17/D3/S270;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8240 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8237 ] ,
          "attributes": {
            "ROUTING": "X3Y17/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X3Y17/OF2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8234 ] ,
          "attributes": {
            "ROUTING": "X3Y17/OF1;;1;X3Y17/N210;X3Y17/N210/OF1;1;X3Y15/X06;X3Y15/X06/N212;1;X3Y15/D2;X3Y15/D2/X06;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8230 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": "X2Y15/C7;X2Y15/C7/N222;1;X4Y17/C7;X4Y17/C7/E121;1;X4Y17/C5;X4Y17/C5/E121;1;X2Y15/C5;X2Y15/C5/N222;1;X2Y14/C3;X2Y14/C3/N241;1;X2Y14/C1;X2Y14/C1/N241;1;X3Y17/C2;X3Y17/C2/X04;1;X2Y17/C2;X2Y17/C2/W101;1;X2Y15/C6;X2Y15/C6/N222;1;X2Y17/C0;X2Y17/C0/W101;1;X2Y14/C0;X2Y14/C0/N241;1;X4Y17/C4;X4Y17/C4/E121;1;X3Y17/C3;X3Y17/C3/X04;1;X4Y19/S270;X4Y19/S270/S262;1;X4Y20/B6;X4Y20/B6/S271;1;X3Y17/C1;X3Y17/C1/X04;1;X3Y17/W100;X3Y17/W100/Q5;1;X2Y17/C3;X2Y17/C3/W101;1;X3Y17/SN10;X3Y17/SN10/Q5;1;X3Y18/W250;X3Y18/W250/S111;1;X1Y18/S250;X1Y18/S250/W252;1;X1Y20/B5;X1Y20/B5/S252;1;X4Y17/C6;X4Y17/C6/E121;1;X3Y17/S100;X3Y17/S100/Q5;1;X3Y18/S200;X3Y18/S200/S101;1;X3Y20/C4;X3Y20/C4/S202;1;X4Y17/S260;X4Y17/S260/E121;1;X4Y19/C0;X4Y19/C0/S262;1;X2Y17/N240;X2Y17/N240/W101;1;X2Y17/N220;X2Y17/N220/W121;1;X2Y15/C4;X2Y15/C4/N222;1;X3Y17/X04;X3Y17/X04/Q5;1;X3Y17/C0;X3Y17/C0/X04;1;X3Y17/EW20;X3Y17/EW20/Q5;1;X2Y17/C1;X2Y17/C1/W101;1;X2Y14/C2;X2Y14/C2/N241;1;X2Y15/N240;X2Y15/N240/N242;1;X3Y17/Q5;;1;X3Y17/S250;X3Y17/S250/Q5;1;X3Y19/X08;X3Y19/X08/S252;1;X3Y19/C6;X3Y19/C6/X08;1",
            "hdlname": "uart_inst txState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8218 ] ,
          "attributes": {
            "ROUTING": "X4Y17/B7;X4Y17/B7/N251;1;X4Y17/B6;X4Y17/B6/N251;1;X2Y15/B7;X2Y15/B7/W211;1;X3Y17/B2;X3Y17/B2/N212;1;X2Y17/B3;X2Y17/B3/X03;1;X3Y17/B0;X3Y17/B0/N212;1;X2Y17/B0;X2Y17/B0/X05;1;X2Y14/B0;X2Y14/B0/W212;1;X4Y20/W210;X4Y20/W210/S111;1;X3Y20/B4;X3Y20/B4/W211;1;X3Y19/N210;X3Y19/N210/W111;1;X3Y17/B1;X3Y17/B1/N212;1;X2Y17/B1;X2Y17/B1/X05;1;X4Y19/S100;X4Y19/S100/Q0;1;X4Y20/A6;X4Y20/A6/S101;1;X2Y14/B1;X2Y14/B1/W212;1;X2Y17/X05;X2Y17/X05/N202;1;X2Y14/B2;X2Y14/B2/W212;1;X2Y15/B4;X2Y15/B4/W211;1;X4Y18/N810;X4Y18/N810/N111;1;X4Y14/W210;X4Y14/W210/N814;1;X2Y14/B3;X2Y14/B3/W212;1;X4Y19/W200;X4Y19/W200/Q0;1;X2Y19/N200;X2Y19/N200/W202;1;X2Y17/X03;X2Y17/X03/N202;1;X2Y17/B2;X2Y17/B2/X03;1;X4Y19/EW10;X4Y19/EW10/Q0;1;X3Y19/N810;X3Y19/N810/W111;1;X3Y15/W210;X3Y15/W210/N814;1;X2Y15/B5;X2Y15/B5/W211;1;X4Y17/B5;X4Y17/B5/N251;1;X3Y19/B6;X3Y19/B6/W111;1;X3Y17/B3;X3Y17/B3/N212;1;X2Y15/B6;X2Y15/B6/W211;1;X4Y19/SN10;X4Y19/SN10/Q0;1;X4Y18/N250;X4Y18/N250/N111;1;X4Y17/B4;X4Y17/B4/N251;1;X4Y19/Q0;;1;X4Y19/X05;X4Y19/X05/Q0;1;X4Y19/B0;X4Y19/B0/X05;1",
            "hdlname": "uart_inst txState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8215 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8212 ] ,
          "attributes": {
            "ROUTING": "X2Y15/OF4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X2Y15/OF6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X2Y15/OF5;;1;X2Y15/EW20;X2Y15/EW20/OF5;1;X3Y15/E260;X3Y15/E260/E121;1;X3Y15/D3;X3Y15/D3/E260;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 8198 ] ,
          "attributes": {
            "ROUTING": "X2Y17/N260;X2Y17/N260/OF6;1;X2Y15/SEL5;X2Y15/SEL5/N262;1;X2Y17/W130;X2Y17/W130/OF6;1;X1Y17/W270;X1Y17/W270/W131;1;X0Y17/E270;X0Y17/E270/E272;1;X2Y17/X04;X2Y17/X04/E272;1;X2Y17/SEL1;X2Y17/SEL1/X04;1;X3Y17/X03;X3Y17/X03/E261;1;X3Y17/SEL1;X3Y17/SEL1/X03;1;X2Y17/SN20;X2Y17/SN20/OF6;1;X2Y16/N260;X2Y16/N260/N121;1;X2Y14/SEL1;X2Y14/SEL1/N262;1;X2Y17/OF6;;1;X2Y17/E260;X2Y17/E260/OF6;1;X4Y17/X03;X4Y17/X03/E262;1;X4Y17/SEL5;X4Y17/SEL5/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 8192 ] ,
          "attributes": {
            "ROUTING": "X2Y17/SEL0;X2Y17/SEL0/X06;1;X3Y17/SEL0;X3Y17/SEL0/X08;1;X2Y14/SEL2;X2Y14/SEL2/X06;1;X4Y17/SEL4;X4Y17/SEL4/X06;1;X2Y16/S270;X2Y16/S270/W272;1;X2Y17/X06;X2Y17/X06/S271;1;X2Y17/SEL2;X2Y17/SEL2/X06;1;X2Y15/SEL6;X2Y15/SEL6/X08;1;X4Y16/W270;X4Y16/W270/F7;1;X2Y16/N270;X2Y16/N270/W272;1;X2Y14/X06;X2Y14/X06/N272;1;X2Y14/SEL0;X2Y14/SEL0/X06;1;X4Y16/N130;X4Y16/N130/F7;1;X4Y15/W270;X4Y15/W270/N131;1;X2Y15/X08;X2Y15/X08/W272;1;X2Y15/SEL4;X2Y15/SEL4/X08;1;X4Y16/S270;X4Y16/S270/F7;1;X4Y17/X06;X4Y17/X06/S271;1;X4Y17/SEL6;X4Y17/SEL6/X06;1;X4Y16/F7;;1;X4Y16/S130;X4Y16/S130/F7;1;X4Y17/W270;X4Y17/W270/S131;1;X3Y17/X08;X3Y17/X08/W271;1;X3Y17/SEL2;X3Y17/SEL2/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 8187 ] ,
          "attributes": {
            "ROUTING": "X1Y15/X03;X1Y15/X03/Q4;1;X1Y15/B4;X1Y15/B4/X03;1;X1Y15/W130;X1Y15/W130/Q4;1;X1Y15/B7;X1Y15/B7/W130;1;X1Y15/N130;X1Y15/N130/Q4;1;X1Y15/A2;X1Y15/A2/N130;1;X1Y15/Q4;;1;X1Y15/SN10;X1Y15/SN10/Q4;1;X1Y16/B1;X1Y16/B1/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X2Y14/D3;X2Y14/D3/E221;1;X2Y14/D0;X2Y14/D0/E221;1;X1Y14/E220;X1Y14/E220/N222;1;X1Y16/N220;X1Y16/N220/F2;1;X2Y14/D2;X2Y14/D2/E221;1;X2Y14/D1;X2Y14/D1/E221;1;X1Y16/F2;;1;X1Y16/N130;X1Y16/N130/F2;1;X1Y15/B2;X1Y15/B2/N131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 8183 ] ,
          "attributes": {
            "ROUTING": "X1Y15/A7;X1Y15/A7/S211;1;X1Y14/Q1;;1;X1Y14/S210;X1Y14/S210/Q1;1;X1Y16/B2;X1Y16/B2/S212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 8181 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8179 ] ,
          "attributes": {
            "ROUTING": "X1Y16/S100;X1Y16/S100/F3;1;X1Y17/C0;X1Y17/C0/S101;1;X1Y16/F3;;1;X1Y16/SN20;X1Y16/SN20/F3;1;X1Y15/C2;X1Y15/C2/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X1Y17/S100;X1Y17/S100/Q0;1;X1Y17/D5;X1Y17/D5/S100;1;X1Y17/Q0;;1;X1Y17/N130;X1Y17/N130/Q0;1;X1Y16/B3;X1Y16/B3/N131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8177 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X2Y17/D3;X2Y17/D3/S201;1;X2Y17/D1;X2Y17/D1/S201;1;X2Y17/D2;X2Y17/D2/S201;1;X2Y17/D0;X2Y17/D0/S201;1;X1Y16/E100;X1Y16/E100/F4;1;X2Y16/S200;X2Y16/S200/E101;1;X1Y16/F4;;1;X1Y16/N100;X1Y16/N100/F4;1;X1Y15/D2;X1Y15/D2/N101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": "X1Y17/X06;X1Y17/X06/Q3;1;X1Y17/C5;X1Y17/C5/X06;1;X1Y17/Q3;;1;X1Y17/N100;X1Y17/N100/Q3;1;X1Y16/B4;X1Y16/B4/N101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8173 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X1Y16/S250;X1Y16/S250/F5;1;X1Y17/X04;X1Y17/X04/S251;1;X1Y17/C2;X1Y17/C2/X04;1;X1Y16/F5;;1;X1Y16/N250;X1Y16/N250/F5;1;X1Y15/X06;X1Y15/X06/N251;1;X1Y15/SEL2;X1Y15/SEL2/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": "X1Y17/W100;X1Y17/W100/Q2;1;X1Y17/B5;X1Y17/B5/W100;1;X1Y17/Q2;;1;X1Y17/SN10;X1Y17/SN10/Q2;1;X1Y16/E250;X1Y16/E250/N111;1;X1Y16/B5;X1Y16/B5/E250;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 8167 ] ,
          "attributes": {
            "ROUTING": "X4Y17/SN10;X4Y17/SN10/Q3;1;X4Y16/W210;X4Y16/W210/N111;1;X2Y16/B0;X2Y16/B0/W212;1;X4Y17/Q3;;1;X3Y17/W270;X3Y17/W270/W131;1;X4Y17/W130;X4Y17/W130/Q3;1;X1Y17/A5;X1Y17/A5/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8166 ] ,
          "attributes": {
            "ROUTING": "X2Y16/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8164 ] ,
          "attributes": {
            "ROUTING": "X3Y17/D3;X3Y17/D3/S201;1;X2Y16/E100;X2Y16/E100/F1;1;X3Y16/S200;X3Y16/S200/E101;1;X3Y17/D0;X3Y17/D0/S201;1;X3Y17/D1;X3Y17/D1/S201;1;X3Y17/D2;X3Y17/D2/S201;1;X2Y16/F1;;1;X2Y16/W130;X2Y16/W130/F1;1;X1Y16/A7;X1Y16/A7/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X3Y15/EW10;X3Y15/EW10/Q2;1;X2Y15/S210;X2Y15/S210/W111;1;X2Y16/B1;X2Y16/B1/S211;1;X3Y15/W220;X3Y15/W220/Q2;1;X1Y15/D1;X1Y15/D1/W222;1;X3Y15/Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": "X2Y15/D4;X2Y15/D4/N131;1;X2Y15/D7;X2Y15/D7/N131;1;X2Y15/D6;X2Y15/D6/N131;1;X2Y16/N130;X2Y16/N130/F2;1;X2Y15/D5;X2Y15/D5/N131;1;X2Y16/F2;;1;X2Y16/EW10;X2Y16/EW10/F2;1;X1Y16/B7;X1Y16/B7/W111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 8158 ] ,
          "attributes": {
            "ROUTING": "X3Y15/W230;X3Y15/W230/Q3;1;X1Y15/X02;X1Y15/X02/W232;1;X1Y15/C1;X1Y15/C1/X02;1;X3Y15/Q3;;1;X3Y15/W130;X3Y15/W130/Q3;1;X2Y15/S230;X2Y15/S230/W131;1;X2Y16/B2;X2Y16/B2/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8156 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8154 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8152 ] ,
          "attributes": {
            "ROUTING": "X2Y16/W100;X2Y16/W100/F3;1;X1Y16/C7;X1Y16/C7/W101;1;X2Y16/F3;;1;X2Y16/SN20;X2Y16/SN20/F3;1;X2Y15/C1;X2Y15/C1/N121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X2Y15/EW10;X2Y15/EW10/Q1;1;X1Y15/B1;X1Y15/B1/W111;1;X2Y15/Q1;;1;X2Y15/SN10;X2Y15/SN10/Q1;1;X2Y16/B3;X2Y16/B3/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8148 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F1;;1;X2Y15/XD1;X2Y15/XD1/F1;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8144 ] ,
          "attributes": {
            "ROUTING": "X2Y16/N240;X2Y16/N240/F4;1;X2Y15/C2;X2Y15/C2/N241;1;X2Y16/F4;;1;X2Y16/EW20;X2Y16/EW20/F4;1;X1Y16/D7;X1Y16/D7/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X2Y15/SN20;X2Y15/SN20/Q2;1;X2Y16/B4;X2Y16/B4/S121;1;X2Y15/Q2;;1;X2Y15/W130;X2Y15/W130/Q2;1;X1Y15/A1;X1Y15/A1/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8140 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F2;;1;X2Y15/XD2;X2Y15/XD2/F2;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8137 ] ,
          "attributes": {
            "ROUTING": "X3Y16/EW10;X3Y16/EW10/F7;1;X2Y16/S250;X2Y16/S250/W111;1;X2Y17/B6;X2Y17/B6/S251;1;X3Y16/F7;;1;X3Y16/E130;X3Y16/E130/F7;1;X3Y16/S260;X3Y16/S260/E130;1;X3Y17/X05;X3Y17/X05/S261;1;X3Y17/SEL6;X3Y17/SEL6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F6;;1;X3Y16/EW20;X3Y16/EW20/F6;1;X2Y16/D6;X2Y16/D6/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8134 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F7;;1;X1Y16/EW20;X1Y16/EW20/F7;1;X2Y16/C6;X2Y16/C6/E121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X1Y15/OF2;;1;X1Y15/EW10;X1Y15/EW10/OF2;1;X2Y15/S250;X2Y15/S250/E111;1;X2Y16/B6;X2Y16/B6/S251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_16_D_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8132 ] ,
          "attributes": {
            "ROUTING": "X4Y17/D6;X4Y17/D6/X02;1;X4Y17/X02;X4Y17/X02/E232;1;X4Y17/D4;X4Y17/D4/X02;1;X2Y16/S130;X2Y16/S130/F0;1;X4Y17/D5;X4Y17/D5/X02;1;X2Y17/E230;X2Y17/E230/S131;1;X4Y17/D7;X4Y17/D7/X02;1;X2Y16/F0;;1;X2Y16/E130;X2Y16/E130/F0;1;X2Y16/A6;X2Y16/A6/E130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X5Y16/N100;X5Y16/N100/F0;1;X5Y15/W240;X5Y15/W240/N101;1;X4Y15/C1;X4Y15/C1/W241;1;X5Y16/S100;X5Y16/S100/F0;1;X5Y17/W240;X5Y17/W240/S101;1;X3Y17/C7;X3Y17/C7/W242;1;X2Y17/D6;X2Y17/D6/W221;1;X5Y16/F0;;1;X5Y17/W270;X5Y17/W270/S131;1;X5Y16/S130;X5Y16/S130/F0;1;X3Y17/W220;X3Y17/W220/W272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": "X5Y16/W100;X5Y16/W100/F1;1;X4Y16/N240;X4Y16/N240/W101;1;X4Y14/C0;X4Y14/C0/N242;1;X5Y16/W810;X5Y16/W810/F1;1;X2Y16/S210;X2Y16/S210/E818;1;X2Y17/X08;X2Y17/X08/S211;1;X2Y17/SEL6;X2Y17/SEL6/X08;1;X5Y16/F1;;1;X5Y16/SN20;X5Y16/SN20/F1;1;X5Y17/W220;X5Y17/W220/S121;1;X3Y17/D7;X3Y17/D7/W222;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8126 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W100;X4Y16/W100/F5;1;X3Y16/S240;X3Y16/S240/W101;1;X3Y17/W240;X3Y17/W240/S241;1;X2Y17/C6;X2Y17/C6/W241;1;X4Y15/C3;X4Y15/C3/X04;1;X4Y16/EW10;X4Y16/EW10/F5;1;X3Y16/S250;X3Y16/S250/W111;1;X3Y17/B7;X3Y17/B7/S251;1;X4Y16/N250;X4Y16/N250/F5;1;X4Y15/X04;X4Y15/X04/N251;1;X4Y16/F5;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 8122 ] ,
          "attributes": {
            "ROUTING": "X4Y15/EW20;X4Y15/EW20/Q3;1;X3Y15/N220;X3Y15/N220/W121;1;X3Y15/C1;X3Y15/C1/N220;1;X4Y15/Q3;;1;X4Y15/SN20;X4Y15/SN20/Q3;1;X4Y16/B5;X4Y16/B5/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8120 ] ,
          "attributes": {
            "ROUTING": "X5Y16/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8118 ] ,
          "attributes": {
            "ROUTING": "X4Y16/X05;X4Y16/X05/F2;1;X4Y16/B7;X4Y16/B7/X05;1;X4Y16/F2;;1;X4Y16/S100;X4Y16/S100/F2;1;X4Y17/C0;X4Y17/C0/S101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 8117 ] ,
          "attributes": {
            "ROUTING": "X4Y17/N130;X4Y17/N130/Q0;1;X4Y16/B2;X4Y16/B2/N131;1;X4Y17/Q0;;1;X4Y17/N200;X4Y17/N200/Q0;1;X4Y16/C6;X4Y16/C6/N201;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": "X4Y16/X06;X4Y16/X06/F3;1;X4Y16/C7;X4Y16/C7/X06;1;X4Y16/F3;;1;X4Y16/N100;X4Y16/N100/F3;1;X4Y15/N240;X4Y15/N240/N101;1;X4Y13/C2;X4Y13/C2/N242;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X4Y13/S130;X4Y13/S130/Q2;1;X4Y14/S270;X4Y14/S270/S131;1;X4Y16/B6;X4Y16/B6/S272;1;X4Y13/Q2;;1;X4Y13/S220;X4Y13/S220/Q2;1;X4Y15/S230;X4Y15/S230/S222;1;X4Y16/B3;X4Y16/B3/S231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X4Y16/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X4Y16/X07;X4Y16/X07/F4;1;X4Y16/D7;X4Y16/D7/X07;1;X4Y16/F4;;1;X4Y16/SN10;X4Y16/SN10/F4;1;X4Y15/C4;X4Y15/C4/N111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X4Y15/S100;X4Y15/S100/Q4;1;X4Y16/A6;X4Y16/A6/S101;1;X4Y15/Q4;;1;X4Y15/S240;X4Y15/S240/Q4;1;X4Y16/X03;X4Y16/X03/S241;1;X4Y16/B4;X4Y16/B4/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X4Y16/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8108 ] ,
          "attributes": {
            "ROUTING": "X4Y16/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X4Y16/S260;X4Y16/S260/E130;1;X4Y17/C1;X4Y17/C1/S261;1;X4Y16/F1;;1;X4Y16/E130;X4Y16/E130/F1;1;X4Y16/A7;X4Y16/A7/E130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X4Y17/SN20;X4Y17/SN20/Q1;1;X4Y16/W260;X4Y16/W260/N121;1;X4Y16/D6;X4Y16/D6/W260;1;X4Y17/Q1;;1;X4Y17/N210;X4Y17/N210/Q1;1;X4Y16/B1;X4Y16/B1/N211;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8104 ] ,
          "attributes": {
            "ROUTING": "X4Y16/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X3Y16/N240;X3Y16/N240/F4;1;X3Y15/E240;X3Y15/E240/N241;1;X4Y15/C2;X4Y15/C2/E241;1;X3Y16/F4;;1;X3Y16/E240;X3Y16/E240/F4;1;X3Y16/B7;X3Y16/B7/E240;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 8101 ] ,
          "attributes": {
            "ROUTING": "X4Y15/W100;X4Y15/W100/Q2;1;X3Y15/C6;X3Y15/C6/W101;1;X3Y16/B4;X3Y16/B4/W231;1;X4Y15/S130;X4Y15/S130/Q2;1;X4Y16/W230;X4Y16/W230/S131;1;X4Y15/Q2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X3Y16/N100;X3Y16/N100/F5;1;X3Y15/N240;X3Y15/N240/N101;1;X3Y13/C3;X3Y13/C3/N242;1;X3Y16/F5;;1;X3Y16/X08;X3Y16/X08/F5;1;X3Y16/C7;X3Y16/C7/X08;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X3Y13/S130;X3Y13/S130/Q3;1;X3Y14/S270;X3Y14/S270/S131;1;X3Y16/B5;X3Y16/B5/S272;1;X3Y13/Q3;;1;X3Y13/S230;X3Y13/S230/Q3;1;X3Y15/X08;X3Y15/X08/S232;1;X3Y15/B6;X3Y15/B6/X08;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X4Y16/SN20;X4Y16/SN20/F0;1;X4Y15/C0;X4Y15/C0/N121;1;X4Y16/F0;;1;X4Y16/EW20;X4Y16/EW20/F0;1;X3Y16/D7;X3Y16/D7/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 8094 ] ,
          "attributes": {
            "ROUTING": "X4Y15/SN10;X4Y15/SN10/Q0;1;X4Y16/B0;X4Y16/B0/S111;1;X4Y15/Q0;;1;X4Y15/W130;X4Y15/W130/Q0;1;X3Y15/A6;X3Y15/A6/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X4Y16/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8092 ] ,
          "attributes": {
            "ROUTING": "X4Y16/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8090 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8087 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8086 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8084 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8082 ] ,
          "attributes": {
            "ROUTING": "X3Y16/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_15_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:119.18-119.31|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8079 ] ,
          "attributes": {
            "ROUTING": "X2Y16/N250;X2Y16/N250/F5;1;X2Y15/X04;X2Y15/X04/N251;1;X2Y15/C0;X2Y15/C0/X04;1;X2Y16/F5;;1;X2Y16/E250;X2Y16/E250/F5;1;X3Y16/A6;X3Y16/A6/E251;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 8076 ] ,
          "attributes": {
            "ROUTING": "X2Y15/S200;X2Y15/S200/Q0;1;X2Y16/X01;X2Y16/X01/S201;1;X2Y16/B5;X2Y16/B5/X01;1;X3Y15/D5;X3Y15/D5/E201;1;X2Y15/E200;X2Y15/E200/Q0;1;X2Y15/Q0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8075 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F0;;1;X2Y15/XD0;X2Y15/XD0/F0;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8073 ] ,
          "attributes": {
            "ROUTING": "X3Y16/N200;X3Y16/N200/F0;1;X3Y14/X01;X3Y14/X01/N202;1;X3Y14/C3;X3Y14/C3/X01;1;X3Y16/F0;;1;X3Y16/W130;X3Y16/W130/F0;1;X3Y16/B6;X3Y16/B6/W130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 8071 ] ,
          "attributes": {
            "ROUTING": "X3Y15/C5;X3Y15/C5/S131;1;X3Y14/Q3;;1;X3Y14/S130;X3Y14/S130/Q3;1;X3Y15/S230;X3Y15/S230/S131;1;X3Y16/B0;X3Y16/B0/S231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F3;;1;X3Y14/XD3;X3Y14/XD3/F3;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 8068 ] ,
          "attributes": {
            "ROUTING": "X3Y16/E100;X3Y16/E100/F1;1;X4Y16/N200;X4Y16/N200/E101;1;X4Y15/C5;X4Y15/C5/N201;1;X3Y16/F1;;1;X3Y16/N130;X3Y16/N130/F1;1;X3Y16/C6;X3Y16/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X3Y15/S210;X3Y15/S210/W111;1;X3Y16/B1;X3Y16/B1/S211;1;X3Y15/B5;X3Y15/B5/W111;1;X4Y15/EW10;X4Y15/EW10/Q5;1;X4Y15/Q5;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F5;;1;X4Y15/XD5;X4Y15/XD5/F5;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 8063 ] ,
          "attributes": {
            "ROUTING": "X3Y16/SN10;X3Y16/SN10/F2;1;X3Y15/C4;X3Y15/C4/N111;1;X3Y16/F2;;1;X3Y16/D6;X3Y16/D6/F2;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 8061 ] ,
          "attributes": {
            "ROUTING": "X3Y15/E100;X3Y15/E100/Q4;1;X3Y15/A5;X3Y15/A5/E100;1;X3Y15/Q4;;1;X3Y15/SN10;X3Y15/SN10/Q4;1;X3Y16/B2;X3Y16/B2/S111;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F4;;1;X3Y15/XD4;X3Y15/XD4/F4;1"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8058 ] ,
          "attributes": {
            "ROUTING": "X3Y16/SN20;X3Y16/SN20/F3;1;X3Y15/N260;X3Y15/N260/N121;1;X3Y14/C2;X3Y14/C2/N261;1;X3Y16/F3;;1;X3Y16/X06;X3Y16/X06/F3;1;X3Y16/A7;X3Y16/A7/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 8056 ] ,
          "attributes": {
            "ROUTING": "X3Y14/SN10;X3Y14/SN10/Q2;1;X3Y15/D6;X3Y15/D6/S111;1;X3Y14/Q2;;1;X3Y14/S220;X3Y14/S220/Q2;1;X3Y16/X01;X3Y16/X01/S222;1;X3Y16/B3;X3Y16/B3/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:25.12-25.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8055 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F2;;1;X3Y14/XD2;X3Y14/XD2/F2;1"
          }
        },
        "uart_inst.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 8053 ] ,
          "attributes": {
            "ROUTING": "X4Y15/W210;X4Y15/W210/Q1;1;X3Y15/B1;X3Y15/B1/W211;1;X4Y15/Q1;;1;X4Y15/E130;X4Y15/E130/Q1;1;X5Y15/S230;X5Y15/S230/E131;1;X5Y16/B0;X5Y16/B0/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8051 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F1;;1;X4Y15/XD1;X4Y15/XD1/F1;1"
          }
        },
        "uart_inst.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X3Y14/S250;X3Y14/S250/W111;1;X3Y15/A1;X3Y15/A1/S251;1;X4Y14/Q0;;1;X5Y14/S210;X5Y14/S210/E111;1;X4Y14/EW10;X4Y14/EW10/Q0;1;X5Y16/B1;X5Y16/B1/S212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txCounter"
          }
        },
        "uart_inst.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F0;;1;X4Y14/XD0;X4Y14/XD0/F0;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8044 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8041 ] ,
          "attributes": {
            "ROUTING": "X1Y19/C6;X1Y19/C6/W261;1;X3Y19/EW20;X3Y19/EW20/F5;1;X2Y19/W260;X2Y19/W260/W121;1;X1Y19/C7;X1Y19/C7/W261;1;X2Y19/B1;X2Y19/B1/X04;1;X3Y20/W260;X3Y20/W260/S121;1;X1Y20/C7;X1Y20/C7/W262;1;X3Y19/F5;;1;X3Y19/W250;X3Y19/W250/F5;1;X2Y19/X04;X2Y19/X04/W251;1;X3Y19/SN20;X3Y19/SN20/F5;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": "X3Y19/B5;X3Y19/B5/F1;1;X2Y19/X02;X2Y19/X02/W211;1;X2Y19/A1;X2Y19/A1/X02;1;X1Y19/B7;X1Y19/B7/W212;1;X3Y19/F1;;1;X3Y19/W210;X3Y19/W210/F1;1;X1Y19/B6;X1Y19/B6/W212;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8038 ] ,
          "attributes": {
            "ROUTING": "X1Y19/A7;X1Y19/A7/W271;1;X1Y19/A6;X1Y19/A6/W271;1;X3Y19/W130;X3Y19/W130/F6;1;X2Y19/W270;X2Y19/W270/W131;1;X3Y19/F6;;1;X3Y19/X03;X3Y19/X03/F6;1;X3Y19/A0;X3Y19/A0/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8036 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8035 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8032 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F0;;1;X2Y19/XD0;X2Y19/XD0/F0;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8028 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F2;;1;X1Y19/XD2;X1Y19/XD2/F2;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8024 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8023 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:146.38-146.55|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F3;;1;X1Y19/XD3;X1Y19/XD3/F3;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": "X1Y19/LSR1;X1Y19/LSR1/W211;1;X2Y19/W210;X2Y19/W210/F1;1;X1Y19/LSR2;X1Y19/LSR2/W211;1;X2Y19/F1;;1;X2Y19/X06;X2Y19/X06/F1;1;X2Y19/LSR0;X2Y19/LSR0/X06;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F4;;1;X1Y19/XD4;X1Y19/XD4/F4;1"
          }
        },
        "uart_inst.txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": "X1Y19/CE1;X1Y19/CE1/E272;1;X1Y19/W130;X1Y19/W130/OF6;1;X0Y19/W270;X0Y19/W270/W131;1;X1Y19/CE2;X1Y19/CE2/E272;1;X1Y19/OF6;;1;X1Y19/E260;X1Y19/E260/OF6;1;X2Y19/X07;X2Y19/X07/E261;1;X2Y19/CE0;X2Y19/CE0/X07;1"
          }
        },
        "uart_inst.txState_DFFE_Q_1_D[3]": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X1Y20/D0;X1Y20/D0/E221;1;X1Y20/OF2;;1;X1Y20/W220;X1Y20/W220/OF2;1;X0Y20/E220;X0Y20/E220/E222;1;X1Y20/D1;X1Y20/D1/E221;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txBitNumber_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 8011 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txBitNumber_LUT3_I2_1_F[4]": {
          "hide_name": 0,
          "bits": [ 8009 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F3;;1;X3Y20/W230;X3Y20/W230/F3;1;X2Y20/X06;X2Y20/X06/W231;1;X2Y20/SEL6;X2Y20/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8007 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.txBitNumber_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 8005 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:134.36-134.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X1Y20/E100;X1Y20/E100/F5;1;X2Y20/D5;X2Y20/D5/E101;1;X1Y20/C0;X1Y20/C0/X04;1;X1Y20/N130;X1Y20/N130/F5;1;X1Y19/E270;X1Y19/E270/N131;1;X2Y19/A7;X2Y19/A7/E271;1;X1Y20/F5;;1;X1Y20/X04;X1Y20/X04/F5;1;X1Y20/C1;X1Y20/C1/X04;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X2Y20/E250;X2Y20/E250/F5;1;X3Y20/X08;X3Y20/X08/E251;1;X3Y20/SEL4;X3Y20/SEL4/X08;1;X2Y20/F5;;1;X2Y20/E130;X2Y20/E130/F5;1;X3Y20/N270;X3Y20/N270/E131;1;X3Y19/B7;X3Y19/B7/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_1_D[1]": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": "X4Y19/XD0;X4Y19/XD0/F0;1;X1Y20/B1;X1Y20/B1/W231;1;X4Y19/W130;X4Y19/W130/F0;1;X3Y19/A7;X3Y19/A7/W131;1;X4Y19/F0;;1;X4Y19/S130;X4Y19/S130/F0;1;X4Y20/W230;X4Y20/W230/S131;1;X2Y20/W230;X2Y20/W230/W232;1;X1Y20/B0;X1Y20/B0/W231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": "X2Y19/C6;X2Y19/C6/W261;1;X1Y19/SEL6;X1Y19/SEL6/W262;1;X3Y19/W260;X3Y19/W260/S262;1;X3Y17/S260;X3Y17/S260/OF6;1;X2Y17/S260;X2Y17/S260/W261;1;X2Y19/D7;X2Y19/D7/S262;1;X3Y17/OF6;;1;X3Y17/D4;X3Y17/D4/N260;1;X3Y17/N260;X3Y17/N260/OF6;1;X3Y17/W260;X3Y17/W260/OF6;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X2Y17/A6;X2Y17/A6/S101;1;X1Y19/D7;X1Y19/D7/W201;1;X2Y19/C7;X2Y19/C7/S202;1;X3Y17/C4;X3Y17/C4/E241;1;X2Y16/S100;X2Y16/S100/F6;1;X2Y17/S200;X2Y17/S200/S101;1;X2Y19/B6;X2Y19/B6/S252;1;X2Y16/F6;;1;X2Y19/W200;X2Y19/W200/S202;1;X2Y17/E240;X2Y17/E240/S101;1;X2Y16/SN10;X2Y16/SN10/F6;1;X2Y17/S250;X2Y17/S250/S111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7987 ] ,
          "attributes": {
            "ROUTING": "X3Y19/W100;X3Y19/W100/F7;1;X3Y19/W230;X3Y19/W230/W100;1;X2Y19/B7;X2Y19/B7/W231;1;X3Y19/W270;X3Y19/W270/F7;1;X2Y19/A6;X2Y19/A6/W271;1;X3Y19/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7984 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F4;;1;X2Y20/XD4;X2Y20/XD4/F4;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7982 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X2Y20/D7;X2Y20/D7/X07;1;X2Y20/D6;X2Y20/D6/X07;1;X2Y20/N100;X2Y20/N100/Q4;1;X2Y20/C5;X2Y20/C5/N100;1;X2Y20/X07;X2Y20/X07/Q4;1;X2Y20/A4;X2Y20/A4/X07;1;X2Y20/W240;X2Y20/W240/Q4;1;X1Y20/X07;X1Y20/X07/W241;1;X1Y20/SEL2;X1Y20/SEL2/X07;1;X2Y20/EW20;X2Y20/EW20/Q4;1;X3Y20/C3;X3Y20/C3/E121;1;X2Y20/Q4;;1;X2Y20/S100;X2Y20/S100/Q4;1;X2Y20/B1;X2Y20/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txBitNumber"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:134.36-134.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7977 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:134.36-134.51|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X2Y20/EW10;X2Y20/EW10/Q2;1;X1Y20/B3;X1Y20/B3/W111;1;X2Y20/C7;X2Y20/C7/N130;1;X2Y20/W100;X2Y20/W100/Q2;1;X1Y20/C2;X1Y20/C2/W101;1;X2Y20/N130;X2Y20/N130/Q2;1;X2Y20/C6;X2Y20/C6/N130;1;X2Y20/B5;X2Y20/B5/X01;1;X2Y20/Q2;;1;X2Y20/X01;X2Y20/X01/Q2;1;X2Y20/B2;X2Y20/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txBitNumber"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7973 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F2;;1;X2Y20/XD2;X2Y20/XD2/F2;1"
          }
        },
        "uart_inst.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 7971 ] ,
          "attributes": {
            "ROUTING": "X1Y20/A0;X1Y20/A0/W131;1;X2Y20/W130;X2Y20/W130/Q3;1;X1Y20/A1;X1Y20/A1/W131;1;X2Y20/E100;X2Y20/E100/Q3;1;X2Y20/A5;X2Y20/A5/E100;1;X2Y20/Q3;;1;X2Y20/B3;X2Y20/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst txBitNumber"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F3;;1;X2Y20/XD3;X2Y20/XD3/F3;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7968 ] ,
          "attributes": {
            "ROUTING": "X2Y20/CE1;X2Y20/CE1/X05;1;X2Y19/F6;;1;X2Y19/S260;X2Y19/S260/F6;1;X2Y20/X05;X2Y20/X05/S261;1;X2Y20/CE2;X2Y20/CE2/X05;1"
          }
        },
        "uart_inst.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7962 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F4;;1;X2Y10/XD4;X2Y10/XD4/F4;1"
          }
        },
        "uart_inst.rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 7960 ] ,
          "attributes": {
            "ROUTING": "X4Y11/EW10;X4Y11/EW10/F4;1;X3Y11/W250;X3Y11/W250/W111;1;X2Y11/A4;X2Y11/A4/W251;1;X4Y11/F4;;1;X4Y11/N100;X4Y11/N100/F4;1;X4Y11/W200;X4Y11/W200/N100;1;X2Y11/D5;X2Y11/D5/W202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F5;;1;X2Y11/XD5;X2Y11/XD5/F5;1"
          }
        },
        "uart_inst.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F4;;1;X2Y11/XD4;X2Y11/XD4/F4;1"
          }
        },
        "uart_inst.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7955 ] ,
          "attributes": {
            "ROUTING": "X2Y11/N260;X2Y11/N260/F6;1;X2Y10/X05;X2Y10/X05/N261;1;X2Y10/CE2;X2Y10/CE2/X05;1;X2Y11/CE2;X2Y11/CE2/X07;1;X2Y11/X07;X2Y11/X07/F6;1;X2Y11/F6;;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7950 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF0;;1;X1Y10/W100;X1Y10/W100/OF0;1;X0Y10/W200;X0Y10/W200/W101;1;X1Y10/D4;X1Y10/D4/E202;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7943 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F2;;1;X1Y11/XD2;X1Y11/XD2/F2;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7936 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF0;;1;X2Y13/E100;X2Y13/E100/OF0;1;X3Y13/W800;X3Y13/W800/E101;1;X4Y13/W200;X4Y13/W200/E808;1;X2Y13/D4;X2Y13/D4/W202;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7925 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F5;;1;X1Y13/N250;X1Y13/N250/F5;1;X1Y12/X06;X1Y12/X06/N251;1;X1Y12/SEL6;X1Y12/SEL6/X06;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7923 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7921 ] ,
          "attributes": {
            "ROUTING": "X1Y12/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X1Y12/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7917 ] ,
          "attributes": {
            "ROUTING": "X1Y10/X03;X1Y10/X03/N242;1;X1Y10/D0;X1Y10/D0/X03;1;X1Y12/N240;X1Y12/N240/F4;1;X1Y10/X01;X1Y10/X01/N242;1;X1Y10/A1;X1Y10/A1/X01;1;X1Y12/F4;;1;X1Y12/W130;X1Y12/W130/F4;1;X1Y12/B7;X1Y12/B7/W130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 7916 ] ,
          "attributes": {
            "ROUTING": "X1Y12/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X1Y11/B2;X1Y11/B2/N131;1;X1Y12/F5;;1;X1Y12/N130;X1Y12/N130/F5;1;X1Y12/C7;X1Y12/C7/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 7913 ] ,
          "attributes": {
            "ROUTING": "X1Y12/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X2Y12/S130;X2Y12/S130/F0;1;X2Y13/A1;X2Y13/A1/S131;1;X2Y12/S100;X2Y12/S100/F0;1;X2Y13/C0;X2Y13/C0/S101;1;X2Y12/F0;;1;X2Y12/EW20;X2Y12/EW20/F0;1;X1Y12/D7;X1Y12/D7/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": "X2Y12/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7907 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7905 ] ,
          "attributes": {
            "ROUTING": "X2Y12/S210;X2Y12/S210/F1;1;X2Y12/A7;X2Y12/A7/S210;1;X2Y12/N210;X2Y12/N210/F1;1;X2Y11/A7;X2Y11/A7/N211;1;X2Y12/F1;;1;X2Y12/N130;X2Y12/N130/F1;1;X2Y12/C6;X2Y12/C6/N130;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7899 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF6;;1;X2Y12/E260;X2Y12/E260/OF6;1;X3Y12/X07;X3Y12/X07/E261;1;X3Y12/D4;X3Y12/D4/X07;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X3Y12/SN10;X3Y12/SN10/F1;1;X3Y11/C7;X3Y11/C7/N111;1;X3Y12/F1;;1;X3Y12/N130;X3Y12/N130/F1;1;X3Y11/E270;X3Y11/E270/N131;1;X3Y11/D0;X3Y11/D0/E270;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7894 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 7893 ] ,
          "attributes": {
            "ROUTING": "X3Y12/COUT0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": "X3Y12/CIN0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7887 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT3;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7885 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X2Y12/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:79.30-79.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7882 ] ,
          "attributes": {
            "ROUTING": "X2Y12/E220;X2Y12/E220/F2;1;X3Y12/N220;X3Y12/N220/E221;1;X3Y11/D2;X3Y11/D2/N221;1;X2Y12/EW10;X2Y12/EW10/F2;1;X3Y12/N250;X3Y12/N250/E111;1;X3Y11/A3;X3Y11/A3/N251;1;X2Y12/F2;;1;X2Y12/N270;X2Y12/N270/W130;1;X2Y12/W130;X2Y12/W130/F2;1;X2Y11/B7;X2Y11/B7/N271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7879 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7878 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7876 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF2;;1;X3Y11/E220;X3Y11/E220/OF2;1;X5Y11/W810;X5Y11/W810/E222;1;X2Y11/E220;X2Y11/E220/E818;1;X3Y11/D1;X3Y11/D1/E221;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 7874 ] ,
          "attributes": {
            "ROUTING": "X2Y12/N100;X2Y12/N100/F3;1;X2Y11/D0;X2Y11/D0/N101;1;X2Y12/F3;;1;X2Y12/SN10;X2Y12/SN10/F3;1;X2Y11/C7;X2Y11/C7/N111;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F0;;1;X2Y11/XD0;X2Y11/XD0/F0;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": "X2Y11/D7;X2Y11/D7/N241;1;X2Y12/F4;;1;X2Y12/N240;X2Y12/N240/F4;1;X2Y10/X03;X2Y10/X03/N242;1;X2Y10/D3;X2Y10/D3/X03;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F3;;1;X2Y10/XD3;X2Y10/XD3/F3;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7866 ] ,
          "attributes": {
            "ROUTING": "X2Y12/E130;X2Y12/E130/F5;1;X3Y12/N230;X3Y12/N230/E131;1;X3Y11/A7;X3Y11/A7/N231;1;X2Y12/F5;;1;X2Y12/E100;X2Y12/E100/F5;1;X3Y12/N200;X3Y12/N200/E101;1;X3Y10/D2;X3Y10/D2/N202;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F2;;1;X3Y10/XD2;X3Y10/XD2/F2;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT4_F_I3_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": "X3Y12/W130;X3Y12/W130/F0;1;X3Y12/N270;X3Y12/N270/W130;1;X3Y11/B7;X3Y11/B7/N271;1;X3Y12/F0;;1;X3Y12/D3;X3Y12/D3/F0;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7857 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": "X3Y12/EW10;X3Y12/EW10/Q4;1;X2Y12/B1;X2Y12/B1/W111;1;X3Y12/Q4;;1;X3Y12/SN20;X3Y12/SN20/Q4;1;X3Y11/W220;X3Y11/W220/N121;1;X2Y11/D3;X2Y11/D3/W221;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X3Y11/W100;X3Y11/W100/Q1;1;X2Y11/C3;X2Y11/C3/W101;1;X3Y11/Q1;;1;X3Y11/S130;X3Y11/S130/Q1;1;X3Y12/W230;X3Y12/W230/S131;1;X2Y12/B2;X2Y12/B2/W231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 7851 ] ,
          "attributes": {
            "ROUTING": "X2Y11/SN10;X2Y11/SN10/Q0;1;X2Y12/B3;X2Y12/B3/S111;1;X2Y11/Q0;;1;X2Y11/X01;X2Y11/X01/Q0;1;X2Y11/B3;X2Y11/B3/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": "X2Y10/S130;X2Y10/S130/Q3;1;X2Y11/A3;X2Y11/A3/S131;1;X2Y12/B4;X2Y12/B4/X08;1;X2Y10/Q3;;1;X2Y10/S230;X2Y10/S230/Q3;1;X2Y12/X08;X2Y12/X08/S232;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1;X2Y11/E100;X2Y11/E100/F3;1;X3Y11/D5;X3Y11/D5/E101;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X3Y10/S220;X3Y10/S220/Q2;1;X3Y11/C5;X3Y11/C5/S221;1;X3Y10/Q2;;1;X3Y10/EW10;X3Y10/EW10/Q2;1;X2Y10/S250;X2Y10/S250/W111;1;X2Y12/B5;X2Y12/B5/S252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": "X1Y10/S130;X1Y10/S130/Q4;1;X1Y11/C5;X1Y11/C5/S131;1;X1Y10/Q4;;1;X1Y10/S240;X1Y10/S240/Q4;1;X1Y12/X01;X1Y12/X01/S242;1;X1Y12/B4;X1Y12/B4/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": "X1Y11/X01;X1Y11/X01/Q2;1;X1Y11/B5;X1Y11/B5/X01;1;X1Y11/Q2;;1;X1Y11/SN20;X1Y11/SN20/Q2;1;X1Y12/B5;X1Y12/B5/S121;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": "X2Y13/EW10;X2Y13/EW10/Q4;1;X1Y13/N210;X1Y13/N210/W111;1;X1Y11/A5;X1Y11/A5/N212;1;X2Y13/N130;X2Y13/N130/Q4;1;X2Y12/B0;X2Y12/B0/N131;1;X2Y13/Q4;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F5;;1;X3Y11/EW20;X3Y11/EW20/F5;1;X2Y11/D2;X2Y11/D2/W121;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F5;;1;X1Y11/E130;X1Y11/E130/F5;1;X2Y11/B2;X2Y11/B2/E131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X1Y10/S200;X1Y10/S200/W101;1;X1Y11/C4;X1Y11/C4/S201;1;X2Y11/S200;X2Y11/S200/S101;1;X2Y13/C7;X2Y13/C7/S202;1;X2Y13/W210;X2Y13/W210/S814;1;X1Y13/B3;X1Y13/B3/W211;1;X2Y9/S810;X2Y9/S810/N111;1;X2Y10/SN20;X2Y10/SN20/Q4;1;X2Y11/S260;X2Y11/S260/S121;1;X2Y13/C3;X2Y13/C3/S262;1;X2Y10/SN10;X2Y10/SN10/Q4;1;X2Y13/B5;X2Y13/B5/S251;1;X2Y11/C0;X2Y11/C0/S241;1;X2Y12/S250;X2Y12/S250/S242;1;X3Y11/C2;X3Y11/C2/E241;1;X2Y10/W100;X2Y10/W100/Q4;1;X1Y10/C0;X1Y10/C0/W101;1;X2Y10/C4;X2Y10/C4/Q4;1;X2Y10/E130;X2Y10/E130/Q4;1;X2Y10/C3;X2Y10/C3/E130;1;X2Y10/C6;X2Y10/C6/N130;1;X2Y10/N130;X2Y10/N130/Q4;1;X2Y11/C5;X2Y11/C5/X05;1;X2Y10/EW20;X2Y10/EW20/Q4;1;X3Y10/C2;X3Y10/C2/E121;1;X2Y11/E240;X2Y11/E240/S101;1;X3Y11/C0;X3Y11/C0/E241;1;X2Y10/S240;X2Y10/S240/Q4;1;X2Y12/E240;X2Y12/E240/S242;1;X3Y12/C3;X3Y12/C3/E241;1;X2Y10/Q4;;1;X2Y13/C2;X2Y13/C2/S262;1;X2Y10/S100;X2Y10/S100/Q4;1;X2Y11/X05;X2Y11/X05/S241;1",
            "hdlname": "uart_inst rxState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": "X2Y13/SEL2;X2Y13/SEL2/X07;1;X2Y13/X07;X2Y13/X07/S222;1;X2Y13/D7;X2Y13/D7/X07;1;X2Y11/S220;X2Y11/S220/F2;1;X2Y11/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7830 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F3;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F2;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": "X2Y12/W210;X2Y12/W210/S211;1;X1Y12/B1;X1Y12/B1/W211;1;X1Y13/A5;X1Y13/A5/S212;1;X1Y11/S210;X1Y11/S210/E814;1;X2Y11/W810;X2Y11/W810/Q1;1;X2Y13/D2;X2Y13/D2/X06;1;X2Y11/X02;X2Y11/X02/Q1;1;X2Y11/A2;X2Y11/A2/X02;1;X2Y11/Q1;;1;X2Y11/S210;X2Y11/S210/Q1;1;X2Y13/X06;X2Y13/X06/S212;1;X2Y13/D3;X2Y13/D3/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF2;;1;X2Y13/N220;X2Y13/N220/OF2;1;X2Y11/D1;X2Y11/D1/N222;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X1Y12/S100;X1Y12/S100/F2;1;X1Y13/C0;X1Y13/C0/S101;1;X1Y12/S130;X1Y12/S130/F2;1;X1Y13/A1;X1Y13/A1/S131;1;X1Y12/SN20;X1Y12/SN20/F2;1;X1Y13/B5;X1Y13/B5/S121;1;X1Y12/F2;;1;X1Y12/EW20;X1Y12/EW20/F2;1;X2Y12/N260;X2Y12/N260/E121;1;X2Y11/C2;X2Y11/C2/N261;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X1Y13/SN20;X1Y13/SN20/F3;1;X1Y12/E260;X1Y12/E260/N121;1;X2Y12/X07;X2Y12/X07/E261;1;X2Y12/B6;X2Y12/B6/X07;1;X1Y13/B0;X1Y13/B0/F3;1;X1Y13/X06;X1Y13/X06/F3;1;X1Y13/C6;X1Y13/C6/X06;1;X1Y13/F3;;1;X1Y13/E230;X1Y13/E230/F3;1;X2Y13/B0;X2Y13/B0/E231;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X2Y12/X06;X2Y12/X06/S251;1;X2Y12/A6;X2Y12/A6/X06;1;X1Y11/S250;X1Y11/S250/W251;1;X1Y13/B6;X1Y13/B6/S252;1;X2Y13/B2;X2Y13/B2/X04;1;X3Y12/B3;X3Y12/B3/S231;1;X1Y11/B4;X1Y11/B4/X08;1;X2Y11/W250;X2Y11/W250/Q5;1;X2Y13/A5;X2Y13/A5/S200;1;X2Y10/B6;X2Y10/B6/N251;1;X2Y10/W230;X2Y10/W230/N131;1;X3Y11/B0;X3Y11/B0/E131;1;X1Y10/B0;X1Y10/B0/W231;1;X2Y13/A0;X2Y13/A0/S252;1;X2Y11/N250;X2Y11/N250/Q5;1;X2Y10/B4;X2Y10/B4/N251;1;X2Y13/X04;X2Y13/X04/S252;1;X2Y13/B3;X2Y13/B3/X04;1;X2Y13/W250;X2Y13/W250/S252;1;X1Y13/A0;X1Y13/A0/W251;1;X3Y10/B2;X3Y10/B2/N231;1;X2Y11/X04;X2Y11/X04/Q5;1;X2Y11/B0;X2Y11/B0/X04;1;X2Y11/X08;X2Y11/X08/Q5;1;X2Y11/B5;X2Y11/B5/X08;1;X2Y10/B3;X2Y10/B3/N131;1;X3Y11/S230;X3Y11/S230/E131;1;X2Y11/E130;X2Y11/E130/Q5;1;X3Y11/B2;X3Y11/B2/E131;1;X2Y13/S200;X2Y13/S200/S252;1;X2Y11/N130;X2Y11/N130/Q5;1;X3Y11/N230;X3Y11/N230/E131;1;X1Y11/X08;X1Y11/X08/W251;1;X2Y11/Q5;;1;X2Y11/S250;X2Y11/S250/Q5;1;X2Y13/B7;X2Y13/B7/S252;1",
            "hdlname": "uart_inst rxState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 7806 ] ,
          "attributes": {
            "ROUTING": "X1Y13/E200;X1Y13/E200/S202;1;X2Y13/X05;X2Y13/X05/E201;1;X2Y13/SEL0;X2Y13/SEL0/X05;1;X3Y11/X05;X3Y11/X05/E202;1;X3Y11/SEL2;X3Y11/SEL2/X05;1;X1Y13/SEL0;X1Y13/SEL0/X05;1;X1Y13/X05;X1Y13/X05/S202;1;X1Y11/E200;X1Y11/E200/OF0;1;X1Y11/S200;X1Y11/S200/OF0;1;X1Y12/E200;X1Y12/E200/S201;1;X2Y12/X05;X2Y12/X05/E201;1;X2Y12/SEL6;X2Y12/SEL6/X05;1;X1Y11/N200;X1Y11/N200/OF0;1;X1Y10/X07;X1Y10/X07/N201;1;X1Y10/SEL0;X1Y10/SEL0/X07;1;X1Y11/OF0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 7801 ] ,
          "attributes": {
            "ROUTING": "X1Y13/Q2;;1;X1Y13/N130;X1Y13/N130/Q2;1;X1Y12/B2;X1Y12/B2/N131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X1Y13/OF0;;1;X1Y13/W100;X1Y13/W100/OF0;1;X0Y13/W200;X0Y13/W200/W101;1;X1Y13/D2;X1Y13/D2/E202;1"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X1Y11/C2;X1Y11/C2/N262;1;X2Y12/N220;X2Y12/N220/N121;1;X2Y11/C6;X2Y11/C6/N221;1;X2Y12/D6;X2Y12/D6/W260;1;X2Y13/SN20;X2Y13/SN20/F7;1;X2Y12/W260;X2Y12/W260/N121;1;X1Y10/C2;X1Y10/C2/N261;1;X2Y13/X08;X2Y13/X08/F7;1;X2Y13/D0;X2Y13/D0/X08;1;X1Y13/D0;X1Y13/D0/W121;1;X2Y13/F7;;1;X2Y13/EW20;X2Y13/EW20/F7;1;X1Y13/N260;X1Y13/N260/W121;1;X1Y11/N260;X1Y11/N260/N262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X1Y12/E130;X1Y12/E130/F3;1;X1Y12/A7;X1Y12/A7/E130;1;X1Y12/F3;;1;X1Y12/N230;X1Y12/N230/F3;1;X1Y10/B2;X1Y10/B2/N232;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_8_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7791 ] ,
          "attributes": {
            "ROUTING": "X1Y10/A2;X1Y10/A2/W131;1;X2Y10/S260;X2Y10/S260/F6;1;X2Y11/X03;X2Y11/X03/S261;1;X2Y11/A6;X2Y11/A6/X03;1;X2Y10/F6;;1;X2Y10/W130;X2Y10/W130/F6;1;X1Y10/S270;X1Y10/S270/W131;1;X1Y11/A2;X1Y11/A2/S271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 7788 ] ,
          "attributes": {
            "ROUTING": "X1Y10/SN10;X1Y10/SN10/Q2;1;X1Y11/D5;X1Y11/D5/S111;1;X1Y10/Q2;;1;X1Y10/S220;X1Y10/S220/Q2;1;X1Y12/X03;X1Y12/X03/S222;1;X1Y12/B3;X1Y12/B3/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:19.12-19.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7787 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F2;;1;X1Y10/XD2;X1Y10/XD2/F2;1"
          }
        },
        "uart_inst.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X3Y12/S100;X3Y12/S100/Q3;1;X3Y12/B0;X3Y12/B0/S100;1;X3Y12/Q3;;1;X3Y12/N100;X3Y12/N100/Q3;1;X3Y11/B5;X3Y11/B5/N101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F3;;1;X3Y12/XD3;X3Y12/XD3/F3;1"
          }
        },
        "uart_inst.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X3Y11/SN10;X3Y11/SN10/Q0;1;X3Y12/B1;X3Y12/B1/S111;1;X3Y11/Q0;;1;X3Y11/E100;X3Y11/E100/Q0;1;X3Y11/A5;X3Y11/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst rxCounter"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F0;;1;X3Y11/XD0;X3Y11/XD0/F0;1"
          }
        },
        "uart_inst.uart_rx_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X2Y11/CE0;X2Y11/CE0/E271;1;X1Y13/X08;X1Y13/X08/F7;1;X1Y13/CE1;X1Y13/CE1/X08;1;X1Y10/E210;X1Y10/E210/N212;1;X2Y10/CE1;X2Y10/CE1/E211;1;X1Y11/X06;X1Y11/X06/N272;1;X1Y11/CE1;X1Y11/CE1/X06;1;X3Y12/CE2;X3Y12/CE2/E212;1;X3Y12/CE1;X3Y12/CE1/E272;1;X1Y10/CE2;X1Y10/CE2/N212;1;X1Y12/E270;X1Y12/E270/N271;1;X1Y13/E270;X1Y13/E270/F7;1;X2Y13/CE2;X2Y13/CE2/E271;1;X1Y12/E210;X1Y12/E210/N111;1;X2Y13/N270;X2Y13/N270/E271;1;X2Y11/B6;X2Y11/B6/N272;1;X1Y11/N270;X1Y11/N270/N272;1;X1Y10/E270;X1Y10/E270/N271;1;X3Y10/CE1;X3Y10/CE1/E272;1;X1Y13/SN10;X1Y13/SN10/F7;1;X1Y12/N210;X1Y12/N210/N111;1;X1Y10/CE1;X1Y10/CE1/N212;1;X1Y13/F7;;1;X1Y13/N270;X1Y13/N270/F7;1;X1Y11/E270;X1Y11/E270/N272;1;X3Y11/CE0;X3Y11/CE0/E272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:90.28-90.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7772 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F2;;1;X4Y11/XD2;X4Y11/XD2/F2;1"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 7769 ] ,
          "attributes": {
            "ROUTING": "X4Y11/SN10;X4Y11/SN10/Q2;1;X4Y12/B1;X4Y12/B1/S111;1;X4Y11/C4;X4Y11/C4/X05;1;X4Y11/Q2;;1;X4Y11/X05;X4Y11/X05/Q2;1;X4Y11/A2;X4Y11/A2/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:20.11-20.22",
            "hdlname": "uart_inst rxBitNumber"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8413 ] ,
          "attributes": {
            "ROUTING": "X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X1Y22/N270;X1Y22/N270/VSS;1;X1Y21/LSR1;X1Y21/LSR1/N271;1;X0Y0/VSS;;1;X1Y28/N270;X1Y28/N270/VSS;1;X1Y28/D6;X1Y28/D6/N270;1"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7766 ] ,
          "attributes": {
            "ROUTING": "X4Y12/COUT2;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:90.28-90.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": "X4Y12/COUT1;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:90.28-90.43|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 7763 ] ,
          "attributes": {
            "ROUTING": "X4Y11/S230;X4Y11/S230/Q3;1;X4Y12/B2;X4Y12/B2/S231;1;X4Y11/B4;X4Y11/B4/W100;1;X4Y11/Q3;;1;X4Y11/W100;X4Y11/W100/Q3;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:20.11-20.22",
            "hdlname": "uart_inst rxBitNumber"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F2;;1;X4Y12/N100;X4Y12/N100/F2;1;X4Y11/D3;X4Y11/D3/N101;1"
          }
        },
        "uart_inst.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X4Y11/S100;X4Y11/S100/Q5;1;X4Y12/W240;X4Y12/W240/S101;1;X4Y12/B3;X4Y12/B3/W240;1;X4Y11/Q5;;1;X4Y11/E100;X4Y11/E100/Q5;1;X4Y11/A4;X4Y11/A4/E100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:20.11-20.22",
            "hdlname": "uart_inst rxBitNumber"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7759 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F3;;1;X4Y12/N130;X4Y12/N130/F3;1;X4Y11/D5;X4Y11/D5/N131;1"
          }
        },
        "uart_inst.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X4Y11/CE1;X4Y11/CE1/X08;1;X4Y11/F7;;1;X4Y11/X08;X4Y11/X08/F7;1;X4Y11/CE2;X4Y11/CE2/X08;1"
          }
        },
        "uart_inst.led_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F4;;1;X1Y14/XD4;X1Y14/XD4/F4;1"
          }
        },
        "uart_inst.led_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F5;;1;X2Y14/XD5;X2Y14/XD5/F5;1"
          }
        },
        "uart_inst.led_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F4;;1;X2Y14/XD4;X2Y14/XD4/F4;1"
          }
        },
        "uart_inst.led_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X2Y21/F0;;1;X2Y21/XD0;X2Y21/XD0/F0;1"
          }
        },
        "uart_inst.led_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F0;;1;X1Y21/XD0;X1Y21/XD0/F0;1"
          }
        },
        "uart_inst.led_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7740 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F0;;1;X1Y22/XD0;X1Y22/XD0/F0;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8412 ] ,
          "attributes": {
            "ROUTING": "X5Y16/D0;X5Y16/D0/X08;1;X2Y20/C0;X2Y20/C0/X04;1;X2Y12/D1;X2Y12/D1/X03;1;X5Y16/X08;X5Y16/X08/VCC;1;X5Y16/D1;X5Y16/D1/X08;1;X2Y20/D1;X2Y20/D1/X08;1;X1Y16/D2;X1Y16/D2/X08;1;X1Y12/C3;X1Y12/C3/X04;1;X4Y12/D3;X4Y12/D3/X03;1;X2Y16/C5;X2Y16/C5/X08;1;X3Y16/D1;X3Y16/D1/X03;1;X1Y12/C1;X1Y12/C1/X04;1;X3Y12/C0;X3Y12/C0/X04;1;X4Y16/D4;X4Y16/D4/X04;1;X3Y16/S220;X3Y16/S220/VCC;1;X3Y16/C5;X3Y16/C5/S220;1;X1Y12/C2;X1Y12/C2/X04;1;X2Y12/D2;X2Y12/D2/X03;1;X3Y16/D3;X3Y16/D3/E260;1;X3Y16/C0;X3Y16/C0/N220;1;X4Y16/D0;X4Y16/D0/X08;1;X4Y12/C3;X4Y12/C3/X04;1;X3Y16/N220;X3Y16/N220/VCC;1;X3Y16/C1;X3Y16/C1/N220;1;X2Y12/D0;X2Y12/D0/X03;1;X4Y12/C0;X4Y12/C0/X04;1;X4Y12/D2;X4Y12/D2/X03;1;X2Y12/C0;X2Y12/C0/X04;1;X1Y12/D5;X1Y12/D5/X04;1;X2Y20/X08;X2Y20/X08/VCC;1;X2Y20/D3;X2Y20/D3/X08;1;X4Y16/D1;X4Y16/D1/X08;1;X2Y16/C0;X2Y16/C0/X04;1;X1Y16/C4;X1Y16/C4/X08;1;X2Y20/C3;X2Y20/C3/X04;1;X4Y16/D3;X4Y16/D3/X08;1;X1Y16/C1;X1Y16/C1/X04;1;X2Y16/D4;X2Y16/D4/X04;1;X4Y16/C0;X4Y16/C0/X04;1;X1Y19/C3;X1Y19/C3/X04;1;X4Y16/C5;X4Y16/C5/X08;1;X2Y16/D2;X2Y16/D2/X03;1;X4Y12/C2;X4Y12/C2/X04;1;X3Y15/S200;X3Y15/S200/VCC;1;X3Y16/C4;X3Y16/C4/S201;1;X3Y16/D5;X3Y16/D5/X07;1;X1Y12/D3;X1Y12/D3/X08;1;X4Y12/X04;X4Y12/X04/VCC;1;X4Y12/C1;X4Y12/C1/X04;1;X4Y16/C4;X4Y16/C4/X08;1;X3Y16/X07;X3Y16/X07/VCC;1;X3Y16/D4;X3Y16/D4/X07;1;X4Y16/C2;X4Y16/C2/X04;1;X1Y19/C1;X1Y19/C1/X04;1;X4Y16/C1;X4Y16/C1/X04;1;X2Y12/C3;X2Y12/C3/X04;1;X1Y12/D4;X1Y12/D4/X04;1;X1Y12/D1;X1Y12/D1/X08;1;X2Y20/X04;X2Y20/X04/VCC;1;X2Y20/C2;X2Y20/C2/X04;1;X1Y19/D4;X1Y19/D4/X04;1;X4Y16/D5;X4Y16/D5/X04;1;X1Y16/D3;X1Y16/D3/X08;1;X2Y16/D0;X2Y16/D0/X03;1;X1Y19/D3;X1Y19/D3/X08;1;X1Y19/D1;X1Y19/D1/X08;1;X1Y16/D5;X1Y16/D5/X04;1;X2Y16/X08;X2Y16/X08/VCC;1;X2Y16/C4;X2Y16/C4/X08;1;X3Y16/W220;X3Y16/W220/VCC;1;X3Y16/C3;X3Y16/C3/W220;1;X4Y16/X04;X4Y16/X04/VCC;1;X4Y16/C3;X4Y16/C3/X04;1;X1Y19/C2;X1Y19/C2/X04;1;X1Y12/X04;X1Y12/X04/VCC;1;X1Y12/C0;X1Y12/C0/X04;1;X5Y16/C1;X5Y16/C1/N220;1;X1Y12/D2;X1Y12/D2/X08;1;X1Y16/C5;X1Y16/C5/X08;1;X3Y16/X03;X3Y16/X03/VCC;1;X3Y16/D0;X3Y16/D0/X03;1;X2Y12/X03;X2Y12/X03/VCC;1;X2Y12/D3;X2Y12/D3/X03;1;X3Y12/W260;X3Y12/W260/VCC;1;X2Y12/C4;X2Y12/C4/W261;1;X2Y12/C1;X2Y12/C1/X04;1;X1Y16/C3;X1Y16/C3/X04;1;X2Y16/D3;X2Y16/D3/X03;1;X2Y12/C2;X2Y12/C2/X04;1;X4Y16/X08;X4Y16/X08/VCC;1;X4Y16/D2;X4Y16/D2/X08;1;X1Y19/C4;X1Y19/C4/X08;1;X2Y12/D5;X2Y12/D5/X04;1;X2Y12/X04;X2Y12/X04/VCC;1;X2Y12/D4;X2Y12/D4/X04;1;X2Y16/C1;X2Y16/C1/X04;1;X2Y16/C2;X2Y16/C2/X04;1;X2Y20/N220;X2Y20/N220/VCC;1;X2Y20/C1;X2Y20/C1/N220;1;X3Y12/D1;X3Y12/D1/E270;1;X5Y16/N220;X5Y16/N220/VCC;1;X5Y16/C0;X5Y16/C0/N220;1;X3Y16/E260;X3Y16/E260/VCC;1;X3Y16/D2;X3Y16/D2/E260;1;X3Y16/C2;X3Y16/C2/W220;1;X2Y12/C5;X2Y12/C5/W261;1;X2Y20/S270;X2Y20/S270/VCC;1;X2Y20/D2;X2Y20/D2/S270;1;X1Y19/X04;X1Y19/X04/VCC;1;X1Y19/C0;X1Y19/C0/X04;1;X1Y16/C0;X1Y16/C0/X04;1;X1Y19/X08;X1Y19/X08/VCC;1;X1Y19/D2;X1Y19/D2/X08;1;X1Y16/D4;X1Y16/D4/X04;1;X1Y12/C5;X1Y12/C5/X08;1;X4Y12/X03;X4Y12/X03/VCC;1;X4Y12/D1;X4Y12/D1/X03;1;X1Y12/X08;X1Y12/X08/VCC;1;X1Y12/C4;X1Y12/C4/X08;1;X0Y0/W260;X0Y0/W260/VCC;1;X0Y0/C4;X0Y0/C4/E261;1;X2Y16/D5;X2Y16/D5/X04;1;X2Y16/X04;X2Y16/X04/VCC;1;X2Y16/C3;X2Y16/C3/X04;1;X3Y12/E270;X3Y12/E270/VCC;1;X3Y12/D0;X3Y12/D0/E270;1;X3Y12/X04;X3Y12/X04/VCC;1;X3Y12/C1;X3Y12/C1/X04;1;X2Y16/X03;X2Y16/X03/VCC;1;X2Y16/D1;X2Y16/D1/X03;1;X1Y16/X08;X1Y16/X08/VCC;1;X1Y16/D1;X1Y16/D1/X08;1;X0Y0/VCC;;1;X1Y16/X04;X1Y16/X04/VCC;1;X1Y16/C2;X1Y16/C2/X04;1"
          }
        },
        "uart_inst.dataOut[0]": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X3Y19/Q2;;1;X3Y19/S220;X3Y19/S220/Q2;1;X3Y20/X01;X3Y20/X01/S221;1;X3Y20/B3;X3Y20/B3/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:26.11-26.18",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F2;;1;X3Y19/XD2;X3Y19/XD2/F2;1"
          }
        },
        "uart_inst.dataOut[1]": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q0;;1;X3Y20/E200;X3Y20/E200/Q0;1;X3Y20/A3;X3Y20/A3/E200;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:26.11-26.18",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F0;;1;X3Y20/XD0;X3Y20/XD0/F0;1"
          }
        },
        "uart_inst.dataOut[2]": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X2Y20/B6;X2Y20/B6/S121;1;X2Y19/Q5;;1;X2Y19/SN20;X2Y19/SN20/Q5;1;X2Y20/B7;X2Y20/B7/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7722 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F5;;1;X2Y19/XD5;X2Y19/XD5/F5;1"
          }
        },
        "uart_inst.dataOut[3]": {
          "hide_name": 0,
          "bits": [ 7719 ] ,
          "attributes": {
            "ROUTING": "X2Y20/A6;X2Y20/A6/S231;1;X2Y19/Q3;;1;X2Y19/S230;X2Y19/S230/Q3;1;X2Y20/A7;X2Y20/A7/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7717 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F3;;1;X2Y19/XD3;X2Y19/XD3/F3;1"
          }
        },
        "uart_inst.dataOut[4]": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q4;;1;X2Y19/SN10;X2Y19/SN10/Q4;1;X2Y20/W210;X2Y20/W210/S111;1;X1Y20/B2;X1Y20/B2/W211;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:26.11-26.18",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F4;;1;X2Y19/XD4;X2Y19/XD4/F4;1"
          }
        },
        "uart_inst.txByteCounter[0]": {
          "hide_name": 0,
          "bits": [ 7711 ] ,
          "attributes": {
            "ROUTING": "X2Y19/D2;X2Y19/D2/W130;1;X2Y19/D3;X2Y19/D3/W130;1;X3Y20/D6;X3Y20/D6/E201;1;X2Y19/D5;X2Y19/D5/S100;1;X2Y19/W130;X2Y19/W130/Q0;1;X2Y19/EW10;X2Y19/EW10/Q0;1;X1Y19/B1;X1Y19/B1/W111;1;X2Y19/D4;X2Y19/D4/S100;1;X3Y19/D4;X3Y19/D4/E101;1;X2Y19/E100;X2Y19/E100/Q0;1;X3Y19/D2;X3Y19/D2/E101;1;X2Y19/S100;X2Y19/S100/Q0;1;X2Y20/E200;X2Y20/E200/S101;1;X3Y20/D0;X3Y20/D0/E201;1;X2Y19/Q0;;1;X2Y19/X01;X2Y19/X01/Q0;1;X2Y19/A0;X2Y19/A0/X01;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:29.11-29.24",
            "hdlname": "uart_inst txByteCounter"
          }
        },
        "uart_inst.txByteCounter[1]": {
          "hide_name": 0,
          "bits": [ 7710 ] ,
          "attributes": {
            "ROUTING": "X3Y20/C6;X3Y20/C6/E262;1;X1Y19/X01;X1Y19/X01/Q2;1;X1Y19/B2;X1Y19/B2/X01;1;X2Y19/C5;X2Y19/C5/E121;1;X2Y19/C2;X2Y19/C2/E121;1;X2Y19/C4;X2Y19/C4/E121;1;X1Y19/EW20;X1Y19/EW20/Q2;1;X2Y19/C3;X2Y19/C3/E121;1;X3Y19/C2;X3Y19/C2/E241;1;X1Y19/E100;X1Y19/E100/Q2;1;X2Y19/E240;X2Y19/E240/E101;1;X3Y19/C4;X3Y19/C4/E241;1;X1Y19/Q2;;1;X1Y19/SN20;X1Y19/SN20/Q2;1;X1Y20/E260;X1Y20/E260/S121;1;X3Y20/C0;X3Y20/C0/E262;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:29.11-29.24",
            "hdlname": "uart_inst txByteCounter"
          }
        },
        "uart_inst.txByteCounter[2]": {
          "hide_name": 0,
          "bits": [ 7709 ] ,
          "attributes": {
            "ROUTING": "X1Y19/SN10;X1Y19/SN10/Q3;1;X1Y20/E210;X1Y20/E210/S111;1;X3Y20/B6;X3Y20/B6/E212;1;X1Y19/B3;X1Y19/B3/Q3;1;X2Y19/B3;X2Y19/B3/E131;1;X1Y19/E130;X1Y19/E130/Q3;1;X2Y19/B5;X2Y19/B5/E131;1;X2Y19/B4;X2Y19/B4/E231;1;X2Y19/B2;X2Y19/B2/E231;1;X3Y19/B2;X3Y19/B2/E232;1;X3Y19/B4;X3Y19/B4/E232;1;X1Y19/Q3;;1;X1Y19/E230;X1Y19/E230/Q3;1;X3Y19/S230;X3Y19/S230/E232;1;X3Y20/B0;X3Y20/B0/S231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:29.11-29.24",
            "hdlname": "uart_inst txByteCounter"
          }
        },
        "uart_inst.txByteCounter[3]": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X3Y20/A6;X3Y20/A6/E272;1;X1Y19/W100;X1Y19/W100/Q4;1;X1Y19/B4;X1Y19/B4/W100;1;X2Y19/A4;X2Y19/A4/E111;1;X2Y19/A5;X2Y19/A5/E111;1;X2Y19/A3;X2Y19/A3/E111;1;X1Y19/EW10;X1Y19/EW10/Q4;1;X2Y19/A2;X2Y19/A2/E111;1;X3Y19/A4;X3Y19/A4/X07;1;X1Y19/E240;X1Y19/E240/Q4;1;X3Y19/X07;X3Y19/X07/E242;1;X3Y19/A2;X3Y19/A2/X07;1;X1Y19/Q4;;1;X1Y19/S130;X1Y19/S130/Q4;1;X1Y20/E270;X1Y20/E270/S131;1;X3Y20/A0;X3Y20/A0/E272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:29.11-29.24",
            "hdlname": "uart_inst txByteCounter"
          }
        },
        "uart_inst.dataOut[5]": {
          "hide_name": 0,
          "bits": [ 7706 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q2;;1;X2Y19/W100;X2Y19/W100/Q2;1;X1Y19/S240;X1Y19/S240/W101;1;X1Y20/X05;X1Y20/X05/S241;1;X1Y20/A3;X1Y20/A3/X05;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:26.11-26.18",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7705 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F2;;1;X2Y19/XD2;X2Y19/XD2/F2;1"
          }
        },
        "uart_inst.dataOut[6]": {
          "hide_name": 0,
          "bits": [ 7703 ] ,
          "attributes": {
            "ROUTING": "X3Y19/Q4;;1;X3Y19/S130;X3Y19/S130/Q4;1;X3Y20/W270;X3Y20/W270/S131;1;X1Y20/A2;X1Y20/A2/W272;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:26.11-26.18",
            "hdlname": "uart_inst dataOut"
          }
        },
        "uart_inst.dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F4;;1;X3Y19/XD4;X3Y19/XD4/F4;1"
          }
        },
        "uart_inst.txBitNumber_DFFRE_Q_CE_LUT3_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 7701 ] ,
          "attributes": {
            "ROUTING": "X2Y19/S130;X2Y19/S130/F7;1;X2Y20/E270;X2Y20/E270/S131;1;X3Y20/CE0;X3Y20/CE0/E271;1;X3Y19/CE2;X3Y19/CE2/E271;1;X2Y19/E270;X2Y19/E270/F7;1;X3Y19/CE1;X3Y19/CE1/E271;1;X2Y20/LSR1;X2Y20/LSR1/S271;1;X2Y19/S270;X2Y19/S270/F7;1;X2Y20/LSR2;X2Y20/LSR2/S271;1;X2Y19/F7;;1;X2Y19/CE1;X2Y19/CE1/X08;1;X2Y19/CE2;X2Y19/CE2/X08;1;X2Y19/X08;X2Y19/X08/F7;1"
          }
        },
        "uart_inst.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 7699 ] ,
          "attributes": {
            "ROUTING": "X3Y14/Q4;;1;X3Y14/W240;X3Y14/W240/Q4;1;X1Y14/X07;X1Y14/X07/W242;1;X1Y14/A4;X1Y14/A4/X07;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 7697 ] ,
          "attributes": {
            "ROUTING": "X3Y14/W250;X3Y14/W250/S111;1;X2Y14/A5;X2Y14/A5/W251;1;X3Y13/SN10;X3Y13/SN10/Q0;1;X3Y14/D4;X3Y14/D4/S111;1;X3Y13/Q0;;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 7695 ] ,
          "attributes": {
            "ROUTING": "X2Y17/N250;X2Y17/N250/Q5;1;X2Y15/N200;X2Y15/N200/N252;1;X2Y13/E200;X2Y13/E200/N202;1;X3Y13/D0;X3Y13/D0/E201;1;X2Y17/Q5;;1;X2Y17/N130;X2Y17/N130/Q5;1;X2Y16/N230;X2Y16/N230/N131;1;X2Y14/A4;X2Y14/A4/N232;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 7693 ] ,
          "attributes": {
            "ROUTING": "X2Y21/X03;X2Y21/X03/Q4;1;X2Y21/A0;X2Y21/A0/X03;1;X2Y21/Q4;;1;X2Y21/N240;X2Y21/N240/Q4;1;X2Y19/N240;X2Y19/N240/N242;1;X2Y17/D5;X2Y17/D5/N242;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X1Y21/X03;X1Y21/X03/Q4;1;X1Y21/A0;X1Y21/A0/X03;1;X1Y21/Q4;;1;X1Y21/E100;X1Y21/E100/Q4;1;X2Y21/D4;X2Y21/D4/E101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 7689 ] ,
          "attributes": {
            "ROUTING": "X2Y22/W130;X2Y22/W130/Q4;1;X1Y22/A0;X1Y22/A0/W131;1;X2Y22/Q4;;1;X2Y22/SN20;X2Y22/SN20/Q4;1;X2Y21/W220;X2Y21/W220/N121;1;X1Y21/D4;X1Y21/D4/W221;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": "X2Y22/Q2;;1;X2Y22/S100;X2Y22/S100/Q2;1;X2Y22/D4;X2Y22/D4/S100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 7685 ] ,
          "attributes": {
            "ROUTING": "X1Y22/Q3;;1;X1Y22/E100;X1Y22/E100/Q3;1;X2Y22/D2;X2Y22/D2/E101;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:21.11-21.17",
            "hdlname": "uart_inst dataIn"
          }
        },
        "uart_inst.uart_rx": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": "X1Y13/A7;X1Y13/A7/S231;1;X1Y20/S250;X1Y20/S250/N838;1;X1Y22/X08;X1Y22/X08/S252;1;X1Y22/D3;X1Y22/D3/X08;1;X1Y28/Q6;;1;X1Y28/N830;X1Y28/N830/Q6;1;X1Y20/N800;X1Y20/N800/N838;1;X1Y12/S230;X1Y12/S230/N808;1;X1Y13/A6;X1Y13/A6/S231;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:11.16-11.23",
            "hdlname": "uart_inst uart_rx"
          }
        },
        "uart_inst.uart_rx_LUT3_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X2Y11/B4;X2Y11/B4/E250;1;X1Y12/S210;X1Y12/S210/S111;1;X1Y14/E210;X1Y14/E210/S212;1;X3Y14/CE2;X3Y14/CE2/E212;1;X1Y21/CE2;X1Y21/CE2/X08;1;X2Y19/N210;X2Y19/N210/S818;1;X2Y17/CE2;X2Y17/CE2/N212;1;X2Y21/CE2;X2Y21/CE2/S212;1;X1Y11/E240;X1Y11/E240/F4;1;X3Y11/S240;X3Y11/S240/E242;1;X3Y13/X05;X3Y13/X05/S242;1;X3Y13/CE0;X3Y13/CE0/X05;1;X2Y22/CE1;X2Y22/CE1/S211;1;X1Y12/S810;X1Y12/S810/S111;1;X1Y20/S210;X1Y20/S210/S818;1;X1Y22/CE1;X1Y22/CE1/S212;1;X2Y11/E250;X2Y11/E250/E111;1;X4Y11/A7;X4Y11/A7/E252;1;X1Y11/EW10;X1Y11/EW10/F4;1;X2Y11/S810;X2Y11/S810/E111;1;X2Y19/S210;X2Y19/S210/S818;1;X2Y21/S210;X2Y21/S210/S212;1;X2Y22/CE2;X2Y22/CE2/S211;1;X1Y11/F4;;1;X1Y11/S820;X1Y11/S820/F4;1;X1Y19/S270;X1Y19/S270/S828;1;X1Y11/SN10;X1Y11/SN10/F4;1;X1Y21/X08;X1Y21/X08/S272;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:4.16-4.19"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 7680 ] ,
          "attributes": {
            "ROUTING": "X1Y11/SEL0;X1Y11/SEL0/W262;1;X1Y11/C6;X1Y11/C6/W262;1;X3Y11/E130;X3Y11/E130/F7;1;X3Y11/W260;X3Y11/W260/E130;1;X3Y11/F7;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X1Y11/X03;X1Y11/X03/N261;1;X1Y11/D1;X1Y11/D1/X03;1;X1Y12/OF6;;1;X1Y12/N260;X1Y12/N260/OF6;1;X1Y11/X05;X1Y11/X05/N261;1;X1Y11/B6;X1Y11/B6/X05;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": "X2Y11/W100;X2Y11/W100/F7;1;X1Y11/C1;X1Y11/C1/W101;1;X2Y11/F7;;1;X2Y11/W270;X2Y11/W270/F7;1;X1Y11/A6;X1Y11/A6/W271;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT4_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7676 ] ,
          "attributes": {
            "ROUTING": "X1Y11/B0;X1Y11/B0/N232;1;X1Y11/B1;X1Y11/B1/N232;1;X1Y13/B4;X1Y13/B4/N240;1;X2Y13/W100;X2Y13/W100/F5;1;X1Y13/C7;X1Y13/C7/W101;1;X2Y13/F5;;1;X2Y13/W130;X2Y13/W130/F5;1;X1Y13/N240;X1Y13/N240/W101;1;X1Y13/N230;X1Y13/N230/W131;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.rxCounter_DFFE_Q_12_D_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 7672 ] ,
          "attributes": {
            "ROUTING": "X2Y11/S100;X2Y11/S100/Q4;1;X2Y11/W210;X2Y11/W210/S100;1;X2Y11/A5;X2Y11/A5/W210;1;X2Y10/A6;X2Y10/A6/W200;1;X2Y13/A7;X2Y13/A7/S231;1;X1Y13/A3;X1Y13/A3/S272;1;X2Y11/EW10;X2Y11/EW10/Q4;1;X3Y11/A0;X3Y11/A0/E111;1;X1Y10/A0;X1Y10/A0/N251;1;X2Y12/E270;X2Y12/E270/S131;1;X1Y13/B7;X1Y13/B7/S272;1;X3Y10/A2;X3Y10/A2/X05;1;X2Y11/S130;X2Y11/S130/Q4;1;X1Y11/A4;X1Y11/A4/W131;1;X1Y11/S230;X1Y11/S230/W131;1;X2Y10/W200;X2Y10/W200/N101;1;X1Y11/S270;X1Y11/S270/W131;1;X2Y11/W130;X2Y11/W130/Q4;1;X1Y11/N250;X1Y11/N250/W111;1;X2Y11/S270;X2Y11/S270/W130;1;X2Y13/A2;X2Y13/A2/S272;1;X3Y10/X05;X3Y10/X05/E201;1;X2Y11/A0;X2Y11/A0/N100;1;X2Y11/N100;X2Y11/N100/Q4;1;X2Y10/E200;X2Y10/E200/N101;1;X2Y10/A3;X2Y10/A3/E200;1;X1Y11/A0;X1Y11/A0/W131;1;X2Y12/S230;X2Y12/S230/S131;1;X3Y11/A2;X3Y11/A2/E111;1;X2Y11/SN20;X2Y11/SN20/Q4;1;X1Y13/A4;X1Y13/A4/S232;1;X1Y11/A1;X1Y11/A1/W131;1;X2Y11/Q4;;1;X2Y10/A4;X2Y10/A4/N121;1;X3Y12/A3;X3Y12/A3/E271;1;X2Y13/A3;X2Y13/A3/S272;1",
            "hdlname": "uart_inst rxState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.byteReady_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X1Y11/E100;X1Y11/E100/F6;1;X2Y11/D6;X2Y11/D6/E101;1;X2Y13/C6;X2Y13/C6/E261;1;X1Y13/E260;X1Y13/E260/S262;1;X1Y11/S260;X1Y11/S260/F6;1;X1Y11/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X2Y13/E250;X2Y13/E250/E111;1;X4Y13/N250;X4Y13/N250/E252;1;X4Y11/B7;X4Y11/B7/N252;1;X4Y11/LSR1;X4Y11/LSR1/N272;1;X1Y13/EW10;X1Y13/EW10/F6;1;X2Y13/A6;X2Y13/A6/E111;1;X0Y13/E820;X0Y13/E820/W121;1;X4Y13/N270;X4Y13/N270/E824;1;X4Y11/LSR2;X4Y11/LSR2/N272;1;X1Y13/EW20;X1Y13/EW20/F6;1;X1Y13/F6;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.byteReady": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": "X1Y21/W270;X1Y21/W270/S828;1;X0Y21/E270;X0Y21/E270/E272;1;X1Y21/CE0;X1Y21/CE0/E271;1;X2Y14/CE2;X2Y14/CE2/E271;1;X1Y14/E270;X1Y14/E270/S131;1;X1Y13/S100;X1Y13/S100/Q4;1;X1Y13/S210;X1Y13/S210/S100;1;X1Y14/CE2;X1Y14/CE2/S211;1;X1Y13/S130;X1Y13/S130/Q4;1;X1Y21/S270;X1Y21/S270/S828;1;X1Y22/X06;X1Y22/X06/S271;1;X1Y22/CE0;X1Y22/CE0/X06;1;X1Y13/Q4;;1;X1Y13/S820;X1Y13/S820/Q4;1;X1Y21/E270;X1Y21/E270/S828;1;X2Y21/CE0;X2Y21/CE0/E271;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:22.5-22.14",
            "hdlname": "uart_inst byteReady"
          }
        },
        "uart_inst.byteReady_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": "X1Y13/E130;X1Y13/E130/F4;1;X2Y13/B6;X2Y13/B6/E131;1;X1Y13/XD4;X1Y13/XD4/F4;1;X1Y13/F4;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.clk": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X3Y17/CLK2;X3Y17/CLK2/GB00;5;X4Y19/CLK0;X4Y19/CLK0/GB00;5;X3Y19/CLK0;X3Y19/CLK0/GB00;5;X1Y21/CLK1;X1Y21/CLK1/GB00;5;X3Y13/CLK1;X3Y13/CLK1/GB00;5;X4Y17/CLK0;X4Y17/CLK0/GB00;5;X4Y13/CLK1;X4Y13/CLK1/GB00;5;X1Y15/CLK2;X1Y15/CLK2/GB00;5;X1Y14/CLK0;X1Y14/CLK0/GB00;5;X1Y17/CLK0;X1Y17/CLK0/GB00;5;X1Y17/CLK1;X1Y17/CLK1/GB00;5;X4Y15/CLK1;X4Y15/CLK1/GB00;5;X4Y17/CLK1;X4Y17/CLK1/GB00;5;X3Y15/CLK1;X3Y15/CLK1/GB00;5;X2Y15/CLK1;X2Y15/CLK1/GB00;5;X2Y15/CLK0;X2Y15/CLK0/GB00;5;X4Y15/CLK2;X4Y15/CLK2/GB00;5;X3Y15/CLK2;X3Y15/CLK2/GB00;5;X3Y14/CLK1;X3Y14/CLK1/GB00;5;X3Y15/GBO0;X3Y15/GBO0/GT00;5;X4Y15/CLK0;X4Y15/CLK0/GB00;5;X4Y14/CLK0;X4Y14/CLK0/GB00;5;X2Y19/CLK0;X2Y19/CLK0/GB00;5;X1Y19/CLK1;X1Y19/CLK1/GB00;5;X1Y19/CLK2;X1Y19/CLK2/GB00;5;X2Y20/CLK2;X2Y20/CLK2/GB00;5;X2Y20/CLK1;X2Y20/CLK1/GB00;5;X2Y10/CLK2;X2Y10/CLK2/GB00;5;X2Y11/CLK2;X2Y11/CLK2/GB00;5;X1Y10/CLK2;X1Y10/CLK2/GB00;5;X1Y11/CLK1;X1Y11/CLK1/GB00;5;X2Y13/CLK2;X2Y13/CLK2/GB00;5;X3Y12/CLK2;X3Y12/CLK2/GB00;5;X2Y10/CLK1;X2Y10/CLK1/GB00;5;X3Y10/CLK1;X3Y10/CLK1/GB00;5;X2Y11/CLK0;X2Y11/CLK0/GB00;5;X1Y13/CLK1;X1Y13/CLK1/GB00;5;X2Y10/GB00;X3Y10/GBO0/GT00;5;X1Y10/CLK1;X1Y10/CLK1/GB00;5;X2Y12/GB00;X3Y12/GBO0/GT00;5;X3Y12/CLK1;X3Y12/CLK1/GB00;5;X3Y11/CLK0;X3Y11/CLK0/GB00;5;X4Y11/CLK1;X4Y11/CLK1/GB00;5;X3Y11/GBO0;X3Y11/GBO0/GT00;5;X4Y11/CLK2;X4Y11/CLK2/GB00;5;X1Y14/CLK2;X1Y14/CLK2/GB00;5;X2Y14/CLK2;X2Y14/CLK2/GB00;5;X2Y21/CLK0;X2Y21/CLK0/GB00;5;X1Y21/CLK0;X1Y21/CLK0/GB00;5;X1Y22/CLK0;X1Y22/CLK0/GB00;5;X3Y19/CLK1;X3Y19/CLK1/GB00;5;X3Y20/GB00;X3Y20/GBO0/GT00;5;X3Y20/CLK0;X3Y20/CLK0/GB00;5;X2Y19/CLK2;X2Y19/CLK2/GB00;5;X2Y19/CLK1;X2Y19/CLK1/GB00;5;X3Y19/GBO0;X3Y19/GBO0/GT00;5;X3Y19/CLK2;X3Y19/CLK2/GB00;5;X0Y14/GB00;X3Y14/GBO0/GT00;5;X3Y14/CLK2;X3Y14/CLK2/GB00;5;X3Y13/CLK0;X3Y13/CLK0/GB00;5;X5Y17/GB00;X3Y17/GBO0/GT00;5;X2Y17/CLK2;X2Y17/CLK2/GB00;5;X2Y21/CLK2;X2Y21/CLK2/GB00;5;X0Y21/GB00;X3Y21/GBO0/GT00;5;X1Y21/CLK2;X1Y21/CLK2/GB00;5;X2Y22/CLK2;X2Y22/CLK2/GB00;5;X2Y22/CLK1;X2Y22/CLK1/GB00;5;X3Y22/GBO0;X3Y22/GBO0/GT00;5;X1Y22/CLK1;X1Y22/CLK1/GB00;5;X11Y19/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y12/GT00;X3Y19/GT00/SPINE16;5;X1Y13/GB00;X3Y13/GBO0/GT00;5;X1Y13/CLK2;X1Y13/CLK2/GB00;5;X46Y16/F6;;5",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:9.16-9.19",
            "hdlname": "uart_inst clk"
          }
        },
        "uart_inst.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F6;;1;X2Y13/W260;X2Y13/W260/F6;1;X1Y13/X07;X1Y13/X07/W261;1;X1Y13/CE2;X1Y13/CE2/X07;1"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 7659 ] ,
          "attributes": {
            "ROUTING": "X3Y14/D1;X3Y14/D1/N201;1;X3Y15/OF0;;1;X3Y15/N200;X3Y15/N200/OF0;1;X3Y14/X07;X3Y14/X07/N201;1;X3Y14/D7;X3Y14/D7/X07;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txState_DFFE_Q_D_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F_I0_MUX2_LUT5_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X3Y14/SEL0;X3Y14/SEL0/E262;1;X1Y15/F7;;1;X1Y15/SN20;X1Y15/SN20/F7;1;X1Y14/E260;X1Y14/E260/N121;1;X3Y14/SEL6;X3Y14/SEL6/E262;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.btn1_LUT3_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X1Y15/X07;X1Y15/X07/S201;1;X1Y15/CE2;X1Y15/CE2/X07;1;X3Y14/X06;X3Y14/X06/W232;1;X3Y14/CE1;X3Y14/CE1/X06;1;X3Y15/CE1;X3Y15/CE1/X07;1;X3Y15/CE2;X3Y15/CE2/X07;1;X4Y14/CE0;X4Y14/CE0/X05;1;X4Y14/X05;X4Y14/X05/E201;1;X3Y14/S200;X3Y14/S200/OF0;1;X3Y14/E200;X3Y14/E200/OF0;1;X3Y15/X07;X3Y15/X07/S201;1;X3Y14/N200;X3Y14/N200/OF0;1;X3Y13/X07;X3Y13/X07/N201;1;X3Y13/CE1;X3Y13/CE1/X07;1;X2Y15/CE1;X2Y15/CE1/X07;1;X2Y15/X07;X2Y15/X07/S201;1;X2Y15/CE0;X2Y15/CE0/X07;1;X4Y13/CE1;X4Y13/CE1/X05;1;X5Y14/W230;X5Y14/W230/E808;1;X4Y17/CE1;X4Y17/CE1/S211;1;X1Y17/CE1;X1Y17/CE1/S211;1;X4Y14/N240;X4Y14/N240/E101;1;X4Y15/CE1;X4Y15/CE1/X07;1;X4Y13/X05;X4Y13/X05/N241;1;X4Y15/CE2;X4Y15/CE2/X07;1;X4Y15/X07;X4Y15/X07/S201;1;X3Y14/W200;X3Y14/W200/OF0;1;X1Y14/X05;X1Y14/X05/W202;1;X1Y14/CE0;X1Y14/CE0/X05;1;X2Y14/S200;X2Y14/S200/W101;1;X4Y17/CE0;X4Y17/CE0/S211;1;X4Y16/S210;X4Y16/S210/S202;1;X3Y14/E100;X3Y14/E100/OF0;1;X4Y14/S200;X4Y14/S200/E101;1;X1Y17/CE0;X1Y17/CE0/S211;1;X1Y16/S210;X1Y16/S210/S202;1;X3Y14/OF0;;1;X4Y15/CE0;X4Y15/CE0/X07;1;X3Y14/W100;X3Y14/W100/OF0;1;X1Y14/S200;X1Y14/S200/W202;1;X2Y14/W800;X2Y14/W800/W101;1"
          }
        },
        "uart_inst.btn1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F1;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F6;;5;X4Y4/N800;X4Y4/N800/N808;5;X4Y0/W200;X4Y0/W200/N804;5;X4Y0/A6;X4Y0/A6/W200;5;X4Y20/N830;X4Y20/N830/F6;5;X4Y12/N800;X4Y12/N800/N838;5;X4Y4/N810;X4Y4/N810/N808;5;X4Y0/W810;X4Y0/W810/N814;5;X0Y0/S210;X0Y0/S210/W814;5;X0Y0/A6;X0Y0/A6/S210;5;X3Y20/W210;X3Y20/W210/W111;5;X1Y20/B7;X1Y20/B7/W212;5;X4Y20/EW10;X4Y20/EW10/F6;5;X3Y20/N210;X3Y20/N210/W111;5;X3Y19/B1;X3Y19/B1/N211;5;X3Y14/C7;X3Y14/C7/S230;5;X3Y14/S230;X3Y14/S230/LB31;5;X3Y14/C6;X3Y14/C6/S230;5;X4Y17/W230;X4Y17/W230/LB31;5;X3Y17/X06;X3Y17/X06/W231;5;X3Y17/A4;X3Y17/A4/X06;5;X3Y14/E230;X3Y14/E230/LB31;5;X4Y14/B0;X4Y14/B0/E231;5;X4Y15/B2;X4Y15/B2/E231;5;X4Y13/W230;X4Y13/W230/LB31;5;X3Y13/B3;X3Y13/B3/W231;5;X4Y15/B0;X4Y15/B0/E231;5;X4Y17/B1;X4Y17/B1/E231;5;X4Y17/LBO0;X4Y17/LBO0/LT01;5;X3Y17/E230;X3Y17/E230/LB31;5;X4Y17/B0;X4Y17/B0/E231;5;X4Y13/LBO0;X4Y13/LBO0/LT01;5;X3Y13/E230;X3Y13/E230/LB31;5;X4Y13/B2;X4Y13/B2/E231;5;X4Y15/B4;X4Y15/B4/E231;5;X4Y15/B3;X4Y15/B3/E231;5;X1Y15/C4;X1Y15/C4/E230;5;X1Y17/B0;X1Y17/B0/E231;5;X0Y17/LBO0;X0Y17/LBO0/LT01;5;X0Y17/E230;X0Y17/E230/LB31;5;X1Y17/B2;X1Y17/B2/E231;5;X4Y15/B1;X4Y15/B1/E231;5;X2Y15/B1;X2Y15/B1/E231;5;X2Y15/B2;X2Y15/B2/E231;5;X0Y0/LT02;X0Y0/LT02/A6;5;X0Y15/LBO0;X0Y15/LBO0/LT01;5;X1Y15/E230;X1Y15/E230/LB31;5;X2Y15/B0;X2Y15/B0/E231;5;X3Y14/B3;X3Y14/B3/W231;5;X3Y15/E230;X3Y15/E230/LB31;5;X4Y15/B5;X4Y15/B5/E231;5;X4Y15/LBO0;X4Y15/LBO0/LT01;5;X4Y15/W230;X4Y15/W230/LB31;5;X3Y15/B4;X3Y15/B4/W231;5;X4Y14/W230;X4Y14/W230/LB31;5;X3Y14/B2;X3Y14/B2/W231;5;X3Y14/C1;X3Y14/C1/W230;5;X4Y0/LT02;X4Y0/LT02/A6;5;X4Y14/LBO0;X4Y14/LBO0/LT01;5;X3Y14/W230;X3Y14/W230/LB31;5;X3Y14/C0;X3Y14/C0/W230;5",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.txCounter_DFFE_Q_14_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7640 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X0Y0/LT13;X4Y0/LT13;",
            "ROUTING": "X3Y19/Q0;;5;X4Y19/N250;X4Y19/N250/E111;5;X4Y18/B7;X4Y18/B7/N251;5;X3Y19/W800;X3Y19/W800/Q0;5;X0Y19/N200;X0Y19/N200/E804;5;X0Y18/X07;X0Y18/X07/N201;5;X0Y18/B7;X0Y18/B7/X07;5;X1Y20/A7;X1Y20/A7/W252;5;X3Y19/SN10;X3Y19/SN10/Q0;5;X3Y20/W250;X3Y20/W250/S111;5;X1Y20/A5;X1Y20/A5/W252;5;X3Y19/EW10;X3Y19/EW10/Q0;5;X4Y19/A0;X4Y19/A0/E111;5;X3Y19/S100;X3Y19/S100/Q0;5;X3Y20/A4;X3Y20/A4/S101;5;X3Y19/A1;X3Y19/A1/X01;5;X3Y19/X01;X3Y19/X01/Q0;5;X3Y19/A6;X3Y19/A6/X01;5;X3Y14/B7;X3Y14/B7/X05;5;X3Y14/X05;X3Y14/X05/LB71;5;X3Y14/B6;X3Y14/B6/X05;5;X4Y14/X01;X4Y14/X01/LB71;5;X4Y14/A0;X4Y14/A0/X01;5;X4Y15/A2;X4Y15/A2/X02;5;X3Y13/X02;X3Y13/X02/LB71;5;X3Y13/A3;X3Y13/A3/X02;5;X4Y15/A0;X4Y15/A0/X01;5;X4Y17/A1;X4Y17/A1/X01;5;X4Y17/A0;X4Y17/A0/X01;5;X4Y13/LBO1;X4Y13/LBO1/LT04;5;X4Y13/X02;X4Y13/X02/LB71;5;X4Y13/A2;X4Y13/A2/X02;5;X4Y15/A4;X4Y15/A4/X05;5;X4Y15/X02;X4Y15/X02/LB71;5;X4Y15/A3;X4Y15/A3/X02;5;X1Y15/X05;X1Y15/X05/LB71;5;X1Y15/A4;X1Y15/A4/X05;5;X2Y14/A1;X2Y14/A1/X01;5;X2Y14/X01;X2Y14/X01/LB71;5;X2Y14/A0;X2Y14/A0/X01;5;X2Y14/A3;X2Y14/A3/X02;5;X0Y14/LBO1;X0Y14/LBO1/LT04;5;X2Y14/X02;X2Y14/X02/LB71;5;X2Y14/A2;X2Y14/A2/X02;5;X1Y17/X01;X1Y17/X01/LB71;5;X1Y17/A0;X1Y17/A0/X01;5;X2Y17/A1;X2Y17/A1/X01;5;X2Y17/X01;X2Y17/X01/LB71;5;X2Y17/A0;X2Y17/A0/X01;5;X2Y17/A3;X2Y17/A3/X02;5;X2Y17/X02;X2Y17/X02/LB71;5;X2Y17/A2;X2Y17/A2/X02;5;X0Y17/LBO1;X0Y17/LBO1/LT04;5;X1Y17/X02;X1Y17/X02/LB71;5;X1Y17/A2;X1Y17/A2/X02;5;X4Y15/X01;X4Y15/X01/LB71;5;X4Y15/A1;X4Y15/A1/X01;5;X4Y17/A5;X4Y17/A5/X05;5;X4Y17/X05;X4Y17/X05/LB71;5;X4Y17/A4;X4Y17/A4/X05;5;X4Y17/A7;X4Y17/A7/X01;5;X4Y17/X01;X4Y17/X01/LB71;5;X4Y17/A6;X4Y17/A6/X01;5;X3Y17/A1;X3Y17/A1/X01;5;X3Y17/X01;X3Y17/X01/LB71;5;X3Y17/A0;X3Y17/A0/X01;5;X3Y17/A3;X3Y17/A3/X02;5;X4Y17/LBO1;X4Y17/LBO1/LT04;5;X3Y17/X02;X3Y17/X02/LB71;5;X3Y17/A2;X3Y17/A2/X02;5;X2Y15/A5;X2Y15/A5/X05;5;X2Y15/X05;X2Y15/X05/LB71;5;X2Y15/A4;X2Y15/A4/X05;5;X2Y15/A7;X2Y15/A7/X01;5;X2Y15/A6;X2Y15/A6/X01;5;X2Y15/A1;X2Y15/A1/X01;5;X2Y15/X02;X2Y15/X02/LB71;5;X2Y15/A2;X2Y15/A2/X02;5;X0Y0/LT13;X0Y18/LT30/B7;5;X0Y15/LBO1;X0Y15/LBO1/LT04;5;X2Y15/X01;X2Y15/X01/LB71;5;X2Y15/A0;X2Y15/A0/X01;5;X3Y14/A3;X3Y14/A3/X02;5;X4Y15/X05;X4Y15/X05/LB71;5;X4Y15/A5;X4Y15/A5/X05;5;X4Y15/LBO1;X4Y15/LBO1/LT04;5;X3Y15/X05;X3Y15/X05/LB71;5;X3Y15/A4;X3Y15/A4/X05;5;X3Y14/X02;X3Y14/X02/LB71;5;X3Y14/A2;X3Y14/A2/X02;5;X3Y14/B1;X3Y14/B1/X04;5;X4Y0/LT13;X4Y18/LT30/B7;5;X4Y14/LBO1;X4Y14/LBO1/LT04;5;X3Y14/X04;X3Y14/X04/LB71;5;X3Y14/B0;X3Y14/B0/X04;5",
            "hdlname": "uart_inst txState",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.btn1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 7638 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F0;;1",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.btn1": {
          "hide_name": 0,
          "bits": [ 7635 ] ,
          "attributes": {
            "ROUTING": "X1Y7/S830;X1Y7/S830/S838;1;X1Y15/S830;X1Y15/S830/S838;1;X1Y19/E250;X1Y19/E250/S834;1;X3Y19/A5;X3Y19/A5/E252;1;X3Y14/A0;X3Y14/A0/E252;1;X3Y14/A1;X3Y14/A1/E252;1;X3Y14/A6;X3Y14/A6/E252;1;X1Y0/F6;;1;X1Y0/N830;X1Y0/N830/F6;1;X1Y7/N130;X1Y7/N130/S838;1;X1Y6/S830;X1Y6/S830/N131;1;X1Y14/E250;X1Y14/E250/S838;1;X3Y14/A7;X3Y14/A7/E252;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\Work\\FPGA\\TANG_N~1\\IDE\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst btn1"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:5.16-5.20"
          }
        },
        "uartTx": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:7.17-7.23"
          }
        },
        "uart_inst.txPinRegister": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X1Y21/Q2;;1;X1Y21/S810;X1Y21/S810/Q2;1;X1Y28/N100;X1Y28/N100/N818;1;X1Y28/A0;X1Y28/A0/N100;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:12.16-12.23",
            "hdlname": "uart_inst uart_tx"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26"
          }
        },
        "uart_inst.led[0]": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X1Y14/Q4;;1;X1Y14/W130;X1Y14/W130/Q4;1;X0Y14/A0;X0Y14/A0/W131;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:13.22-13.25",
            "hdlname": "uart_inst led"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26"
          }
        },
        "uart_inst.led[1]": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q5;;1;X2Y14/S100;X2Y14/S100/Q5;1;X2Y15/W200;X2Y15/W200/S101;1;X0Y15/D1;X0Y15/D1/W202;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:13.22-13.25",
            "hdlname": "uart_inst led"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26"
          }
        },
        "uart_inst.led[2]": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q4;;1;X2Y14/S820;X2Y14/S820/Q4;1;X2Y22/W240;X2Y22/W240/S828;1;X0Y22/N240;X0Y22/N240/W242;1;X0Y20/X03;X0Y20/X03/N242;1;X0Y20/D1;X0Y20/D1/X03;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:13.22-13.25",
            "hdlname": "uart_inst led"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 7620 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26"
          }
        },
        "uart_inst.led[3]": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X2Y21/Q0;;1;X2Y21/W200;X2Y21/W200/Q0;1;X0Y21/D1;X0Y21/D1/W202;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:13.22-13.25",
            "hdlname": "uart_inst led"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26"
          }
        },
        "uart_inst.led[4]": {
          "hide_name": 0,
          "bits": [ 7616 ] ,
          "attributes": {
            "ROUTING": "X1Y21/Q0;;1;X1Y21/W130;X1Y21/W130/Q0;1;X0Y21/S270;X0Y21/S270/W131;1;X0Y23/S220;X0Y23/S220/S272;1;X0Y24/D1;X0Y24/D1/S221;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:13.22-13.25",
            "hdlname": "uart_inst led"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 7613 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\top.v:8.23-8.26"
          }
        },
        "uart_inst.led[5]": {
          "hide_name": 0,
          "bits": [ 7612 ] ,
          "attributes": {
            "ROUTING": "X1Y22/Q0;;1;X1Y22/S100;X1Y22/S100/Q0;1;X1Y23/S200;X1Y23/S200/S101;1;X1Y25/W200;X1Y25/W200/S202;1;X0Y25/D1;X0Y25/D1/W201;1",
            "src": "d:\\vscode_workspace\\FPGA\\TANG_NANO_9K\\p5_uart\\uart.v:13.22-13.25",
            "hdlname": "uart_inst led"
          }
        }
      }
    }
  }
}
