

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'
================================================================
* Date:           Sun Sep 15 03:58:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      349|      349|  3.490 us|  3.490 us|  349|  349|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_2_VITIS_LOOP_63_3  |      347|      347|         6|          2|          2|   172|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 12 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [nn.cpp:62]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.11ns)   --->   "%icmp_ln62 = icmp_eq  i8 %indvar_flatten_load, i8 172" [nn.cpp:62]   --->   Operation 18 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 172, i64 172, i64 172"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.11ns)   --->   "%add_ln62_2 = add i8 %indvar_flatten_load, i8 1" [nn.cpp:62]   --->   Operation 20 'add' 'add_ln62_2' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc52, void %for.cond56.preheader.exitStub" [nn.cpp:62]   --->   Operation 21 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [nn.cpp:63]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [nn.cpp:62]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.56ns)   --->   "%add_ln62 = add i64 %i_load, i64 1" [nn.cpp:62]   --->   Operation 24 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%icmp_ln63 = icmp_eq  i6 %j_load, i6 43" [nn.cpp:63]   --->   Operation 25 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.66ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i6 0, i6 %j_load" [nn.cpp:62]   --->   Operation 26 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i64 %add_ln62, i64 %i_load" [nn.cpp:62]   --->   Operation 27 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 28 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.89ns)   --->   "%switch_ln65 = switch i6 %select_ln62, void %arrayidx516.case.42, i6 0, void %arrayidx516.case.0, i6 1, void %arrayidx516.case.1, i6 2, void %arrayidx516.case.2, i6 3, void %arrayidx516.case.3, i6 4, void %arrayidx516.case.4, i6 5, void %arrayidx516.case.5, i6 6, void %arrayidx516.case.6, i6 7, void %arrayidx516.case.7, i6 8, void %arrayidx516.case.8, i6 9, void %arrayidx516.case.9, i6 10, void %arrayidx516.case.10, i6 11, void %arrayidx516.case.11, i6 12, void %arrayidx516.case.12, i6 13, void %arrayidx516.case.13, i6 14, void %arrayidx516.case.14, i6 15, void %arrayidx516.case.15, i6 16, void %arrayidx516.case.16, i6 17, void %arrayidx516.case.17, i6 18, void %arrayidx516.case.18, i6 19, void %arrayidx516.case.19, i6 20, void %arrayidx516.case.20, i6 21, void %arrayidx516.case.21, i6 22, void %arrayidx516.case.22, i6 23, void %arrayidx516.case.23, i6 24, void %arrayidx516.case.24, i6 25, void %arrayidx516.case.25, i6 26, void %arrayidx516.case.26, i6 27, void %arrayidx516.case.27, i6 28, void %arrayidx516.case.28, i6 29, void %arrayidx516.case.29, i6 30, void %arrayidx516.case.30, i6 31, void %arrayidx516.case.31, i6 32, void %arrayidx516.case.32, i6 33, void %arrayidx516.case.33, i6 34, void %arrayidx516.case.34, i6 35, void %arrayidx516.case.35, i6 36, void %arrayidx516.case.36, i6 37, void %arrayidx516.case.37, i6 38, void %arrayidx516.case.38, i6 39, void %arrayidx516.case.39, i6 40, void %arrayidx516.case.40, i6 41, void %arrayidx516.case.41" [nn.cpp:65]   --->   Operation 29 'switch' 'switch_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.89>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 30 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 41)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 31 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 40)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 32 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 39)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 33 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 34 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 37)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 35 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 36)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 36 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 35)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 37 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 34)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 38 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 33)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 39 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 31)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 41 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 42 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 43 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 28)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 44 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 45 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 26)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 46 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 47 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 24)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 48 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 49 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 22)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 50 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 21)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 51 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 20)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 52 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 19)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 53 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 18)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 54 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 17)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 55 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 16)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 56 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 15)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 57 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 58 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 13)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 59 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 60 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 11)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 61 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 62 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 9)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 63 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 64 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 65 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 66 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 5)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 67 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 68 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 69 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 70 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 71 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 72 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 != 0 & select_ln62 != 1 & select_ln62 != 2 & select_ln62 != 3 & select_ln62 != 4 & select_ln62 != 5 & select_ln62 != 6 & select_ln62 != 7 & select_ln62 != 8 & select_ln62 != 9 & select_ln62 != 10 & select_ln62 != 11 & select_ln62 != 12 & select_ln62 != 13 & select_ln62 != 14 & select_ln62 != 15 & select_ln62 != 16 & select_ln62 != 17 & select_ln62 != 18 & select_ln62 != 19 & select_ln62 != 20 & select_ln62 != 21 & select_ln62 != 22 & select_ln62 != 23 & select_ln62 != 24 & select_ln62 != 25 & select_ln62 != 26 & select_ln62 != 27 & select_ln62 != 28 & select_ln62 != 29 & select_ln62 != 30 & select_ln62 != 31 & select_ln62 != 32 & select_ln62 != 33 & select_ln62 != 34 & select_ln62 != 35 & select_ln62 != 36 & select_ln62 != 37 & select_ln62 != 38 & select_ln62 != 39 & select_ln62 != 40 & select_ln62 != 41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 73 [1/1] (2.45ns) (grouped into DSP with root node add_ln65)   --->   "%add_ln62_1 = add i6 %trunc_ln62, i6 %trunc_ln_read" [nn.cpp:62]   --->   Operation 73 'add' 'add_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 2.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln65)   --->   "%zext_ln65 = zext i6 %add_ln62_1" [nn.cpp:65]   --->   Operation 74 'zext' 'zext_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (1.45ns) (grouped into DSP with root node add_ln65)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 43" [nn.cpp:65]   --->   Operation 75 'mul' 'mul_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (1.94ns)   --->   "%add_ln63 = add i6 %select_ln62, i6 1" [nn.cpp:63]   --->   Operation 76 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.61ns)   --->   "%store_ln63 = store i8 %add_ln62_2, i8 %indvar_flatten" [nn.cpp:63]   --->   Operation 77 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 78 [1/1] (1.61ns)   --->   "%store_ln63 = store i64 %select_ln62_1, i64 %i" [nn.cpp:63]   --->   Operation 78 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 79 [1/1] (1.61ns)   --->   "%store_ln63 = store i6 %add_ln63, i6 %j" [nn.cpp:63]   --->   Operation 79 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [nn.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node add_ln65)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 43" [nn.cpp:65]   --->   Operation 81 'mul' 'mul_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln65)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 43" [nn.cpp:65]   --->   Operation 82 'mul' 'mul_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i6 %select_ln62" [nn.cpp:65]   --->   Operation 83 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln65 = add i12 %mul_ln65, i12 %zext_ln65_1" [nn.cpp:65]   --->   Operation 84 'add' 'add_ln65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln65 = add i12 %mul_ln65, i12 %zext_ln65_1" [nn.cpp:65]   --->   Operation 85 'add' 'add_ln65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65" [nn.cpp:65]   --->   Operation 86 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%layer1_weights_addr = getelementptr i15 %layer1_weights, i64 0, i64 %zext_ln65_2" [nn.cpp:65]   --->   Operation 87 'getelementptr' 'layer1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%layer1_weights_load = load i12 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 88 'load' 'layer1_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 2752> <ROM>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:64]   --->   Operation 90 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [nn.cpp:63]   --->   Operation 91 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/2] (3.25ns)   --->   "%layer1_weights_load = load i12 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 92 'load' 'layer1_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 2752> <ROM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%layer1_weight_tile_41_addr = getelementptr i15 %layer1_weight_tile_41, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 93 'getelementptr' 'layer1_weight_tile_41_addr' <Predicate = (select_ln62 == 41)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_41_addr" [nn.cpp:65]   --->   Operation 94 'store' 'store_ln65' <Predicate = (select_ln62 == 41)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%layer1_weight_tile_40_addr = getelementptr i15 %layer1_weight_tile_40, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 95 'getelementptr' 'layer1_weight_tile_40_addr' <Predicate = (select_ln62 == 40)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_40_addr" [nn.cpp:65]   --->   Operation 96 'store' 'store_ln65' <Predicate = (select_ln62 == 40)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%layer1_weight_tile_39_addr = getelementptr i15 %layer1_weight_tile_39, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 97 'getelementptr' 'layer1_weight_tile_39_addr' <Predicate = (select_ln62 == 39)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_39_addr" [nn.cpp:65]   --->   Operation 98 'store' 'store_ln65' <Predicate = (select_ln62 == 39)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%layer1_weight_tile_38_addr = getelementptr i15 %layer1_weight_tile_38, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 99 'getelementptr' 'layer1_weight_tile_38_addr' <Predicate = (select_ln62 == 38)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_38_addr" [nn.cpp:65]   --->   Operation 100 'store' 'store_ln65' <Predicate = (select_ln62 == 38)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%layer1_weight_tile_37_addr = getelementptr i15 %layer1_weight_tile_37, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 101 'getelementptr' 'layer1_weight_tile_37_addr' <Predicate = (select_ln62 == 37)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_37_addr" [nn.cpp:65]   --->   Operation 102 'store' 'store_ln65' <Predicate = (select_ln62 == 37)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%layer1_weight_tile_36_addr = getelementptr i15 %layer1_weight_tile_36, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 103 'getelementptr' 'layer1_weight_tile_36_addr' <Predicate = (select_ln62 == 36)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_36_addr" [nn.cpp:65]   --->   Operation 104 'store' 'store_ln65' <Predicate = (select_ln62 == 36)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%layer1_weight_tile_35_addr = getelementptr i15 %layer1_weight_tile_35, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 105 'getelementptr' 'layer1_weight_tile_35_addr' <Predicate = (select_ln62 == 35)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_35_addr" [nn.cpp:65]   --->   Operation 106 'store' 'store_ln65' <Predicate = (select_ln62 == 35)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_weight_tile_34_addr = getelementptr i15 %layer1_weight_tile_34, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 107 'getelementptr' 'layer1_weight_tile_34_addr' <Predicate = (select_ln62 == 34)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_34_addr" [nn.cpp:65]   --->   Operation 108 'store' 'store_ln65' <Predicate = (select_ln62 == 34)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%layer1_weight_tile_33_addr = getelementptr i15 %layer1_weight_tile_33, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 109 'getelementptr' 'layer1_weight_tile_33_addr' <Predicate = (select_ln62 == 33)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_33_addr" [nn.cpp:65]   --->   Operation 110 'store' 'store_ln65' <Predicate = (select_ln62 == 33)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%layer1_weight_tile_32_addr = getelementptr i15 %layer1_weight_tile_32, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 111 'getelementptr' 'layer1_weight_tile_32_addr' <Predicate = (select_ln62 == 32)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_32_addr" [nn.cpp:65]   --->   Operation 112 'store' 'store_ln65' <Predicate = (select_ln62 == 32)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%layer1_weight_tile_31_addr = getelementptr i15 %layer1_weight_tile_31, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 113 'getelementptr' 'layer1_weight_tile_31_addr' <Predicate = (select_ln62 == 31)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_31_addr" [nn.cpp:65]   --->   Operation 114 'store' 'store_ln65' <Predicate = (select_ln62 == 31)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%layer1_weight_tile_30_addr = getelementptr i15 %layer1_weight_tile_30, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 115 'getelementptr' 'layer1_weight_tile_30_addr' <Predicate = (select_ln62 == 30)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_30_addr" [nn.cpp:65]   --->   Operation 116 'store' 'store_ln65' <Predicate = (select_ln62 == 30)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%layer1_weight_tile_29_addr = getelementptr i15 %layer1_weight_tile_29, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 117 'getelementptr' 'layer1_weight_tile_29_addr' <Predicate = (select_ln62 == 29)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_29_addr" [nn.cpp:65]   --->   Operation 118 'store' 'store_ln65' <Predicate = (select_ln62 == 29)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%layer1_weight_tile_28_addr = getelementptr i15 %layer1_weight_tile_28, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 119 'getelementptr' 'layer1_weight_tile_28_addr' <Predicate = (select_ln62 == 28)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_28_addr" [nn.cpp:65]   --->   Operation 120 'store' 'store_ln65' <Predicate = (select_ln62 == 28)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%layer1_weight_tile_27_addr = getelementptr i15 %layer1_weight_tile_27, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 121 'getelementptr' 'layer1_weight_tile_27_addr' <Predicate = (select_ln62 == 27)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_27_addr" [nn.cpp:65]   --->   Operation 122 'store' 'store_ln65' <Predicate = (select_ln62 == 27)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%layer1_weight_tile_26_addr = getelementptr i15 %layer1_weight_tile_26, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 123 'getelementptr' 'layer1_weight_tile_26_addr' <Predicate = (select_ln62 == 26)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_26_addr" [nn.cpp:65]   --->   Operation 124 'store' 'store_ln65' <Predicate = (select_ln62 == 26)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%layer1_weight_tile_25_addr = getelementptr i15 %layer1_weight_tile_25, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 125 'getelementptr' 'layer1_weight_tile_25_addr' <Predicate = (select_ln62 == 25)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_25_addr" [nn.cpp:65]   --->   Operation 126 'store' 'store_ln65' <Predicate = (select_ln62 == 25)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%layer1_weight_tile_24_addr = getelementptr i15 %layer1_weight_tile_24, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 127 'getelementptr' 'layer1_weight_tile_24_addr' <Predicate = (select_ln62 == 24)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_24_addr" [nn.cpp:65]   --->   Operation 128 'store' 'store_ln65' <Predicate = (select_ln62 == 24)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%layer1_weight_tile_23_addr = getelementptr i15 %layer1_weight_tile_23, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 129 'getelementptr' 'layer1_weight_tile_23_addr' <Predicate = (select_ln62 == 23)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_23_addr" [nn.cpp:65]   --->   Operation 130 'store' 'store_ln65' <Predicate = (select_ln62 == 23)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%layer1_weight_tile_22_addr = getelementptr i15 %layer1_weight_tile_22, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 131 'getelementptr' 'layer1_weight_tile_22_addr' <Predicate = (select_ln62 == 22)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_22_addr" [nn.cpp:65]   --->   Operation 132 'store' 'store_ln65' <Predicate = (select_ln62 == 22)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%layer1_weight_tile_21_addr = getelementptr i15 %layer1_weight_tile_21, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 133 'getelementptr' 'layer1_weight_tile_21_addr' <Predicate = (select_ln62 == 21)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_21_addr" [nn.cpp:65]   --->   Operation 134 'store' 'store_ln65' <Predicate = (select_ln62 == 21)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%layer1_weight_tile_20_addr = getelementptr i15 %layer1_weight_tile_20, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 135 'getelementptr' 'layer1_weight_tile_20_addr' <Predicate = (select_ln62 == 20)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_20_addr" [nn.cpp:65]   --->   Operation 136 'store' 'store_ln65' <Predicate = (select_ln62 == 20)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%layer1_weight_tile_19_addr = getelementptr i15 %layer1_weight_tile_19, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 137 'getelementptr' 'layer1_weight_tile_19_addr' <Predicate = (select_ln62 == 19)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_19_addr" [nn.cpp:65]   --->   Operation 138 'store' 'store_ln65' <Predicate = (select_ln62 == 19)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%layer1_weight_tile_18_addr = getelementptr i15 %layer1_weight_tile_18, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 139 'getelementptr' 'layer1_weight_tile_18_addr' <Predicate = (select_ln62 == 18)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_18_addr" [nn.cpp:65]   --->   Operation 140 'store' 'store_ln65' <Predicate = (select_ln62 == 18)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17_addr = getelementptr i15 %layer1_weight_tile_17, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 141 'getelementptr' 'layer1_weight_tile_17_addr' <Predicate = (select_ln62 == 17)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_17_addr" [nn.cpp:65]   --->   Operation 142 'store' 'store_ln65' <Predicate = (select_ln62 == 17)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16_addr = getelementptr i15 %layer1_weight_tile_16, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 143 'getelementptr' 'layer1_weight_tile_16_addr' <Predicate = (select_ln62 == 16)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_16_addr" [nn.cpp:65]   --->   Operation 144 'store' 'store_ln65' <Predicate = (select_ln62 == 16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15_addr = getelementptr i15 %layer1_weight_tile_15, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 145 'getelementptr' 'layer1_weight_tile_15_addr' <Predicate = (select_ln62 == 15)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_15_addr" [nn.cpp:65]   --->   Operation 146 'store' 'store_ln65' <Predicate = (select_ln62 == 15)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14_addr = getelementptr i15 %layer1_weight_tile_14, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 147 'getelementptr' 'layer1_weight_tile_14_addr' <Predicate = (select_ln62 == 14)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_14_addr" [nn.cpp:65]   --->   Operation 148 'store' 'store_ln65' <Predicate = (select_ln62 == 14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13_addr = getelementptr i15 %layer1_weight_tile_13, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 149 'getelementptr' 'layer1_weight_tile_13_addr' <Predicate = (select_ln62 == 13)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_13_addr" [nn.cpp:65]   --->   Operation 150 'store' 'store_ln65' <Predicate = (select_ln62 == 13)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12_addr = getelementptr i15 %layer1_weight_tile_12, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 151 'getelementptr' 'layer1_weight_tile_12_addr' <Predicate = (select_ln62 == 12)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_12_addr" [nn.cpp:65]   --->   Operation 152 'store' 'store_ln65' <Predicate = (select_ln62 == 12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11_addr = getelementptr i15 %layer1_weight_tile_11, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 153 'getelementptr' 'layer1_weight_tile_11_addr' <Predicate = (select_ln62 == 11)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_11_addr" [nn.cpp:65]   --->   Operation 154 'store' 'store_ln65' <Predicate = (select_ln62 == 11)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10_addr = getelementptr i15 %layer1_weight_tile_10, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 155 'getelementptr' 'layer1_weight_tile_10_addr' <Predicate = (select_ln62 == 10)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_10_addr" [nn.cpp:65]   --->   Operation 156 'store' 'store_ln65' <Predicate = (select_ln62 == 10)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9_addr = getelementptr i15 %layer1_weight_tile_9, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 157 'getelementptr' 'layer1_weight_tile_9_addr' <Predicate = (select_ln62 == 9)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_9_addr" [nn.cpp:65]   --->   Operation 158 'store' 'store_ln65' <Predicate = (select_ln62 == 9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8_addr = getelementptr i15 %layer1_weight_tile_8, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 159 'getelementptr' 'layer1_weight_tile_8_addr' <Predicate = (select_ln62 == 8)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_8_addr" [nn.cpp:65]   --->   Operation 160 'store' 'store_ln65' <Predicate = (select_ln62 == 8)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7_addr = getelementptr i15 %layer1_weight_tile_7, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 161 'getelementptr' 'layer1_weight_tile_7_addr' <Predicate = (select_ln62 == 7)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_7_addr" [nn.cpp:65]   --->   Operation 162 'store' 'store_ln65' <Predicate = (select_ln62 == 7)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6_addr = getelementptr i15 %layer1_weight_tile_6, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 163 'getelementptr' 'layer1_weight_tile_6_addr' <Predicate = (select_ln62 == 6)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_6_addr" [nn.cpp:65]   --->   Operation 164 'store' 'store_ln65' <Predicate = (select_ln62 == 6)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5_addr = getelementptr i15 %layer1_weight_tile_5, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 165 'getelementptr' 'layer1_weight_tile_5_addr' <Predicate = (select_ln62 == 5)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_5_addr" [nn.cpp:65]   --->   Operation 166 'store' 'store_ln65' <Predicate = (select_ln62 == 5)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4_addr = getelementptr i15 %layer1_weight_tile_4, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 167 'getelementptr' 'layer1_weight_tile_4_addr' <Predicate = (select_ln62 == 4)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_4_addr" [nn.cpp:65]   --->   Operation 168 'store' 'store_ln65' <Predicate = (select_ln62 == 4)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i15 %layer1_weight_tile_3, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 169 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = (select_ln62 == 3)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_3_addr" [nn.cpp:65]   --->   Operation 170 'store' 'store_ln65' <Predicate = (select_ln62 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i15 %layer1_weight_tile_2, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 171 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (select_ln62 == 2)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_2_addr" [nn.cpp:65]   --->   Operation 172 'store' 'store_ln65' <Predicate = (select_ln62 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i15 %layer1_weight_tile_1, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 173 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (select_ln62 == 1)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_1_addr" [nn.cpp:65]   --->   Operation 174 'store' 'store_ln65' <Predicate = (select_ln62 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i15 %layer1_weight_tile, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 175 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (select_ln62 == 0)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_addr" [nn.cpp:65]   --->   Operation 176 'store' 'store_ln65' <Predicate = (select_ln62 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%layer1_weight_tile_42_addr = getelementptr i15 %layer1_weight_tile_42, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 177 'getelementptr' 'layer1_weight_tile_42_addr' <Predicate = (select_ln62 == 63) | (select_ln62 == 62) | (select_ln62 == 61) | (select_ln62 == 60) | (select_ln62 == 59) | (select_ln62 == 58) | (select_ln62 == 57) | (select_ln62 == 56) | (select_ln62 == 55) | (select_ln62 == 54) | (select_ln62 == 53) | (select_ln62 == 52) | (select_ln62 == 51) | (select_ln62 == 50) | (select_ln62 == 49) | (select_ln62 == 48) | (select_ln62 == 47) | (select_ln62 == 46) | (select_ln62 == 45) | (select_ln62 == 44) | (select_ln62 == 43) | (select_ln62 == 42)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_42_addr" [nn.cpp:65]   --->   Operation 178 'store' 'store_ln65' <Predicate = (select_ln62 == 63) | (select_ln62 == 62) | (select_ln62 == 61) | (select_ln62 == 60) | (select_ln62 == 59) | (select_ln62 == 58) | (select_ln62 == 57) | (select_ln62 == 56) | (select_ln62 == 55) | (select_ln62 == 54) | (select_ln62 == 53) | (select_ln62 == 52) | (select_ln62 == 51) | (select_ln62 == 50) | (select_ln62 == 49) | (select_ln62 == 48) | (select_ln62 == 47) | (select_ln62 == 46) | (select_ln62 == 45) | (select_ln62 == 44) | (select_ln62 == 43) | (select_ln62 == 42)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [48]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [50]  (1.610 ns)

 <State 2>: 4.547ns
The critical path consists of the following:
	'load' operation ('i_load', nn.cpp:62) on local variable 'i' [62]  (0.000 ns)
	'add' operation ('add_ln62', nn.cpp:62) [63]  (3.560 ns)
	'select' operation ('select_ln62_1', nn.cpp:62) [67]  (0.987 ns)

 <State 3>: 3.900ns
The critical path consists of the following:
	'add' operation of DSP[73] ('add_ln62_1', nn.cpp:62) [69]  (2.450 ns)
	'mul' operation of DSP[73] ('mul_ln65', nn.cpp:65) [71]  (1.450 ns)

 <State 4>: 1.450ns
The critical path consists of the following:
	'mul' operation of DSP[73] ('mul_ln65', nn.cpp:65) [71]  (1.450 ns)

 <State 5>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[73] ('mul_ln65', nn.cpp:65) [71]  (0.000 ns)
	'add' operation of DSP[73] ('add_ln65', nn.cpp:65) [73]  (2.100 ns)

 <State 6>: 5.357ns
The critical path consists of the following:
	'add' operation of DSP[73] ('add_ln65', nn.cpp:65) [73]  (2.100 ns)
	'getelementptr' operation ('layer1_weights_addr', nn.cpp:65) [75]  (0.000 ns)
	'load' operation ('layer1_weights_load', nn.cpp:65) on array 'layer1_weights' [78]  (3.257 ns)

 <State 7>: 5.409ns
The critical path consists of the following:
	'load' operation ('layer1_weights_load', nn.cpp:65) on array 'layer1_weights' [78]  (3.257 ns)
	'store' operation ('store_ln65', nn.cpp:65) of variable 'layer1_weights_load', nn.cpp:65 on array 'layer1_weight_tile_41' [82]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
