HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FABRIC_UART.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/63||FABRIC_UART_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb_MSS\FABRIC_UART_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||FABRIC_UART.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/93||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||FABRIC_UART.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/189||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/319||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/320||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/321||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/322||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/323||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/324||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/325||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/326||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/327||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/328||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/329||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/330||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/331||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/332||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/333||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/334||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/335||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/336||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/337||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/338||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/339||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/340||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/341||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/342||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/343||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/344||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/345||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/346||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/347||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/348||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/349||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||FABRIC_UART.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/368||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||FABRIC_UART.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/369||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/382||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CL190||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/383||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CL169||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/384||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY, as there is no assignment to it.||FABRIC_UART.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/409||fifo_256x8_smartfusion2.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/47
Implementation;Synthesis||CG360||@W:Removing wire AFULL, as there is no assignment to it.||FABRIC_UART.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/410||fifo_256x8_smartfusion2.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/47
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||FABRIC_UART.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/413||CoreUART.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/415||CoreUART.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/335
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||FABRIC_UART.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/432||CoreUARTapb.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/157
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FABRIC_UART.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/446||FABRIC_UART_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FABRIC_UART.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/447||FABRIC_UART_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FABRIC_UART.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/448||FABRIC_UART_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FABRIC_UART.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/449||FABRIC_UART_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FABRIC_UART.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/477||FABRIC_UART_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||FABRIC_UART.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/486||CoreUARTapb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||FABRIC_UART.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/490||fifo_256x8_smartfusion2.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||FABRIC_UART.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/501||CoreUART.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||CL190||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/510||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/511||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL190||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/512||Rx_async.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/198
Implementation;Synthesis||CL169||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||FABRIC_UART.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/513||Rx_async.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/198
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||FABRIC_UART.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/514||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL159||@N: Input read_rx_byte is unused.||FABRIC_UART.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/520||Rx_async.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||FABRIC_UART.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/523||Tx_async.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input rst_tx_empty is unused.||FABRIC_UART.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/533||Tx_async.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input tx_hold_reg is unused.||FABRIC_UART.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/534||Tx_async.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||FABRIC_UART.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/537||Clock_gen.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/540||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/541||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/542||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FABRIC_UART.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/543||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FABRIC_UART.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/544||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FABRIC_UART.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/551||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FABRIC_UART.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/558||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FABRIC_UART.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/565||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FABRIC_UART.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/572||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||FABRIC_UART.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/582||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||FABRIC_UART.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/583||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||FABRIC_UART.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/584||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||FABRIC_UART.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/585||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||FABRIC_UART.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/586||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||FABRIC_UART.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/587||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||FABRIC_UART.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/588||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||FABRIC_UART.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/589||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||FABRIC_UART.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/590||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||FABRIC_UART.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/591||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||FABRIC_UART.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/592||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||FABRIC_UART.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/593||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||FABRIC_UART.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/594||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||FABRIC_UART.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/595||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||FABRIC_UART.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/596||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||FABRIC_UART.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/597||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||FABRIC_UART.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/598||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||FABRIC_UART.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/599||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||FABRIC_UART.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/600||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||FABRIC_UART.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/601||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||FABRIC_UART.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/602||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||FABRIC_UART.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/603||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||FABRIC_UART.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/604||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||FABRIC_UART.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/605||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||FABRIC_UART.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/606||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||FABRIC_UART.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/607||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||FABRIC_UART.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/608||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||FABRIC_UART.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/609||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||FABRIC_UART.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/610||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||FABRIC_UART.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/611||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||FABRIC_UART.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/612||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||FABRIC_UART.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/613||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||FABRIC_UART.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/614||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||FABRIC_UART.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/617||coreapb3_iaddr_reg.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v'/linenumber/39
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FABRIC_UART.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/620||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||FABRIC_UART.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/621||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FABRIC_UART.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/622||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FABRIC_UART.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/623||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FABRIC_UART.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/624||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FABRIC_UART.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/625||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FABRIC_UART.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/626||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FABRIC_UART.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/627||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FABRIC_UART.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/628||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FABRIC_UART.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/629||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FABRIC_UART.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/630||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FABRIC_UART.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/631||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FABRIC_UART.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/632||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||FABRIC_UART.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/633||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||FABRIC_UART.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/634||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||FABRIC_UART.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/635||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||FABRIC_UART.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/636||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||FABRIC_UART.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/637||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||FABRIC_UART.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/638||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||FABRIC_UART.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/639||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||FABRIC_UART.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/640||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||FABRIC_UART.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/641||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||FABRIC_UART.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/642||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||FABRIC_UART.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/643||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||FABRIC_UART.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/644||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||FABRIC_UART.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/645||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||FABRIC_UART.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/646||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||FABRIC_UART.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/647||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||FABRIC_UART.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/648||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||FABRIC_UART.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/649||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||FABRIC_UART.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/650||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||FABRIC_UART.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/651||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||FABRIC_UART.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/652||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||FABRIC_UART.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/653||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||FABRIC_UART.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/654||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||FABRIC_UART.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/655||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||FABRIC_UART.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/656||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||FABRIC_UART.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/657||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||FABRIC_UART.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/658||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||FABRIC_UART.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/659||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||FABRIC_UART.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/660||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||FABRIC_UART.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/661||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||FABRIC_UART.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/662||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||FABRIC_UART.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/663||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||FABRIC_UART.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/664||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||FABRIC_UART.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/665||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FABRIC_UART.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/668||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||FABRIC_UART.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/669||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FABRIC_UART.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/670||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||FABRIC_UART.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/671||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FABRIC_UART.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/672||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FABRIC_UART.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/673||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FABRIC_UART.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/674||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FABRIC_UART.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/675||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FABRIC_UART.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/676||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FABRIC_UART.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/677||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FABRIC_UART.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/678||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FABRIC_UART.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/679||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FABRIC_UART.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/680||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FABRIC_UART.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/681||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FABRIC_UART.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/682||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FABRIC_UART_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/828||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/835||fabric_uart_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/836||fabric_uart_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/837||fabric_uart_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/838||fabric_uart_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance FABRIC_UART_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FABRIC_UART.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/839||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance FABRIC_UART_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FABRIC_UART.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/840||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance FABRIC_UART_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FABRIC_UART.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/841||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance FABRIC_UART_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||FABRIC_UART.srr(842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/842||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||FABRIC_UART.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/843||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance FABRIC_UART_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||FABRIC_UART.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/844||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN115||@N: Removing instance g_iaddr_reg\.genblk18\.iaddr_reg (in view: COREAPB3_LIB.CoreAPB3_Z2(verilog)) because it does not drive other instances.||FABRIC_UART.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/851||coreapb3.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/508
Implementation;Synthesis||BN115||@N: Removing instance u_mux_p_to_b3 (in view: COREAPB3_LIB.CoreAPB3_Z2(verilog)) because it does not drive other instances.||FABRIC_UART.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/852||coreapb3.v(443);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/443
Implementation;Synthesis||BN115||@N: Removing instance CoreAPB3_1 (in view: work.FABRIC_UART_sb(verilog)) because it does not drive other instances.||FABRIC_UART.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/853||fabric_uart_sb.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABRIC_UART_sb.v'/linenumber/444
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/854||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/855||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/856||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/857||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/858||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/859||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/860||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/861||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/862||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/863||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/864||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||FABRIC_UART.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/865||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FABRIC_UART.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/866||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FABRIC_UART.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/867||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FABRIC_UART.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/868||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||FABRIC_UART.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/869||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/870||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/871||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/872||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/873||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/874||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/875||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/876||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||FABRIC_UART.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/877||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist FABRIC_UART ||FABRIC_UART.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/878||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock FABRIC_UART_sb_0/CCC_0/GL0 due to black box FABRIC_UART_sb_0.CCC_0.CCC_INST ||FABRIC_UART.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/882||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\fabric_uart\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||FABRIC_UART.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/907||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.FABRIC_UART_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.||FABRIC_UART.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/942||coreuart.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\UART_ABFN_FAB\synthesis\FABRIC_UART_cck.rpt" .||FABRIC_UART.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/946||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1001||fabric_uart_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1002||fabric_uart_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1003||fabric_uart_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.FABRIC_UART_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||FABRIC_UART.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1004||fabric_uart_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\FABOSC_0\FABRIC_UART_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance FABRIC_UART_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1005||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance FABRIC_UART_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1006||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance FABRIC_UART_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1007||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance FABRIC_UART_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1008||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg0 because it is equivalent to instance FABRIC_UART_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1009||coreuart.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing sequential instance FABRIC_UART_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg because it is equivalent to instance FABRIC_UART_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||FABRIC_UART.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1010||coreuart.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/272
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[0] (in view: work.FABRIC_UART_sb(verilog)) mapped in logic.||FABRIC_UART.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1011||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[0] (in view: work.FABRIC_UART_sb(verilog)) with 1 words by 1 bit.||FABRIC_UART.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1012||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.FABRIC_UART_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.||FABRIC_UART.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1031||coreuart.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.FABRIC_UART_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] ||FABRIC_UART.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1032||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.FABRIC_UART_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] ||FABRIC_UART.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1033||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.FABRIC_UART_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] ||FABRIC_UART.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1034||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.FABRIC_UART_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] ||FABRIC_UART.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1035||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.FABRIC_UART_sb_CoreUARTapb_0_0_Clock_gen_0s(verilog) instance genblk1\.baud_cntr[12:0] ||FABRIC_UART.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1036||clock_gen.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\FABRIC_UART_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/275
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1054||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[6] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1055||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif2_core (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1076||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif1_core (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1077||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif0_core (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1078||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1079||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1080||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1081||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1082||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1083||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1084||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1085||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1086||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1087||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1088||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1089||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1090||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1091||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1092||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1093||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1094||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.ddr_settled (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1095||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.release_sdif3_core (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1096||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1097||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1098||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1099||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1100||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1101||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1102||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1103||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1104||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[5] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1105||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[4] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1106||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[3] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1107||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[2] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1108||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[1] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1109||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FABRIC_UART_sb_0.CORERESETP_0.sm0_state[0] (in view: work.FABRIC_UART(verilog)) because it does not drive other instances.||FABRIC_UART.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1110||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FP130||@N: Promoting Net FABRIC_UART_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_137 ||FABRIC_UART.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1120||null;null
Implementation;Synthesis||MT615||@N: Found clock FABRIC_UART_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||FABRIC_UART.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1158||null;null
Implementation;Synthesis||MT615||@N: Found clock FABRIC_UART_sb_0/CCC_0/GL0 with period 10.00ns ||FABRIC_UART.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1159||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { FABRIC_UART_sb_0.CORERESETP_0.ddr_settled FABRIC_UART_sb_0.CORERESETP_0.count_ddr_enable FABRIC_UART_sb_0.CORERESETP_0.release_sdif*_core FABRIC_UART_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||FABRIC_UART.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1309||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\fabric_uart\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { FABRIC_UART_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { FABRIC_UART_sb_0.CORERESETP_0.sm0_areset_n_rcosc FABRIC_UART_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||FABRIC_UART.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1310||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\fabric_uart\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { FABRIC_UART_sb_0.CORERESETP_0.MSS_HPMS_READY_int FABRIC_UART_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { FABRIC_UART_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||FABRIC_UART.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1311||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\fabric_uart\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { FABRIC_UART_sb_0.CORERESETP_0.CONFIG1_DONE FABRIC_UART_sb_0.CORERESETP_0.CONFIG2_DONE FABRIC_UART_sb_0.CORERESETP_0.SDIF*_PERST_N FABRIC_UART_sb_0.CORERESETP_0.SDIF*_PSEL FABRIC_UART_sb_0.CORERESETP_0.SDIF*_PWRITE FABRIC_UART_sb_0.CORERESETP_0.SDIF*_PRDATA[*] FABRIC_UART_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT FABRIC_UART_sb_0.CORERESETP_0.SOFT_RESET_F2M FABRIC_UART_sb_0.CORERESETP_0.SOFT_M3_RESET FABRIC_UART_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET FABRIC_UART_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET FABRIC_UART_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET FABRIC_UART_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET FABRIC_UART_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET FABRIC_UART_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||FABRIC_UART.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1312||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\fabric_uart\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { FABRIC_UART_sb_0.FABRIC_UART_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||FABRIC_UART.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\FABRIC_UART.srr'/linenumber/1313||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\fabric_uart\synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:FABRIC_UART
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||FABRIC_UART_layout_log.log;liberoaction://open_report/file/FABRIC_UART_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||FABRIC_UART_generateBitstream.log;liberoaction://open_report/file/FABRIC_UART_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:FABRIC_UART
