vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\downcounter.vhd"
vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\vga_stripes_dff.vhd"
vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\up_down_counter.vhd"
vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\sync_signal_generator.vhd"
vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\clock_divider.vhd"
vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\bouncing_box.vhd"
vhdl work "D:\UofC\Third Year\ENEL 453\lab 3\lab3_Hilborn_Kopp_prelab2\lab3_Hilborn_Kopp_bk_prelab\vga_module.vhd"
