<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PSoC6_01 68-QFN-BLE<div class="ingroups"><a class="el" href="group__group__hal__impl.html">PSoC 6 Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PSoC6_01 68-QFN-BLE package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cd66d4f38ac495be20aafe07468585"><td class="memItemLeft" align="right" valign="top"><a id="ga53cd66d4f38ac495be20aafe07468585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga53cd66d4f38ac495be20aafe07468585">CYHAL_PIN_MAP_AUDIOSS_CLK_I2S_IF</a></td></tr>
<tr class="memdesc:ga53cd66d4f38ac495be20aafe07468585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_clk_i2s_if. <br /></td></tr>
<tr class="separator:ga53cd66d4f38ac495be20aafe07468585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58fd67e65df52777e1d46214e2c3f"><td class="memItemLeft" align="right" valign="top"><a id="ga39d58fd67e65df52777e1d46214e2c3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga39d58fd67e65df52777e1d46214e2c3f">CYHAL_PIN_MAP_AUDIOSS_PDM_CLK</a></td></tr>
<tr class="memdesc:ga39d58fd67e65df52777e1d46214e2c3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_pdm_clk. <br /></td></tr>
<tr class="separator:ga39d58fd67e65df52777e1d46214e2c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bff5af66a11102c3d41e305bc1dac3"><td class="memItemLeft" align="right" valign="top"><a id="gaf5bff5af66a11102c3d41e305bc1dac3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf5bff5af66a11102c3d41e305bc1dac3">CYHAL_PIN_MAP_AUDIOSS_PDM_DATA</a></td></tr>
<tr class="memdesc:gaf5bff5af66a11102c3d41e305bc1dac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_pdm_data. <br /></td></tr>
<tr class="separator:gaf5bff5af66a11102c3d41e305bc1dac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed4a76db1100ac573703f62989381ee"><td class="memItemLeft" align="right" valign="top"><a id="ga8ed4a76db1100ac573703f62989381ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga8ed4a76db1100ac573703f62989381ee">CYHAL_PIN_MAP_AUDIOSS_RX_SCK</a></td></tr>
<tr class="memdesc:ga8ed4a76db1100ac573703f62989381ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_rx_sck. <br /></td></tr>
<tr class="separator:ga8ed4a76db1100ac573703f62989381ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324ef002cfa7b5f18f1513c155114cfc"><td class="memItemLeft" align="right" valign="top"><a id="ga324ef002cfa7b5f18f1513c155114cfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga324ef002cfa7b5f18f1513c155114cfc">CYHAL_PIN_MAP_AUDIOSS_RX_SDI</a></td></tr>
<tr class="memdesc:ga324ef002cfa7b5f18f1513c155114cfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_rx_sdi. <br /></td></tr>
<tr class="separator:ga324ef002cfa7b5f18f1513c155114cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8701f3d8a0895a2c09410ec7607d6a84"><td class="memItemLeft" align="right" valign="top"><a id="ga8701f3d8a0895a2c09410ec7607d6a84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga8701f3d8a0895a2c09410ec7607d6a84">CYHAL_PIN_MAP_AUDIOSS_RX_WS</a></td></tr>
<tr class="memdesc:ga8701f3d8a0895a2c09410ec7607d6a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_rx_ws. <br /></td></tr>
<tr class="separator:ga8701f3d8a0895a2c09410ec7607d6a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86dbc677fa141b1aae7a753e1c11c8d"><td class="memItemLeft" align="right" valign="top"><a id="gad86dbc677fa141b1aae7a753e1c11c8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad86dbc677fa141b1aae7a753e1c11c8d">CYHAL_PIN_MAP_AUDIOSS_TX_SCK</a></td></tr>
<tr class="memdesc:gad86dbc677fa141b1aae7a753e1c11c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sck. <br /></td></tr>
<tr class="separator:gad86dbc677fa141b1aae7a753e1c11c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace25c28098c7a00d0713090f6c2d78dd"><td class="memItemLeft" align="right" valign="top"><a id="gace25c28098c7a00d0713090f6c2d78dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gace25c28098c7a00d0713090f6c2d78dd">CYHAL_PIN_MAP_AUDIOSS_TX_SDO</a></td></tr>
<tr class="memdesc:gace25c28098c7a00d0713090f6c2d78dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sdo. <br /></td></tr>
<tr class="separator:gace25c28098c7a00d0713090f6c2d78dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd5029acc30980c78d415825f1105a6"><td class="memItemLeft" align="right" valign="top"><a id="gaedd5029acc30980c78d415825f1105a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaedd5029acc30980c78d415825f1105a6">CYHAL_PIN_MAP_AUDIOSS_TX_WS</a></td></tr>
<tr class="memdesc:gaedd5029acc30980c78d415825f1105a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_ws. <br /></td></tr>
<tr class="separator:gaedd5029acc30980c78d415825f1105a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997cf7b4d0c1ad858f68d5bfb5af204e"><td class="memItemLeft" align="right" valign="top"><a id="ga997cf7b4d0c1ad858f68d5bfb5af204e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga997cf7b4d0c1ad858f68d5bfb5af204e">CYHAL_PIN_MAP_BLESS_EXT_LNA_RX_CTL_OUT</a></td></tr>
<tr class="memdesc:ga997cf7b4d0c1ad858f68d5bfb5af204e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_ext_lna_rx_ctl_out. <br /></td></tr>
<tr class="separator:ga997cf7b4d0c1ad858f68d5bfb5af204e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9490859f9d77b67684652774a2a974bb"><td class="memItemLeft" align="right" valign="top"><a id="ga9490859f9d77b67684652774a2a974bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9490859f9d77b67684652774a2a974bb">CYHAL_PIN_MAP_BLESS_EXT_PA_LNA_CHIP_EN_OUT</a></td></tr>
<tr class="memdesc:ga9490859f9d77b67684652774a2a974bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_ext_pa_lna_chip_en_out. <br /></td></tr>
<tr class="separator:ga9490859f9d77b67684652774a2a974bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd5d5257d20835b097ba4e498fc6371"><td class="memItemLeft" align="right" valign="top"><a id="ga0dd5d5257d20835b097ba4e498fc6371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0dd5d5257d20835b097ba4e498fc6371">CYHAL_PIN_MAP_BLESS_EXT_PA_TX_CTL_OUT</a></td></tr>
<tr class="memdesc:ga0dd5d5257d20835b097ba4e498fc6371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_ext_pa_tx_ctl_out. <br /></td></tr>
<tr class="separator:ga0dd5d5257d20835b097ba4e498fc6371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a946dbc62a3caf3017830f771bee583"><td class="memItemLeft" align="right" valign="top"><a id="ga6a946dbc62a3caf3017830f771bee583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga6a946dbc62a3caf3017830f771bee583">CYHAL_PIN_MAP_BLESS_MXD_ACT_BPKTCTL</a></td></tr>
<tr class="memdesc:ga6a946dbc62a3caf3017830f771bee583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_bpktctl. <br /></td></tr>
<tr class="separator:ga6a946dbc62a3caf3017830f771bee583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e877a8bd93ee6996d8c923d9f82c96"><td class="memItemLeft" align="right" valign="top"><a id="gac1e877a8bd93ee6996d8c923d9f82c96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gac1e877a8bd93ee6996d8c923d9f82c96">CYHAL_PIN_MAP_BLESS_MXD_ACT_DBUS_RX_EN</a></td></tr>
<tr class="memdesc:gac1e877a8bd93ee6996d8c923d9f82c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_dbus_rx_en. <br /></td></tr>
<tr class="separator:gac1e877a8bd93ee6996d8c923d9f82c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61898ffb81ac872174375500a7ffb7d3"><td class="memItemLeft" align="right" valign="top"><a id="ga61898ffb81ac872174375500a7ffb7d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga61898ffb81ac872174375500a7ffb7d3">CYHAL_PIN_MAP_BLESS_MXD_ACT_DBUS_TX_EN</a></td></tr>
<tr class="memdesc:ga61898ffb81ac872174375500a7ffb7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_dbus_tx_en. <br /></td></tr>
<tr class="separator:ga61898ffb81ac872174375500a7ffb7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af64a8a5a49301c522030ca552c3855"><td class="memItemLeft" align="right" valign="top"><a id="ga6af64a8a5a49301c522030ca552c3855"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga6af64a8a5a49301c522030ca552c3855">CYHAL_PIN_MAP_BLESS_MXD_ACT_TXD_RXD</a></td></tr>
<tr class="memdesc:ga6af64a8a5a49301c522030ca552c3855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_act_txd_rxd. <br /></td></tr>
<tr class="separator:ga6af64a8a5a49301c522030ca552c3855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84e02dc060e86505aba9547a4c8ea0a"><td class="memItemLeft" align="right" valign="top"><a id="gab84e02dc060e86505aba9547a4c8ea0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gab84e02dc060e86505aba9547a4c8ea0a">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_ACT_LDO_EN</a></td></tr>
<tr class="memdesc:gab84e02dc060e86505aba9547a4c8ea0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_act_ldo_en. <br /></td></tr>
<tr class="separator:gab84e02dc060e86505aba9547a4c8ea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd2299af4cfef8ccca801f5f6c2725a"><td class="memItemLeft" align="right" valign="top"><a id="gafcd2299af4cfef8ccca801f5f6c2725a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gafcd2299af4cfef8ccca801f5f6c2725a">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_BUCK_EN</a></td></tr>
<tr class="memdesc:gafcd2299af4cfef8ccca801f5f6c2725a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_buck_en. <br /></td></tr>
<tr class="separator:gafcd2299af4cfef8ccca801f5f6c2725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37787b6284f936089be79e716fab8ab"><td class="memItemLeft" align="right" valign="top"><a id="gaf37787b6284f936089be79e716fab8ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf37787b6284f936089be79e716fab8ab">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_CLK_EN</a></td></tr>
<tr class="memdesc:gaf37787b6284f936089be79e716fab8ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_clk_en. <br /></td></tr>
<tr class="separator:gaf37787b6284f936089be79e716fab8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5a0a7d4efcdd544ce7c02beb1539e8"><td class="memItemLeft" align="right" valign="top"><a id="ga6b5a0a7d4efcdd544ce7c02beb1539e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga6b5a0a7d4efcdd544ce7c02beb1539e8">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_DIG_LDO_EN</a></td></tr>
<tr class="memdesc:ga6b5a0a7d4efcdd544ce7c02beb1539e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_dig_ldo_en. <br /></td></tr>
<tr class="separator:ga6b5a0a7d4efcdd544ce7c02beb1539e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90214182084da73ab43d401d35eadf"><td class="memItemLeft" align="right" valign="top"><a id="ga1e90214182084da73ab43d401d35eadf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1e90214182084da73ab43d401d35eadf">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_ISOLATE_N</a></td></tr>
<tr class="memdesc:ga1e90214182084da73ab43d401d35eadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_isolate_n. <br /></td></tr>
<tr class="separator:ga1e90214182084da73ab43d401d35eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915fbd6fc1818ab78b7ae04a30914e3b"><td class="memItemLeft" align="right" valign="top"><a id="ga915fbd6fc1818ab78b7ae04a30914e3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga915fbd6fc1818ab78b7ae04a30914e3b">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_MXD_CLK_OUT</a></td></tr>
<tr class="memdesc:ga915fbd6fc1818ab78b7ae04a30914e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_mxd_clk_out. <br /></td></tr>
<tr class="separator:ga915fbd6fc1818ab78b7ae04a30914e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44dfdeb52f54ec72c72f8b6ddc2bd28e"><td class="memItemLeft" align="right" valign="top"><a id="ga44dfdeb52f54ec72c72f8b6ddc2bd28e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga44dfdeb52f54ec72c72f8b6ddc2bd28e">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_RCB_CLK</a></td></tr>
<tr class="memdesc:ga44dfdeb52f54ec72c72f8b6ddc2bd28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_rcb_clk. <br /></td></tr>
<tr class="separator:ga44dfdeb52f54ec72c72f8b6ddc2bd28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21cf5509e49e94f6cf4cceb3eee97e0"><td class="memItemLeft" align="right" valign="top"><a id="gaa21cf5509e49e94f6cf4cceb3eee97e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaa21cf5509e49e94f6cf4cceb3eee97e0">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_RCB_DATA</a></td></tr>
<tr class="memdesc:gaa21cf5509e49e94f6cf4cceb3eee97e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_rcb_data. <br /></td></tr>
<tr class="separator:gaa21cf5509e49e94f6cf4cceb3eee97e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea507b7699c90114359fc97293f47e56"><td class="memItemLeft" align="right" valign="top"><a id="gaea507b7699c90114359fc97293f47e56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaea507b7699c90114359fc97293f47e56">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_RCB_LE</a></td></tr>
<tr class="memdesc:gaea507b7699c90114359fc97293f47e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_rcb_le. <br /></td></tr>
<tr class="separator:gaea507b7699c90114359fc97293f47e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8c9c8f501e07f7dc87c653bc671bd7"><td class="memItemLeft" align="right" valign="top"><a id="gada8c9c8f501e07f7dc87c653bc671bd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gada8c9c8f501e07f7dc87c653bc671bd7">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_RESET_N</a></td></tr>
<tr class="memdesc:gada8c9c8f501e07f7dc87c653bc671bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_reset_n. <br /></td></tr>
<tr class="separator:gada8c9c8f501e07f7dc87c653bc671bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20bf75b3ca03d6349831c2534123e0fa"><td class="memItemLeft" align="right" valign="top"><a id="ga20bf75b3ca03d6349831c2534123e0fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga20bf75b3ca03d6349831c2534123e0fa">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_RET_LDO_OL_HV</a></td></tr>
<tr class="memdesc:ga20bf75b3ca03d6349831c2534123e0fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_ret_ldo_ol_hv. <br /></td></tr>
<tr class="separator:ga20bf75b3ca03d6349831c2534123e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858dad6e5e4fef6667024596335b8773"><td class="memItemLeft" align="right" valign="top"><a id="ga858dad6e5e4fef6667024596335b8773"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga858dad6e5e4fef6667024596335b8773">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_RET_SWITCH_HV</a></td></tr>
<tr class="memdesc:ga858dad6e5e4fef6667024596335b8773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_ret_switch_hv. <br /></td></tr>
<tr class="separator:ga858dad6e5e4fef6667024596335b8773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257491cdc4a44a0fda7933b0b2ec46ee"><td class="memItemLeft" align="right" valign="top"><a id="ga257491cdc4a44a0fda7933b0b2ec46ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga257491cdc4a44a0fda7933b0b2ec46ee">CYHAL_PIN_MAP_BLESS_MXD_DPSLP_XTAL_EN</a></td></tr>
<tr class="memdesc:ga257491cdc4a44a0fda7933b0b2ec46ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for bless_mxd_dpslp_xtal_en. <br /></td></tr>
<tr class="separator:ga257491cdc4a44a0fda7933b0b2ec46ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb40861b7cbbd9734db5a769cb1a5864"><td class="memItemLeft" align="right" valign="top"><a id="gacb40861b7cbbd9734db5a769cb1a5864"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gacb40861b7cbbd9734db5a769cb1a5864">CYHAL_PIN_MAP_DAC_CTDAC_VOUTSW</a></td></tr>
<tr class="memdesc:gacb40861b7cbbd9734db5a769cb1a5864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for dac_ctdac_voutsw. <br /></td></tr>
<tr class="separator:gacb40861b7cbbd9734db5a769cb1a5864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a3a02dc7309edc9da67c4a39cb8062"><td class="memItemLeft" align="right" valign="top"><a id="gad8a3a02dc7309edc9da67c4a39cb8062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad8a3a02dc7309edc9da67c4a39cb8062">CYHAL_PIN_MAP_LPCOMP_DSI_COMP</a></td></tr>
<tr class="memdesc:gad8a3a02dc7309edc9da67c4a39cb8062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:gad8a3a02dc7309edc9da67c4a39cb8062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2095568584c3fb5eb0ad068f88a08760"><td class="memItemLeft" align="right" valign="top"><a id="ga2095568584c3fb5eb0ad068f88a08760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga2095568584c3fb5eb0ad068f88a08760">CYHAL_PIN_MAP_LPCOMP_INN_COMP</a></td></tr>
<tr class="memdesc:ga2095568584c3fb5eb0ad068f88a08760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga2095568584c3fb5eb0ad068f88a08760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ff8d7878bb6868b15de20d594b3964"><td class="memItemLeft" align="right" valign="top"><a id="ga20ff8d7878bb6868b15de20d594b3964"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga20ff8d7878bb6868b15de20d594b3964">CYHAL_PIN_MAP_LPCOMP_INP_COMP</a></td></tr>
<tr class="memdesc:ga20ff8d7878bb6868b15de20d594b3964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga20ff8d7878bb6868b15de20d594b3964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5b491519282e56a0aacd0a6c8b8555"><td class="memItemLeft" align="right" valign="top"><a id="gadb5b491519282e56a0aacd0a6c8b8555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gadb5b491519282e56a0aacd0a6c8b8555">CYHAL_PIN_MAP_OPAMP_DSI_CTB_CMP</a></td></tr>
<tr class="memdesc:gadb5b491519282e56a0aacd0a6c8b8555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:gadb5b491519282e56a0aacd0a6c8b8555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7368f6b3dfe0b972f6a58a3a7174ef"><td class="memItemLeft" align="right" valign="top"><a id="ga0b7368f6b3dfe0b972f6a58a3a7174ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0b7368f6b3dfe0b972f6a58a3a7174ef">CYHAL_PIN_MAP_OPAMP_OUT_10X</a></td></tr>
<tr class="memdesc:ga0b7368f6b3dfe0b972f6a58a3a7174ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0b7368f6b3dfe0b972f6a58a3a7174ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5159b26b90f82320d16cba11158e4b7"><td class="memItemLeft" align="right" valign="top"><a id="gad5159b26b90f82320d16cba11158e4b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad5159b26b90f82320d16cba11158e4b7">CYHAL_PIN_MAP_OPAMP_VIN_M</a></td></tr>
<tr class="memdesc:gad5159b26b90f82320d16cba11158e4b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:gad5159b26b90f82320d16cba11158e4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84850b23190db3bac87503809083e7c0"><td class="memItemLeft" align="right" valign="top"><a id="ga84850b23190db3bac87503809083e7c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga84850b23190db3bac87503809083e7c0">CYHAL_PIN_MAP_OPAMP_VIN_P0</a></td></tr>
<tr class="memdesc:ga84850b23190db3bac87503809083e7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga84850b23190db3bac87503809083e7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcf8a7b9bf5b45c78d9697beeaa7049"><td class="memItemLeft" align="right" valign="top"><a id="gadfcf8a7b9bf5b45c78d9697beeaa7049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gadfcf8a7b9bf5b45c78d9697beeaa7049">CYHAL_PIN_MAP_OPAMP_VIN_P1</a></td></tr>
<tr class="memdesc:gadfcf8a7b9bf5b45c78d9697beeaa7049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p1. <br /></td></tr>
<tr class="separator:gadfcf8a7b9bf5b45c78d9697beeaa7049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41ec91abdcddb2a9baef178a478585"><td class="memItemLeft" align="right" valign="top"><a id="ga8d41ec91abdcddb2a9baef178a478585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga8d41ec91abdcddb2a9baef178a478585">CYHAL_PIN_MAP_PASS_SARMUX_PADS</a></td></tr>
<tr class="memdesc:ga8d41ec91abdcddb2a9baef178a478585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:ga8d41ec91abdcddb2a9baef178a478585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0155b73c36dce3c1a28846d3d01c078e"><td class="memItemLeft" align="right" valign="top"><a id="ga0155b73c36dce3c1a28846d3d01c078e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0155b73c36dce3c1a28846d3d01c078e">CYHAL_PIN_MAP_SCB_I2C_SCL</a></td></tr>
<tr class="memdesc:ga0155b73c36dce3c1a28846d3d01c078e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:ga0155b73c36dce3c1a28846d3d01c078e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed170d9921099f5dfbc0577b3060fe8"><td class="memItemLeft" align="right" valign="top"><a id="ga3ed170d9921099f5dfbc0577b3060fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga3ed170d9921099f5dfbc0577b3060fe8">CYHAL_PIN_MAP_SCB_I2C_SDA</a></td></tr>
<tr class="memdesc:ga3ed170d9921099f5dfbc0577b3060fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:ga3ed170d9921099f5dfbc0577b3060fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa951915afd44e644de2aded831c145fe"><td class="memItemLeft" align="right" valign="top"><a id="gaa951915afd44e644de2aded831c145fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaa951915afd44e644de2aded831c145fe">CYHAL_PIN_MAP_SCB_SPI_M_CLK</a></td></tr>
<tr class="memdesc:gaa951915afd44e644de2aded831c145fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa951915afd44e644de2aded831c145fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac710166dd71dd3647273391f43498468"><td class="memItemLeft" align="right" valign="top"><a id="gac710166dd71dd3647273391f43498468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gac710166dd71dd3647273391f43498468">CYHAL_PIN_MAP_SCB_SPI_M_MISO</a></td></tr>
<tr class="memdesc:gac710166dd71dd3647273391f43498468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gac710166dd71dd3647273391f43498468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e38361d0a8a6150cf1a16b26a47ffe3"><td class="memItemLeft" align="right" valign="top"><a id="ga0e38361d0a8a6150cf1a16b26a47ffe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0e38361d0a8a6150cf1a16b26a47ffe3">CYHAL_PIN_MAP_SCB_SPI_M_MOSI</a></td></tr>
<tr class="memdesc:ga0e38361d0a8a6150cf1a16b26a47ffe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga0e38361d0a8a6150cf1a16b26a47ffe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6322fef2fca67040ce82c97d72d5ab"><td class="memItemLeft" align="right" valign="top"><a id="gafe6322fef2fca67040ce82c97d72d5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gafe6322fef2fca67040ce82c97d72d5ab">CYHAL_PIN_MAP_SCB_SPI_M_SELECT0</a></td></tr>
<tr class="memdesc:gafe6322fef2fca67040ce82c97d72d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:gafe6322fef2fca67040ce82c97d72d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417db842a798d971cbb8489114474d2d"><td class="memItemLeft" align="right" valign="top"><a id="ga417db842a798d971cbb8489114474d2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga417db842a798d971cbb8489114474d2d">CYHAL_PIN_MAP_SCB_SPI_M_SELECT1</a></td></tr>
<tr class="memdesc:ga417db842a798d971cbb8489114474d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga417db842a798d971cbb8489114474d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b2bd62e26a26fcefccf55e50149638"><td class="memItemLeft" align="right" valign="top"><a id="gad2b2bd62e26a26fcefccf55e50149638"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad2b2bd62e26a26fcefccf55e50149638">CYHAL_PIN_MAP_SCB_SPI_M_SELECT2</a></td></tr>
<tr class="memdesc:gad2b2bd62e26a26fcefccf55e50149638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:gad2b2bd62e26a26fcefccf55e50149638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9206aa45ce42a70e93b8da8ff79fc72c"><td class="memItemLeft" align="right" valign="top"><a id="ga9206aa45ce42a70e93b8da8ff79fc72c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9206aa45ce42a70e93b8da8ff79fc72c">CYHAL_PIN_MAP_SCB_SPI_M_SELECT3</a></td></tr>
<tr class="memdesc:ga9206aa45ce42a70e93b8da8ff79fc72c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9206aa45ce42a70e93b8da8ff79fc72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23834b75096dc398c4d4fbc3b5ef7a03"><td class="memItemLeft" align="right" valign="top"><a id="ga23834b75096dc398c4d4fbc3b5ef7a03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga23834b75096dc398c4d4fbc3b5ef7a03">CYHAL_PIN_MAP_SCB_SPI_S_CLK</a></td></tr>
<tr class="memdesc:ga23834b75096dc398c4d4fbc3b5ef7a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga23834b75096dc398c4d4fbc3b5ef7a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"><td class="memItemLeft" align="right" valign="top"><a id="gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaad781e5bc0ad0ffe90e7f4b99bdd4c2e">CYHAL_PIN_MAP_SCB_SPI_S_MISO</a></td></tr>
<tr class="memdesc:gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571072be4a24c2623d089a3806dd02"><td class="memItemLeft" align="right" valign="top"><a id="ga4b571072be4a24c2623d089a3806dd02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga4b571072be4a24c2623d089a3806dd02">CYHAL_PIN_MAP_SCB_SPI_S_MOSI</a></td></tr>
<tr class="memdesc:ga4b571072be4a24c2623d089a3806dd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:ga4b571072be4a24c2623d089a3806dd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76d03fdd8563bca0941ad90e5400cc"><td class="memItemLeft" align="right" valign="top"><a id="ga9a76d03fdd8563bca0941ad90e5400cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9a76d03fdd8563bca0941ad90e5400cc">CYHAL_PIN_MAP_SCB_SPI_S_SELECT0</a></td></tr>
<tr class="memdesc:ga9a76d03fdd8563bca0941ad90e5400cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9a76d03fdd8563bca0941ad90e5400cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d141fa4eb401f82206ea95a7834d7c"><td class="memItemLeft" align="right" valign="top"><a id="gae5d141fa4eb401f82206ea95a7834d7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gae5d141fa4eb401f82206ea95a7834d7c">CYHAL_PIN_MAP_SCB_SPI_S_SELECT1</a></td></tr>
<tr class="memdesc:gae5d141fa4eb401f82206ea95a7834d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gae5d141fa4eb401f82206ea95a7834d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cb5c4b8b30c1edeb3354cec5a201"><td class="memItemLeft" align="right" valign="top"><a id="ga21e7cb5c4b8b30c1edeb3354cec5a201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga21e7cb5c4b8b30c1edeb3354cec5a201">CYHAL_PIN_MAP_SCB_SPI_S_SELECT2</a></td></tr>
<tr class="memdesc:ga21e7cb5c4b8b30c1edeb3354cec5a201"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:ga21e7cb5c4b8b30c1edeb3354cec5a201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1288eb6a6833249029c0de7120f6ef7"><td class="memItemLeft" align="right" valign="top"><a id="gac1288eb6a6833249029c0de7120f6ef7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gac1288eb6a6833249029c0de7120f6ef7">CYHAL_PIN_MAP_SCB_SPI_S_SELECT3</a></td></tr>
<tr class="memdesc:gac1288eb6a6833249029c0de7120f6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gac1288eb6a6833249029c0de7120f6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba1e1bf0cb3c391f00cf5c1c0f1e011"><td class="memItemLeft" align="right" valign="top"><a id="gadba1e1bf0cb3c391f00cf5c1c0f1e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gadba1e1bf0cb3c391f00cf5c1c0f1e011">CYHAL_PIN_MAP_SCB_UART_CTS</a></td></tr>
<tr class="memdesc:gadba1e1bf0cb3c391f00cf5c1c0f1e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:gadba1e1bf0cb3c391f00cf5c1c0f1e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614cbdcadc7ceb0a154df9770456ba06"><td class="memItemLeft" align="right" valign="top"><a id="ga614cbdcadc7ceb0a154df9770456ba06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga614cbdcadc7ceb0a154df9770456ba06">CYHAL_PIN_MAP_SCB_UART_RTS</a></td></tr>
<tr class="memdesc:ga614cbdcadc7ceb0a154df9770456ba06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga614cbdcadc7ceb0a154df9770456ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7266876b104bc8e839114fff692f96a7"><td class="memItemLeft" align="right" valign="top"><a id="ga7266876b104bc8e839114fff692f96a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga7266876b104bc8e839114fff692f96a7">CYHAL_PIN_MAP_SCB_UART_RX</a></td></tr>
<tr class="memdesc:ga7266876b104bc8e839114fff692f96a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga7266876b104bc8e839114fff692f96a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a486e3c3942498f6e545301ecdca32"><td class="memItemLeft" align="right" valign="top"><a id="ga67a486e3c3942498f6e545301ecdca32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga67a486e3c3942498f6e545301ecdca32">CYHAL_PIN_MAP_SCB_UART_TX</a></td></tr>
<tr class="memdesc:ga67a486e3c3942498f6e545301ecdca32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga67a486e3c3942498f6e545301ecdca32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a92a6e5b40279db56c50f6383b0c63"><td class="memItemLeft" align="right" valign="top"><a id="ga46a92a6e5b40279db56c50f6383b0c63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga46a92a6e5b40279db56c50f6383b0c63">CYHAL_PIN_MAP_SMIF_SPI_CLK</a></td></tr>
<tr class="memdesc:ga46a92a6e5b40279db56c50f6383b0c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_clk. <br /></td></tr>
<tr class="separator:ga46a92a6e5b40279db56c50f6383b0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce79b9943f8ab0a071b6cd4f7826de9"><td class="memItemLeft" align="right" valign="top"><a id="ga3ce79b9943f8ab0a071b6cd4f7826de9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga3ce79b9943f8ab0a071b6cd4f7826de9">CYHAL_PIN_MAP_SMIF_SPI_DATA0</a></td></tr>
<tr class="memdesc:ga3ce79b9943f8ab0a071b6cd4f7826de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data0. <br /></td></tr>
<tr class="separator:ga3ce79b9943f8ab0a071b6cd4f7826de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37e44cf209198b56cf7d391f07140a1"><td class="memItemLeft" align="right" valign="top"><a id="gaf37e44cf209198b56cf7d391f07140a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf37e44cf209198b56cf7d391f07140a1">CYHAL_PIN_MAP_SMIF_SPI_DATA1</a></td></tr>
<tr class="memdesc:gaf37e44cf209198b56cf7d391f07140a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data1. <br /></td></tr>
<tr class="separator:gaf37e44cf209198b56cf7d391f07140a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9a428c6398f636cc2a2dac38bf697e"><td class="memItemLeft" align="right" valign="top"><a id="ga0f9a428c6398f636cc2a2dac38bf697e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0f9a428c6398f636cc2a2dac38bf697e">CYHAL_PIN_MAP_SMIF_SPI_DATA2</a></td></tr>
<tr class="memdesc:ga0f9a428c6398f636cc2a2dac38bf697e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data2. <br /></td></tr>
<tr class="separator:ga0f9a428c6398f636cc2a2dac38bf697e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1610ad96fda399a833d402e60ee9dee6"><td class="memItemLeft" align="right" valign="top"><a id="ga1610ad96fda399a833d402e60ee9dee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1610ad96fda399a833d402e60ee9dee6">CYHAL_PIN_MAP_SMIF_SPI_DATA3</a></td></tr>
<tr class="memdesc:ga1610ad96fda399a833d402e60ee9dee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data3. <br /></td></tr>
<tr class="separator:ga1610ad96fda399a833d402e60ee9dee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ae324bc192b96dee40703ee1b7947d"><td class="memItemLeft" align="right" valign="top"><a id="gaa9ae324bc192b96dee40703ee1b7947d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaa9ae324bc192b96dee40703ee1b7947d">CYHAL_PIN_MAP_SMIF_SPI_DATA4</a></td></tr>
<tr class="memdesc:gaa9ae324bc192b96dee40703ee1b7947d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data4. <br /></td></tr>
<tr class="separator:gaa9ae324bc192b96dee40703ee1b7947d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fdf315a2a33e4d87146ce8d6f64a7d"><td class="memItemLeft" align="right" valign="top"><a id="ga89fdf315a2a33e4d87146ce8d6f64a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga89fdf315a2a33e4d87146ce8d6f64a7d">CYHAL_PIN_MAP_SMIF_SPI_DATA5</a></td></tr>
<tr class="memdesc:ga89fdf315a2a33e4d87146ce8d6f64a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data5. <br /></td></tr>
<tr class="separator:ga89fdf315a2a33e4d87146ce8d6f64a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1650cca7df924c6d6666339af29d415c"><td class="memItemLeft" align="right" valign="top"><a id="ga1650cca7df924c6d6666339af29d415c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1650cca7df924c6d6666339af29d415c">CYHAL_PIN_MAP_SMIF_SPI_DATA6</a></td></tr>
<tr class="memdesc:ga1650cca7df924c6d6666339af29d415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data6. <br /></td></tr>
<tr class="separator:ga1650cca7df924c6d6666339af29d415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b48e11852fc4994251dbd3669a4933"><td class="memItemLeft" align="right" valign="top"><a id="ga54b48e11852fc4994251dbd3669a4933"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga54b48e11852fc4994251dbd3669a4933">CYHAL_PIN_MAP_SMIF_SPI_DATA7</a></td></tr>
<tr class="memdesc:ga54b48e11852fc4994251dbd3669a4933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data7. <br /></td></tr>
<tr class="separator:ga54b48e11852fc4994251dbd3669a4933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8dec54523f39386fc39597ed53d9d14"><td class="memItemLeft" align="right" valign="top"><a id="gaa8dec54523f39386fc39597ed53d9d14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaa8dec54523f39386fc39597ed53d9d14">CYHAL_PIN_MAP_SMIF_SPI_SELECT0</a></td></tr>
<tr class="memdesc:gaa8dec54523f39386fc39597ed53d9d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select0. <br /></td></tr>
<tr class="separator:gaa8dec54523f39386fc39597ed53d9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3de111f3e70546a4f6c536357ad932"><td class="memItemLeft" align="right" valign="top"><a id="ga7c3de111f3e70546a4f6c536357ad932"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga7c3de111f3e70546a4f6c536357ad932">CYHAL_PIN_MAP_SMIF_SPI_SELECT1</a></td></tr>
<tr class="memdesc:ga7c3de111f3e70546a4f6c536357ad932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select1. <br /></td></tr>
<tr class="separator:ga7c3de111f3e70546a4f6c536357ad932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3415197ad8dd530cdb1397b555a26ef0"><td class="memItemLeft" align="right" valign="top"><a id="ga3415197ad8dd530cdb1397b555a26ef0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga3415197ad8dd530cdb1397b555a26ef0">CYHAL_PIN_MAP_SMIF_SPI_SELECT2</a></td></tr>
<tr class="memdesc:ga3415197ad8dd530cdb1397b555a26ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select2. <br /></td></tr>
<tr class="separator:ga3415197ad8dd530cdb1397b555a26ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f418134c4eb6449675af339d2191ca3"><td class="memItemLeft" align="right" valign="top"><a id="ga2f418134c4eb6449675af339d2191ca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga2f418134c4eb6449675af339d2191ca3">CYHAL_PIN_MAP_SMIF_SPI_SELECT3</a></td></tr>
<tr class="memdesc:ga2f418134c4eb6449675af339d2191ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select3. <br /></td></tr>
<tr class="separator:ga2f418134c4eb6449675af339d2191ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b326b6b0827bfc5f3702f33db01b68"><td class="memItemLeft" align="right" valign="top"><a id="gad7b326b6b0827bfc5f3702f33db01b68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad7b326b6b0827bfc5f3702f33db01b68">CYHAL_PIN_MAP_TCPWM_LINE</a></td></tr>
<tr class="memdesc:gad7b326b6b0827bfc5f3702f33db01b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gad7b326b6b0827bfc5f3702f33db01b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abaa1bc8979dd021b5a22e876565353"><td class="memItemLeft" align="right" valign="top"><a id="ga9abaa1bc8979dd021b5a22e876565353"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9abaa1bc8979dd021b5a22e876565353">CYHAL_PIN_MAP_TCPWM_LINE_COMPL</a></td></tr>
<tr class="memdesc:ga9abaa1bc8979dd021b5a22e876565353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga9abaa1bc8979dd021b5a22e876565353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde63fef7edf4453ccf8d85b34ddc84c"><td class="memItemLeft" align="right" valign="top"><a id="gabde63fef7edf4453ccf8d85b34ddc84c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gabde63fef7edf4453ccf8d85b34ddc84c">CYHAL_PIN_MAP_USB_USB_DM_PAD</a></td></tr>
<tr class="memdesc:gabde63fef7edf4453ccf8d85b34ddc84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dm_pad. <br /></td></tr>
<tr class="separator:gabde63fef7edf4453ccf8d85b34ddc84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03427181b4d7a29e9c7f482f8c436273"><td class="memItemLeft" align="right" valign="top"><a id="ga03427181b4d7a29e9c7f482f8c436273"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga03427181b4d7a29e9c7f482f8c436273">CYHAL_PIN_MAP_USB_USB_DP_PAD</a></td></tr>
<tr class="memdesc:ga03427181b4d7a29e9c7f482f8c436273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_usb_dp_pad. <br /></td></tr>
<tr class="separator:ga03427181b4d7a29e9c7f482f8c436273"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga097f606349b27eccc2b51b0613c4c99c"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga097f606349b27eccc2b51b0613c4c99c">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:ga097f606349b27eccc2b51b0613c4c99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#ga097f606349b27eccc2b51b0613c4c99c">More...</a><br /></td></tr>
<tr class="separator:ga097f606349b27eccc2b51b0613c4c99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga1dee1079787b327aaadd8553f0d8f32a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aaad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa651caedfece9cfdc1054b06bdb19ef5c">P6_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa3e0cb355dfc40a09ddbcb3e2a646e186">P6_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa41f81316d62acdf3935225be485ea96a">P6_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa03d2dd144727710aa3078b5b2736a9b6">P6_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa6d9a4b708799671207e957ca525f6713">P6_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa5c5977f7accf175188f10c667adcb707">P6_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa454e0bdb032f2516d74385200861d9de">P7_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aafb35b2a17d84e108de6082476744da35">P7_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa7d6ddc3a9879cd1388d2519e3ac7f248">P7_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa8a42e7d3e80600ad7134b78692597498">P7_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa21e56d1f2d4d8b0b5e9c64479b91181b">P8_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa0db0c6042c3ddaa4549286faf95bed5a">P8_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa2f03e90ec98878f7c0550e1271d88c72">P8_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aac556dc6692d40142383b444a0545fe6d">P9_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa95e8336ec074bbd5096a3c9e2195a514">P9_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa39b31257ba13f758407bb87aa9d02526">P9_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa7219164e747c98cf7496d2cee556820e">P9_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_9, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa3d6f6bf971075551e669f9044ddb30e3">P10_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa607fcf269fc2a6e4ecffd80d4a345516">P10_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_10, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aad8a1b111713dd51ed2e6984af7a100ad">P11_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aae523468e21f17d454671c2b300892915">P11_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa5fe34b6d232f4550a7eb7fe679df2ef6">P11_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa0f9a317a819e897205a978d5521457af">P11_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa35883541a1c95809121c4481e02b3d24">P11_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa34c6ce6d703f417ba3a222a743037ceb">P11_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa90d53a1a29a2233e7cc141b64c5fa7fa">P11_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aaaf75a3f689acf9b321230e50436946c5">P11_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_11, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa48712274c5055ce58f2835247789024b">P12_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gga1dee1079787b327aaadd8553f0d8f32aa21febea0182e445d7348566f94cfeb8f">P12_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_12, 7)
<br />
 }</td></tr>
<tr class="memdesc:ga1dee1079787b327aaadd8553f0d8f32a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 68-QFN-BLE package for the PSoC6_01 series.  <a href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">More...</a><br /></td></tr>
<tr class="separator:ga1dee1079787b327aaadd8553f0d8f32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacc056cc6a80d1db085c18245f6f94e77"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gacc056cc6a80d1db085c18245f6f94e77">cyhal_pin_map_audioss_clk_i2s_if</a> [1]</td></tr>
<tr class="memdesc:gacc056cc6a80d1db085c18245f6f94e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_clk_i2s_if signal.  <a href="#gacc056cc6a80d1db085c18245f6f94e77">More...</a><br /></td></tr>
<tr class="separator:gacc056cc6a80d1db085c18245f6f94e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e8e5d18be5aeb8bc5e211e356a696e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga53e8e5d18be5aeb8bc5e211e356a696e">cyhal_pin_map_audioss_pdm_clk</a> [1]</td></tr>
<tr class="memdesc:ga53e8e5d18be5aeb8bc5e211e356a696e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_pdm_clk signal.  <a href="#ga53e8e5d18be5aeb8bc5e211e356a696e">More...</a><br /></td></tr>
<tr class="separator:ga53e8e5d18be5aeb8bc5e211e356a696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487c0366c56db45f80bfa6cb7303e93b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga487c0366c56db45f80bfa6cb7303e93b">cyhal_pin_map_audioss_pdm_data</a> [1]</td></tr>
<tr class="memdesc:ga487c0366c56db45f80bfa6cb7303e93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_pdm_data signal.  <a href="#ga487c0366c56db45f80bfa6cb7303e93b">More...</a><br /></td></tr>
<tr class="separator:ga487c0366c56db45f80bfa6cb7303e93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb03711800547eb8606c5cf80276ed4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga7fb03711800547eb8606c5cf80276ed4">cyhal_pin_map_audioss_rx_sck</a> [1]</td></tr>
<tr class="memdesc:ga7fb03711800547eb8606c5cf80276ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_rx_sck signal.  <a href="#ga7fb03711800547eb8606c5cf80276ed4">More...</a><br /></td></tr>
<tr class="separator:ga7fb03711800547eb8606c5cf80276ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c38d1ee03a1477cc55c23607620671"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga60c38d1ee03a1477cc55c23607620671">cyhal_pin_map_audioss_rx_sdi</a> [1]</td></tr>
<tr class="memdesc:ga60c38d1ee03a1477cc55c23607620671"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_rx_sdi signal.  <a href="#ga60c38d1ee03a1477cc55c23607620671">More...</a><br /></td></tr>
<tr class="separator:ga60c38d1ee03a1477cc55c23607620671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc7c8d9460969091fc2f92eecb4e476"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga3dc7c8d9460969091fc2f92eecb4e476">cyhal_pin_map_audioss_rx_ws</a> [1]</td></tr>
<tr class="memdesc:ga3dc7c8d9460969091fc2f92eecb4e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_rx_ws signal.  <a href="#ga3dc7c8d9460969091fc2f92eecb4e476">More...</a><br /></td></tr>
<tr class="separator:ga3dc7c8d9460969091fc2f92eecb4e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf5988f7edd3a8d5a4e3f07b1c0b41aa5">cyhal_pin_map_audioss_tx_sck</a> [1]</td></tr>
<tr class="memdesc:gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sck signal.  <a href="#gaf5988f7edd3a8d5a4e3f07b1c0b41aa5">More...</a><br /></td></tr>
<tr class="separator:gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad482ca0575055b7ec0f0625624e39f08"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad482ca0575055b7ec0f0625624e39f08">cyhal_pin_map_audioss_tx_sdo</a> [1]</td></tr>
<tr class="memdesc:gad482ca0575055b7ec0f0625624e39f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sdo signal.  <a href="#gad482ca0575055b7ec0f0625624e39f08">More...</a><br /></td></tr>
<tr class="separator:gad482ca0575055b7ec0f0625624e39f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d41dad1af8d1aa70f659cf2cb6c154b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9d41dad1af8d1aa70f659cf2cb6c154b">cyhal_pin_map_audioss_tx_ws</a> [1]</td></tr>
<tr class="memdesc:ga9d41dad1af8d1aa70f659cf2cb6c154b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_ws signal.  <a href="#ga9d41dad1af8d1aa70f659cf2cb6c154b">More...</a><br /></td></tr>
<tr class="separator:ga9d41dad1af8d1aa70f659cf2cb6c154b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da3ab29d709603578d183c6759af13e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga4da3ab29d709603578d183c6759af13e">cyhal_pin_map_bless_ext_lna_rx_ctl_out</a> [1]</td></tr>
<tr class="memdesc:ga4da3ab29d709603578d183c6759af13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_ext_lna_rx_ctl_out signal.  <a href="#ga4da3ab29d709603578d183c6759af13e">More...</a><br /></td></tr>
<tr class="separator:ga4da3ab29d709603578d183c6759af13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cce17bcdf0eb536d079f4a698b807c0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga5cce17bcdf0eb536d079f4a698b807c0">cyhal_pin_map_bless_ext_pa_lna_chip_en_out</a> [1]</td></tr>
<tr class="memdesc:ga5cce17bcdf0eb536d079f4a698b807c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_ext_pa_lna_chip_en_out signal.  <a href="#ga5cce17bcdf0eb536d079f4a698b807c0">More...</a><br /></td></tr>
<tr class="separator:ga5cce17bcdf0eb536d079f4a698b807c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bfcb89ac0debaebe772a7e08e3c978b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga4bfcb89ac0debaebe772a7e08e3c978b">cyhal_pin_map_bless_ext_pa_tx_ctl_out</a> [1]</td></tr>
<tr class="memdesc:ga4bfcb89ac0debaebe772a7e08e3c978b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_ext_pa_tx_ctl_out signal.  <a href="#ga4bfcb89ac0debaebe772a7e08e3c978b">More...</a><br /></td></tr>
<tr class="separator:ga4bfcb89ac0debaebe772a7e08e3c978b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888a1077503397ce54dce4535610eed8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga888a1077503397ce54dce4535610eed8">cyhal_pin_map_bless_mxd_act_bpktctl</a> [1]</td></tr>
<tr class="memdesc:ga888a1077503397ce54dce4535610eed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_bpktctl signal.  <a href="#ga888a1077503397ce54dce4535610eed8">More...</a><br /></td></tr>
<tr class="separator:ga888a1077503397ce54dce4535610eed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53214b963103020404b40defabdf2ef7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga53214b963103020404b40defabdf2ef7">cyhal_pin_map_bless_mxd_act_dbus_rx_en</a> [1]</td></tr>
<tr class="memdesc:ga53214b963103020404b40defabdf2ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_dbus_rx_en signal.  <a href="#ga53214b963103020404b40defabdf2ef7">More...</a><br /></td></tr>
<tr class="separator:ga53214b963103020404b40defabdf2ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8b12725b0956f40dcfda46798e9952"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0b8b12725b0956f40dcfda46798e9952">cyhal_pin_map_bless_mxd_act_dbus_tx_en</a> [1]</td></tr>
<tr class="memdesc:ga0b8b12725b0956f40dcfda46798e9952"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_dbus_tx_en signal.  <a href="#ga0b8b12725b0956f40dcfda46798e9952">More...</a><br /></td></tr>
<tr class="separator:ga0b8b12725b0956f40dcfda46798e9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d5f829426010ac6a604b548b62b78f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga53d5f829426010ac6a604b548b62b78f">cyhal_pin_map_bless_mxd_act_txd_rxd</a> [1]</td></tr>
<tr class="memdesc:ga53d5f829426010ac6a604b548b62b78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_act_txd_rxd signal.  <a href="#ga53d5f829426010ac6a604b548b62b78f">More...</a><br /></td></tr>
<tr class="separator:ga53d5f829426010ac6a604b548b62b78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0f9350eb43f7e1cea38f614789418d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga0f0f9350eb43f7e1cea38f614789418d">cyhal_pin_map_bless_mxd_dpslp_act_ldo_en</a> [1]</td></tr>
<tr class="memdesc:ga0f0f9350eb43f7e1cea38f614789418d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_act_ldo_en signal.  <a href="#ga0f0f9350eb43f7e1cea38f614789418d">More...</a><br /></td></tr>
<tr class="separator:ga0f0f9350eb43f7e1cea38f614789418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4009fbd2a474d74110fc47939049d4f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad4009fbd2a474d74110fc47939049d4f">cyhal_pin_map_bless_mxd_dpslp_buck_en</a> [1]</td></tr>
<tr class="memdesc:gad4009fbd2a474d74110fc47939049d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_buck_en signal.  <a href="#gad4009fbd2a474d74110fc47939049d4f">More...</a><br /></td></tr>
<tr class="separator:gad4009fbd2a474d74110fc47939049d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b7cce8fdf09e451d2b74ce77bd743f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gac7b7cce8fdf09e451d2b74ce77bd743f">cyhal_pin_map_bless_mxd_dpslp_clk_en</a> [1]</td></tr>
<tr class="memdesc:gac7b7cce8fdf09e451d2b74ce77bd743f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_clk_en signal.  <a href="#gac7b7cce8fdf09e451d2b74ce77bd743f">More...</a><br /></td></tr>
<tr class="separator:gac7b7cce8fdf09e451d2b74ce77bd743f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b1f806a6e6ac899f9e5af2ae8d4434"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf6b1f806a6e6ac899f9e5af2ae8d4434">cyhal_pin_map_bless_mxd_dpslp_dig_ldo_en</a> [1]</td></tr>
<tr class="memdesc:gaf6b1f806a6e6ac899f9e5af2ae8d4434"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_dig_ldo_en signal.  <a href="#gaf6b1f806a6e6ac899f9e5af2ae8d4434">More...</a><br /></td></tr>
<tr class="separator:gaf6b1f806a6e6ac899f9e5af2ae8d4434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78a2df048d14c987cceedb500ae5f6b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf78a2df048d14c987cceedb500ae5f6b">cyhal_pin_map_bless_mxd_dpslp_isolate_n</a> [1]</td></tr>
<tr class="memdesc:gaf78a2df048d14c987cceedb500ae5f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_isolate_n signal.  <a href="#gaf78a2df048d14c987cceedb500ae5f6b">More...</a><br /></td></tr>
<tr class="separator:gaf78a2df048d14c987cceedb500ae5f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e34a5031107cfb58ccf32d07474d841"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1e34a5031107cfb58ccf32d07474d841">cyhal_pin_map_bless_mxd_dpslp_mxd_clk_out</a> [1]</td></tr>
<tr class="memdesc:ga1e34a5031107cfb58ccf32d07474d841"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_mxd_clk_out signal.  <a href="#ga1e34a5031107cfb58ccf32d07474d841">More...</a><br /></td></tr>
<tr class="separator:ga1e34a5031107cfb58ccf32d07474d841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd834012438eb6768e4c51fb76334051"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gafd834012438eb6768e4c51fb76334051">cyhal_pin_map_bless_mxd_dpslp_rcb_clk</a> [1]</td></tr>
<tr class="memdesc:gafd834012438eb6768e4c51fb76334051"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_clk signal.  <a href="#gafd834012438eb6768e4c51fb76334051">More...</a><br /></td></tr>
<tr class="separator:gafd834012438eb6768e4c51fb76334051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a3560b9049d39b61751c45dc649030"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga05a3560b9049d39b61751c45dc649030">cyhal_pin_map_bless_mxd_dpslp_rcb_data</a> [1]</td></tr>
<tr class="memdesc:ga05a3560b9049d39b61751c45dc649030"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_data signal.  <a href="#ga05a3560b9049d39b61751c45dc649030">More...</a><br /></td></tr>
<tr class="separator:ga05a3560b9049d39b61751c45dc649030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef799bf2a77c1987696f8dc6c15f83d4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaef799bf2a77c1987696f8dc6c15f83d4">cyhal_pin_map_bless_mxd_dpslp_rcb_le</a> [1]</td></tr>
<tr class="memdesc:gaef799bf2a77c1987696f8dc6c15f83d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_le signal.  <a href="#gaef799bf2a77c1987696f8dc6c15f83d4">More...</a><br /></td></tr>
<tr class="separator:gaef799bf2a77c1987696f8dc6c15f83d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6da60bc49525861d4c3c14ba3e361e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9e6da60bc49525861d4c3c14ba3e361e">cyhal_pin_map_bless_mxd_dpslp_reset_n</a> [1]</td></tr>
<tr class="memdesc:ga9e6da60bc49525861d4c3c14ba3e361e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_reset_n signal.  <a href="#ga9e6da60bc49525861d4c3c14ba3e361e">More...</a><br /></td></tr>
<tr class="separator:ga9e6da60bc49525861d4c3c14ba3e361e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a1055f68e2ba923dde408cc8a7d4a8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga37a1055f68e2ba923dde408cc8a7d4a8">cyhal_pin_map_bless_mxd_dpslp_ret_ldo_ol_hv</a> [1]</td></tr>
<tr class="memdesc:ga37a1055f68e2ba923dde408cc8a7d4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_ret_ldo_ol_hv signal.  <a href="#ga37a1055f68e2ba923dde408cc8a7d4a8">More...</a><br /></td></tr>
<tr class="separator:ga37a1055f68e2ba923dde408cc8a7d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2434800ef1e7b6b3e368b66818d0bf9a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga2434800ef1e7b6b3e368b66818d0bf9a">cyhal_pin_map_bless_mxd_dpslp_ret_switch_hv</a> [1]</td></tr>
<tr class="memdesc:ga2434800ef1e7b6b3e368b66818d0bf9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_ret_switch_hv signal.  <a href="#ga2434800ef1e7b6b3e368b66818d0bf9a">More...</a><br /></td></tr>
<tr class="separator:ga2434800ef1e7b6b3e368b66818d0bf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c26e1e924f649a61868d7d05be315e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad6c26e1e924f649a61868d7d05be315e">cyhal_pin_map_bless_mxd_dpslp_xtal_en</a> [1]</td></tr>
<tr class="memdesc:gad6c26e1e924f649a61868d7d05be315e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the bless_mxd_dpslp_xtal_en signal.  <a href="#gad6c26e1e924f649a61868d7d05be315e">More...</a><br /></td></tr>
<tr class="separator:gad6c26e1e924f649a61868d7d05be315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9427f019238afbf11bc0b7a8a2bb5a00"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga9427f019238afbf11bc0b7a8a2bb5a00">cyhal_pin_map_dac_ctdac_voutsw</a> [1]</td></tr>
<tr class="memdesc:ga9427f019238afbf11bc0b7a8a2bb5a00"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the dac_ctdac_voutsw signal.  <a href="#ga9427f019238afbf11bc0b7a8a2bb5a00">More...</a><br /></td></tr>
<tr class="separator:ga9427f019238afbf11bc0b7a8a2bb5a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c305d14e1dac90409e627fad6e279a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga89c305d14e1dac90409e627fad6e279a">cyhal_pin_map_lpcomp_dsi_comp</a> [1]</td></tr>
<tr class="memdesc:ga89c305d14e1dac90409e627fad6e279a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal.  <a href="#ga89c305d14e1dac90409e627fad6e279a">More...</a><br /></td></tr>
<tr class="separator:ga89c305d14e1dac90409e627fad6e279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78052e836491e191fe7a76b92fe743d5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga78052e836491e191fe7a76b92fe743d5">cyhal_pin_map_lpcomp_inn_comp</a> [1]</td></tr>
<tr class="memdesc:ga78052e836491e191fe7a76b92fe743d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal.  <a href="#ga78052e836491e191fe7a76b92fe743d5">More...</a><br /></td></tr>
<tr class="separator:ga78052e836491e191fe7a76b92fe743d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349f303e5af8303c5d3ca519458522c0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga349f303e5af8303c5d3ca519458522c0">cyhal_pin_map_lpcomp_inp_comp</a> [1]</td></tr>
<tr class="memdesc:ga349f303e5af8303c5d3ca519458522c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal.  <a href="#ga349f303e5af8303c5d3ca519458522c0">More...</a><br /></td></tr>
<tr class="separator:ga349f303e5af8303c5d3ca519458522c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1b4e982a6ea50d02eb3f9b93e99124f8">cyhal_pin_map_opamp_dsi_ctb_cmp</a> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal.  <a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">More...</a><br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad911ae2ea7a6a6b6947f21a3e6fad5c4">cyhal_pin_map_opamp_out_10x</a> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal.  <a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">More...</a><br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga354b8315a3e51e24e1cb8c85c5d09e39">cyhal_pin_map_opamp_vin_m</a> [1]</td></tr>
<tr class="memdesc:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal.  <a href="#ga354b8315a3e51e24e1cb8c85c5d09e39">More...</a><br /></td></tr>
<tr class="separator:ga354b8315a3e51e24e1cb8c85c5d09e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga63377551ffe0293e4f4828e9dcd23fbd">cyhal_pin_map_opamp_vin_p0</a> [1]</td></tr>
<tr class="memdesc:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal.  <a href="#ga63377551ffe0293e4f4828e9dcd23fbd">More...</a><br /></td></tr>
<tr class="separator:ga63377551ffe0293e4f4828e9dcd23fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bc3ff99fc3cf66e40540267965095b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga11bc3ff99fc3cf66e40540267965095b">cyhal_pin_map_opamp_vin_p1</a> [1]</td></tr>
<tr class="memdesc:ga11bc3ff99fc3cf66e40540267965095b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p1 signal.  <a href="#ga11bc3ff99fc3cf66e40540267965095b">More...</a><br /></td></tr>
<tr class="separator:ga11bc3ff99fc3cf66e40540267965095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bdacc3ddea3106183bcf30f4db397a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga47bdacc3ddea3106183bcf30f4db397a">cyhal_pin_map_pass_sarmux_pads</a> [2]</td></tr>
<tr class="memdesc:ga47bdacc3ddea3106183bcf30f4db397a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#ga47bdacc3ddea3106183bcf30f4db397a">More...</a><br /></td></tr>
<tr class="separator:ga47bdacc3ddea3106183bcf30f4db397a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f5676d555285adb9f4b21e7f4959d1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga35f5676d555285adb9f4b21e7f4959d1">cyhal_pin_map_scb_i2c_scl</a> [10]</td></tr>
<tr class="memdesc:ga35f5676d555285adb9f4b21e7f4959d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga35f5676d555285adb9f4b21e7f4959d1">More...</a><br /></td></tr>
<tr class="separator:ga35f5676d555285adb9f4b21e7f4959d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4432a09b9b5c5f521581ad07402d58"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gace4432a09b9b5c5f521581ad07402d58">cyhal_pin_map_scb_i2c_sda</a> [10]</td></tr>
<tr class="memdesc:gace4432a09b9b5c5f521581ad07402d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#gace4432a09b9b5c5f521581ad07402d58">More...</a><br /></td></tr>
<tr class="separator:gace4432a09b9b5c5f521581ad07402d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga309c0e7dd2e92058ecdf4e11880ffc63">cyhal_pin_map_scb_spi_m_clk</a> [9]</td></tr>
<tr class="memdesc:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#ga309c0e7dd2e92058ecdf4e11880ffc63">More...</a><br /></td></tr>
<tr class="separator:ga309c0e7dd2e92058ecdf4e11880ffc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fe2f9059b3f808265d86777e4565b5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga51fe2f9059b3f808265d86777e4565b5">cyhal_pin_map_scb_spi_m_miso</a> [10]</td></tr>
<tr class="memdesc:ga51fe2f9059b3f808265d86777e4565b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#ga51fe2f9059b3f808265d86777e4565b5">More...</a><br /></td></tr>
<tr class="separator:ga51fe2f9059b3f808265d86777e4565b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b31241d9d343d84053fd92973b3e268"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga3b31241d9d343d84053fd92973b3e268">cyhal_pin_map_scb_spi_m_mosi</a> [10]</td></tr>
<tr class="memdesc:ga3b31241d9d343d84053fd92973b3e268"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#ga3b31241d9d343d84053fd92973b3e268">More...</a><br /></td></tr>
<tr class="separator:ga3b31241d9d343d84053fd92973b3e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441b1168fb6efa66360b92e9e5607c9e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga441b1168fb6efa66360b92e9e5607c9e">cyhal_pin_map_scb_spi_m_select0</a> [8]</td></tr>
<tr class="memdesc:ga441b1168fb6efa66360b92e9e5607c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#ga441b1168fb6efa66360b92e9e5607c9e">More...</a><br /></td></tr>
<tr class="separator:ga441b1168fb6efa66360b92e9e5607c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe402d75c926a75ffbd74d91f61ade40"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gafe402d75c926a75ffbd74d91f61ade40">cyhal_pin_map_scb_spi_m_select1</a> [4]</td></tr>
<tr class="memdesc:gafe402d75c926a75ffbd74d91f61ade40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal.  <a href="#gafe402d75c926a75ffbd74d91f61ade40">More...</a><br /></td></tr>
<tr class="separator:gafe402d75c926a75ffbd74d91f61ade40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ad57844d788999b172eb1984b0bb8e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga43ad57844d788999b172eb1984b0bb8e">cyhal_pin_map_scb_spi_m_select2</a> [3]</td></tr>
<tr class="memdesc:ga43ad57844d788999b172eb1984b0bb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal.  <a href="#ga43ad57844d788999b172eb1984b0bb8e">More...</a><br /></td></tr>
<tr class="separator:ga43ad57844d788999b172eb1984b0bb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08321f8717e435129488566d93b25868"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga08321f8717e435129488566d93b25868">cyhal_pin_map_scb_spi_m_select3</a> [3]</td></tr>
<tr class="memdesc:ga08321f8717e435129488566d93b25868"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal.  <a href="#ga08321f8717e435129488566d93b25868">More...</a><br /></td></tr>
<tr class="separator:ga08321f8717e435129488566d93b25868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bff04447ebb5944ef282e93efd16e8a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga4bff04447ebb5944ef282e93efd16e8a">cyhal_pin_map_scb_spi_s_clk</a> [9]</td></tr>
<tr class="memdesc:ga4bff04447ebb5944ef282e93efd16e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#ga4bff04447ebb5944ef282e93efd16e8a">More...</a><br /></td></tr>
<tr class="separator:ga4bff04447ebb5944ef282e93efd16e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd5d78f9e2f14325b0a5ec1da417e56"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaffd5d78f9e2f14325b0a5ec1da417e56">cyhal_pin_map_scb_spi_s_miso</a> [10]</td></tr>
<tr class="memdesc:gaffd5d78f9e2f14325b0a5ec1da417e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#gaffd5d78f9e2f14325b0a5ec1da417e56">More...</a><br /></td></tr>
<tr class="separator:gaffd5d78f9e2f14325b0a5ec1da417e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2128493c7b6f12d251f885e244a38f9e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga2128493c7b6f12d251f885e244a38f9e">cyhal_pin_map_scb_spi_s_mosi</a> [10]</td></tr>
<tr class="memdesc:ga2128493c7b6f12d251f885e244a38f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#ga2128493c7b6f12d251f885e244a38f9e">More...</a><br /></td></tr>
<tr class="separator:ga2128493c7b6f12d251f885e244a38f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b810ee598a528bb9b042d6a9c23b92"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga20b810ee598a528bb9b042d6a9c23b92">cyhal_pin_map_scb_spi_s_select0</a> [8]</td></tr>
<tr class="memdesc:ga20b810ee598a528bb9b042d6a9c23b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga20b810ee598a528bb9b042d6a9c23b92">More...</a><br /></td></tr>
<tr class="separator:ga20b810ee598a528bb9b042d6a9c23b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga28416f1c0f1b0b0cb651d8e348d10e79">cyhal_pin_map_scb_spi_s_select1</a> [4]</td></tr>
<tr class="memdesc:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal.  <a href="#ga28416f1c0f1b0b0cb651d8e348d10e79">More...</a><br /></td></tr>
<tr class="separator:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga865ef5bf0a4cde8feba33fd3b2955653">cyhal_pin_map_scb_spi_s_select2</a> [3]</td></tr>
<tr class="memdesc:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal.  <a href="#ga865ef5bf0a4cde8feba33fd3b2955653">More...</a><br /></td></tr>
<tr class="separator:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2aaf548a6228d85399260c30f5a798"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga5d2aaf548a6228d85399260c30f5a798">cyhal_pin_map_scb_spi_s_select3</a> [3]</td></tr>
<tr class="memdesc:ga5d2aaf548a6228d85399260c30f5a798"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal.  <a href="#ga5d2aaf548a6228d85399260c30f5a798">More...</a><br /></td></tr>
<tr class="separator:ga5d2aaf548a6228d85399260c30f5a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad7dd0d3b213b68c419c783e9c015e11f">cyhal_pin_map_scb_uart_cts</a> [6]</td></tr>
<tr class="memdesc:gad7dd0d3b213b68c419c783e9c015e11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#gad7dd0d3b213b68c419c783e9c015e11f">More...</a><br /></td></tr>
<tr class="separator:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dce25d5567455e9cb45fcbeabebf959"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga6dce25d5567455e9cb45fcbeabebf959">cyhal_pin_map_scb_uart_rts</a> [7]</td></tr>
<tr class="memdesc:ga6dce25d5567455e9cb45fcbeabebf959"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#ga6dce25d5567455e9cb45fcbeabebf959">More...</a><br /></td></tr>
<tr class="separator:ga6dce25d5567455e9cb45fcbeabebf959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5098be3181018fab7099f46ac1640b16"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga5098be3181018fab7099f46ac1640b16">cyhal_pin_map_scb_uart_rx</a> [8]</td></tr>
<tr class="memdesc:ga5098be3181018fab7099f46ac1640b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#ga5098be3181018fab7099f46ac1640b16">More...</a><br /></td></tr>
<tr class="separator:ga5098be3181018fab7099f46ac1640b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6476bdb3876db143ac73b79740acb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gab9b6476bdb3876db143ac73b79740acb">cyhal_pin_map_scb_uart_tx</a> [8]</td></tr>
<tr class="memdesc:gab9b6476bdb3876db143ac73b79740acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gab9b6476bdb3876db143ac73b79740acb">More...</a><br /></td></tr>
<tr class="separator:gab9b6476bdb3876db143ac73b79740acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6c03c305ec93e487644037cd689074"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga2a6c03c305ec93e487644037cd689074">cyhal_pin_map_smif_spi_clk</a> [1]</td></tr>
<tr class="memdesc:ga2a6c03c305ec93e487644037cd689074"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_clk signal.  <a href="#ga2a6c03c305ec93e487644037cd689074">More...</a><br /></td></tr>
<tr class="separator:ga2a6c03c305ec93e487644037cd689074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378664a41ec7e92635dabd81dff171b1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga378664a41ec7e92635dabd81dff171b1">cyhal_pin_map_smif_spi_data0</a> [1]</td></tr>
<tr class="memdesc:ga378664a41ec7e92635dabd81dff171b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data0 signal.  <a href="#ga378664a41ec7e92635dabd81dff171b1">More...</a><br /></td></tr>
<tr class="separator:ga378664a41ec7e92635dabd81dff171b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaf6ddf64426e34b5b0cf4a7bb06605b46">cyhal_pin_map_smif_spi_data1</a> [1]</td></tr>
<tr class="memdesc:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data1 signal.  <a href="#gaf6ddf64426e34b5b0cf4a7bb06605b46">More...</a><br /></td></tr>
<tr class="separator:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40983581a0d307b3a4d24982084800"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga7d40983581a0d307b3a4d24982084800">cyhal_pin_map_smif_spi_data2</a> [1]</td></tr>
<tr class="memdesc:ga7d40983581a0d307b3a4d24982084800"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data2 signal.  <a href="#ga7d40983581a0d307b3a4d24982084800">More...</a><br /></td></tr>
<tr class="separator:ga7d40983581a0d307b3a4d24982084800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ba4b8191d0ce260e08fca914553439"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gae0ba4b8191d0ce260e08fca914553439">cyhal_pin_map_smif_spi_data3</a> [1]</td></tr>
<tr class="memdesc:gae0ba4b8191d0ce260e08fca914553439"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data3 signal.  <a href="#gae0ba4b8191d0ce260e08fca914553439">More...</a><br /></td></tr>
<tr class="separator:gae0ba4b8191d0ce260e08fca914553439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f6837196fd1fb247c3f923468ee5cc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga31f6837196fd1fb247c3f923468ee5cc">cyhal_pin_map_smif_spi_data4</a> [1]</td></tr>
<tr class="memdesc:ga31f6837196fd1fb247c3f923468ee5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data4 signal.  <a href="#ga31f6837196fd1fb247c3f923468ee5cc">More...</a><br /></td></tr>
<tr class="separator:ga31f6837196fd1fb247c3f923468ee5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131553fb27f8c291914ac59aae374e8f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga131553fb27f8c291914ac59aae374e8f">cyhal_pin_map_smif_spi_data5</a> [1]</td></tr>
<tr class="memdesc:ga131553fb27f8c291914ac59aae374e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data5 signal.  <a href="#ga131553fb27f8c291914ac59aae374e8f">More...</a><br /></td></tr>
<tr class="separator:ga131553fb27f8c291914ac59aae374e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed800ce0b563a59c39505058143ee297"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaed800ce0b563a59c39505058143ee297">cyhal_pin_map_smif_spi_data6</a> [1]</td></tr>
<tr class="memdesc:gaed800ce0b563a59c39505058143ee297"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data6 signal.  <a href="#gaed800ce0b563a59c39505058143ee297">More...</a><br /></td></tr>
<tr class="separator:gaed800ce0b563a59c39505058143ee297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771b49d6a6568fe8ce7570e9b09ccff9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga771b49d6a6568fe8ce7570e9b09ccff9">cyhal_pin_map_smif_spi_data7</a> [1]</td></tr>
<tr class="memdesc:ga771b49d6a6568fe8ce7570e9b09ccff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data7 signal.  <a href="#ga771b49d6a6568fe8ce7570e9b09ccff9">More...</a><br /></td></tr>
<tr class="separator:ga771b49d6a6568fe8ce7570e9b09ccff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e15237798fe8d3275f878426933b7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gaad5e15237798fe8d3275f878426933b7">cyhal_pin_map_smif_spi_select0</a> [1]</td></tr>
<tr class="memdesc:gaad5e15237798fe8d3275f878426933b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select0 signal.  <a href="#gaad5e15237798fe8d3275f878426933b7">More...</a><br /></td></tr>
<tr class="separator:gaad5e15237798fe8d3275f878426933b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad92a5fd297f6dedf51184d38a52e7e40">cyhal_pin_map_smif_spi_select1</a> [1]</td></tr>
<tr class="memdesc:gad92a5fd297f6dedf51184d38a52e7e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select1 signal.  <a href="#gad92a5fd297f6dedf51184d38a52e7e40">More...</a><br /></td></tr>
<tr class="separator:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gad29c4248430c8f6e8d78ad8f644b1e5c">cyhal_pin_map_smif_spi_select2</a> [1]</td></tr>
<tr class="memdesc:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select2 signal.  <a href="#gad29c4248430c8f6e8d78ad8f644b1e5c">More...</a><br /></td></tr>
<tr class="separator:gad29c4248430c8f6e8d78ad8f644b1e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99bfe3c0c19201941c4d5709abf779f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#gab99bfe3c0c19201941c4d5709abf779f">cyhal_pin_map_smif_spi_select3</a> [1]</td></tr>
<tr class="memdesc:gab99bfe3c0c19201941c4d5709abf779f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select3 signal.  <a href="#gab99bfe3c0c19201941c4d5709abf779f">More...</a><br /></td></tr>
<tr class="separator:gab99bfe3c0c19201941c4d5709abf779f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5160f69106fbb9d6661618e1f8dcb96a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga5160f69106fbb9d6661618e1f8dcb96a">cyhal_pin_map_tcpwm_line</a> [40]</td></tr>
<tr class="memdesc:ga5160f69106fbb9d6661618e1f8dcb96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga5160f69106fbb9d6661618e1f8dcb96a">More...</a><br /></td></tr>
<tr class="separator:ga5160f69106fbb9d6661618e1f8dcb96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebec4d5571a37d2d1f1b1ebde14c4a3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga8ebec4d5571a37d2d1f1b1ebde14c4a3">cyhal_pin_map_tcpwm_line_compl</a> [38]</td></tr>
<tr class="memdesc:ga8ebec4d5571a37d2d1f1b1ebde14c4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal.  <a href="#ga8ebec4d5571a37d2d1f1b1ebde14c4a3">More...</a><br /></td></tr>
<tr class="separator:ga8ebec4d5571a37d2d1f1b1ebde14c4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d588859bafd8ecf06a9758e767b73a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga90d588859bafd8ecf06a9758e767b73a">cyhal_pin_map_usb_usb_dm_pad</a> [1]</td></tr>
<tr class="memdesc:ga90d588859bafd8ecf06a9758e767b73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dm_pad signal.  <a href="#ga90d588859bafd8ecf06a9758e767b73a">More...</a><br /></td></tr>
<tr class="separator:ga90d588859bafd8ecf06a9758e767b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga83fb4570c24c16b8b6ec802d5e522808">cyhal_pin_map_usb_usb_dp_pad</a> [1]</td></tr>
<tr class="memdesc:ga83fb4570c24c16b8b6ec802d5e522808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_usb_dp_pad signal.  <a href="#ga83fb4570c24c16b8b6ec802d5e522808">More...</a><br /></td></tr>
<tr class="separator:ga83fb4570c24c16b8b6ec802d5e522808"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5c5b6367a94636f9811352bbbc69b1db"></a>const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> *</td>
<td class="fieldname">
inst</td>
<td class="fielddoc">
The associated resource instance. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin. </td></tr>
<tr><td class="fieldtype">
<a id="a01c7dc6cfa4fca67252a14571b98a3ff"></a>uint8_t</td>
<td class="fieldname">
drive_mode</td>
<td class="fielddoc">
The DriveMode configuration value. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga097f606349b27eccc2b51b0613c4c99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga097f606349b27eccc2b51b0613c4c99c">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a> <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga1dee1079787b327aaadd8553f0d8f32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dee1079787b327aaadd8553f0d8f32a">&#9670;&nbsp;</a></span>cyhal_gpio_psoc6_01_68_qfn_ble_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__68__qfn__ble.html#ga1dee1079787b327aaadd8553f0d8f32a">cyhal_gpio_psoc6_01_68_qfn_ble_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 68-QFN-BLE package for the PSoC6_01 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aaad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa651caedfece9cfdc1054b06bdb19ef5c"></a>P6_0&#160;</td><td class="fielddoc"><p>Port 6 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa3e0cb355dfc40a09ddbcb3e2a646e186"></a>P6_1&#160;</td><td class="fielddoc"><p>Port 6 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p>Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p>Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa41f81316d62acdf3935225be485ea96a"></a>P6_4&#160;</td><td class="fielddoc"><p>Port 6 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa03d2dd144727710aa3078b5b2736a9b6"></a>P6_5&#160;</td><td class="fielddoc"><p>Port 6 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa6d9a4b708799671207e957ca525f6713"></a>P6_6&#160;</td><td class="fielddoc"><p>Port 6 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa5c5977f7accf175188f10c667adcb707"></a>P6_7&#160;</td><td class="fielddoc"><p>Port 6 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p>Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p>Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p>Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p>Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa454e0bdb032f2516d74385200861d9de"></a>P7_4&#160;</td><td class="fielddoc"><p>Port 7 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aafb35b2a17d84e108de6082476744da35"></a>P7_5&#160;</td><td class="fielddoc"><p>Port 7 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa7d6ddc3a9879cd1388d2519e3ac7f248"></a>P7_6&#160;</td><td class="fielddoc"><p>Port 7 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa8a42e7d3e80600ad7134b78692597498"></a>P7_7&#160;</td><td class="fielddoc"><p>Port 7 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa21e56d1f2d4d8b0b5e9c64479b91181b"></a>P8_0&#160;</td><td class="fielddoc"><p>Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa0db0c6042c3ddaa4549286faf95bed5a"></a>P8_1&#160;</td><td class="fielddoc"><p>Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa2f03e90ec98878f7c0550e1271d88c72"></a>P8_2&#160;</td><td class="fielddoc"><p>Port 8 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aac556dc6692d40142383b444a0545fe6d"></a>P9_0&#160;</td><td class="fielddoc"><p>Port 9 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa95e8336ec074bbd5096a3c9e2195a514"></a>P9_1&#160;</td><td class="fielddoc"><p>Port 9 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa39b31257ba13f758407bb87aa9d02526"></a>P9_2&#160;</td><td class="fielddoc"><p>Port 9 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa7219164e747c98cf7496d2cee556820e"></a>P9_3&#160;</td><td class="fielddoc"><p>Port 9 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa3d6f6bf971075551e669f9044ddb30e3"></a>P10_0&#160;</td><td class="fielddoc"><p>Port 10 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa607fcf269fc2a6e4ecffd80d4a345516"></a>P10_1&#160;</td><td class="fielddoc"><p>Port 10 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aad8a1b111713dd51ed2e6984af7a100ad"></a>P11_0&#160;</td><td class="fielddoc"><p>Port 11 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aae523468e21f17d454671c2b300892915"></a>P11_1&#160;</td><td class="fielddoc"><p>Port 11 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa5fe34b6d232f4550a7eb7fe679df2ef6"></a>P11_2&#160;</td><td class="fielddoc"><p>Port 11 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa0f9a317a819e897205a978d5521457af"></a>P11_3&#160;</td><td class="fielddoc"><p>Port 11 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa35883541a1c95809121c4481e02b3d24"></a>P11_4&#160;</td><td class="fielddoc"><p>Port 11 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa34c6ce6d703f417ba3a222a743037ceb"></a>P11_5&#160;</td><td class="fielddoc"><p>Port 11 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa90d53a1a29a2233e7cc141b64c5fa7fa"></a>P11_6&#160;</td><td class="fielddoc"><p>Port 11 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aaaf75a3f689acf9b321230e50436946c5"></a>P11_7&#160;</td><td class="fielddoc"><p>Port 11 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa48712274c5055ce58f2835247789024b"></a>P12_6&#160;</td><td class="fielddoc"><p>Port 12 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1dee1079787b327aaadd8553f0d8f32aa21febea0182e445d7348566f94cfeb8f"></a>P12_7&#160;</td><td class="fielddoc"><p>Port 12 Pin 7. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gacc056cc6a80d1db085c18245f6f94e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc056cc6a80d1db085c18245f6f94e77">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_clk_i2s_if</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_clk_i2s_if[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_clk_i2s_if signal. </p>

</div>
</div>
<a id="ga53e8e5d18be5aeb8bc5e211e356a696e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e8e5d18be5aeb8bc5e211e356a696e">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_pdm_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_pdm_clk[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_pdm_clk signal. </p>

</div>
</div>
<a id="ga487c0366c56db45f80bfa6cb7303e93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga487c0366c56db45f80bfa6cb7303e93b">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_pdm_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_pdm_data[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_pdm_data signal. </p>

</div>
</div>
<a id="ga7fb03711800547eb8606c5cf80276ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb03711800547eb8606c5cf80276ed4">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_rx_sck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_rx_sck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_rx_sck signal. </p>

</div>
</div>
<a id="ga60c38d1ee03a1477cc55c23607620671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60c38d1ee03a1477cc55c23607620671">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_rx_sdi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_rx_sdi[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_rx_sdi signal. </p>

</div>
</div>
<a id="ga3dc7c8d9460969091fc2f92eecb4e476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc7c8d9460969091fc2f92eecb4e476">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_rx_ws</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_rx_ws[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_rx_ws signal. </p>

</div>
</div>
<a id="gaf5988f7edd3a8d5a4e3f07b1c0b41aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5988f7edd3a8d5a4e3f07b1c0b41aa5">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_sck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_sck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_sck signal. </p>

</div>
</div>
<a id="gad482ca0575055b7ec0f0625624e39f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad482ca0575055b7ec0f0625624e39f08">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_sdo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_sdo[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_sdo signal. </p>

</div>
</div>
<a id="ga9d41dad1af8d1aa70f659cf2cb6c154b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d41dad1af8d1aa70f659cf2cb6c154b">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_ws</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_ws[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_ws signal. </p>

</div>
</div>
<a id="ga4da3ab29d709603578d183c6759af13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da3ab29d709603578d183c6759af13e">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_ext_lna_rx_ctl_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_ext_lna_rx_ctl_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_ext_lna_rx_ctl_out signal. </p>

</div>
</div>
<a id="ga5cce17bcdf0eb536d079f4a698b807c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cce17bcdf0eb536d079f4a698b807c0">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_ext_pa_lna_chip_en_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_ext_pa_lna_chip_en_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_ext_pa_lna_chip_en_out signal. </p>

</div>
</div>
<a id="ga4bfcb89ac0debaebe772a7e08e3c978b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bfcb89ac0debaebe772a7e08e3c978b">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_ext_pa_tx_ctl_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_ext_pa_tx_ctl_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_ext_pa_tx_ctl_out signal. </p>

</div>
</div>
<a id="ga888a1077503397ce54dce4535610eed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga888a1077503397ce54dce4535610eed8">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_act_bpktctl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_act_bpktctl[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_act_bpktctl signal. </p>

</div>
</div>
<a id="ga53214b963103020404b40defabdf2ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53214b963103020404b40defabdf2ef7">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_act_dbus_rx_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_act_dbus_rx_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_act_dbus_rx_en signal. </p>

</div>
</div>
<a id="ga0b8b12725b0956f40dcfda46798e9952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8b12725b0956f40dcfda46798e9952">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_act_dbus_tx_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_act_dbus_tx_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_act_dbus_tx_en signal. </p>

</div>
</div>
<a id="ga53d5f829426010ac6a604b548b62b78f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d5f829426010ac6a604b548b62b78f">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_act_txd_rxd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_act_txd_rxd[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_act_txd_rxd signal. </p>

</div>
</div>
<a id="ga0f0f9350eb43f7e1cea38f614789418d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0f9350eb43f7e1cea38f614789418d">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_act_ldo_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_act_ldo_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_act_ldo_en signal. </p>

</div>
</div>
<a id="gad4009fbd2a474d74110fc47939049d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4009fbd2a474d74110fc47939049d4f">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_buck_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_buck_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_buck_en signal. </p>

</div>
</div>
<a id="gac7b7cce8fdf09e451d2b74ce77bd743f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b7cce8fdf09e451d2b74ce77bd743f">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_clk_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_clk_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_clk_en signal. </p>

</div>
</div>
<a id="gaf6b1f806a6e6ac899f9e5af2ae8d4434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b1f806a6e6ac899f9e5af2ae8d4434">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_dig_ldo_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_dig_ldo_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_dig_ldo_en signal. </p>

</div>
</div>
<a id="gaf78a2df048d14c987cceedb500ae5f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78a2df048d14c987cceedb500ae5f6b">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_isolate_n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_isolate_n[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_isolate_n signal. </p>

</div>
</div>
<a id="ga1e34a5031107cfb58ccf32d07474d841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e34a5031107cfb58ccf32d07474d841">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_mxd_clk_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_mxd_clk_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_mxd_clk_out signal. </p>

</div>
</div>
<a id="gafd834012438eb6768e4c51fb76334051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd834012438eb6768e4c51fb76334051">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_rcb_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_rcb_clk[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_clk signal. </p>

</div>
</div>
<a id="ga05a3560b9049d39b61751c45dc649030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a3560b9049d39b61751c45dc649030">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_rcb_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_rcb_data[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_data signal. </p>

</div>
</div>
<a id="gaef799bf2a77c1987696f8dc6c15f83d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef799bf2a77c1987696f8dc6c15f83d4">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_rcb_le</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_rcb_le[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_rcb_le signal. </p>

</div>
</div>
<a id="ga9e6da60bc49525861d4c3c14ba3e361e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6da60bc49525861d4c3c14ba3e361e">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_reset_n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_reset_n[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_reset_n signal. </p>

</div>
</div>
<a id="ga37a1055f68e2ba923dde408cc8a7d4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37a1055f68e2ba923dde408cc8a7d4a8">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_ret_ldo_ol_hv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_ret_ldo_ol_hv[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_ret_ldo_ol_hv signal. </p>

</div>
</div>
<a id="ga2434800ef1e7b6b3e368b66818d0bf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2434800ef1e7b6b3e368b66818d0bf9a">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_ret_switch_hv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_ret_switch_hv[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_ret_switch_hv signal. </p>

</div>
</div>
<a id="gad6c26e1e924f649a61868d7d05be315e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6c26e1e924f649a61868d7d05be315e">&#9670;&nbsp;</a></span>cyhal_pin_map_bless_mxd_dpslp_xtal_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_bless_mxd_dpslp_xtal_en[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the bless_mxd_dpslp_xtal_en signal. </p>

</div>
</div>
<a id="ga9427f019238afbf11bc0b7a8a2bb5a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9427f019238afbf11bc0b7a8a2bb5a00">&#9670;&nbsp;</a></span>cyhal_pin_map_dac_ctdac_voutsw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_dac_ctdac_voutsw[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the dac_ctdac_voutsw signal. </p>

</div>
</div>
<a id="ga89c305d14e1dac90409e627fad6e279a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89c305d14e1dac90409e627fad6e279a">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_dsi_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_dsi_comp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. </p>

</div>
</div>
<a id="ga78052e836491e191fe7a76b92fe743d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78052e836491e191fe7a76b92fe743d5">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inn_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inn_comp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inn_comp signal. </p>

</div>
</div>
<a id="ga349f303e5af8303c5d3ca519458522c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga349f303e5af8303c5d3ca519458522c0">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inp_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inp_comp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inp_comp signal. </p>

</div>
</div>
<a id="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_dsi_ctb_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_dsi_ctb_cmp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. </p>

</div>
</div>
<a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_out_10x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_out_10x[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_out_10x signal. </p>

</div>
</div>
<a id="ga354b8315a3e51e24e1cb8c85c5d09e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga354b8315a3e51e24e1cb8c85c5d09e39">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_m[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_m signal. </p>

</div>
</div>
<a id="ga63377551ffe0293e4f4828e9dcd23fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63377551ffe0293e4f4828e9dcd23fbd">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p0 signal. </p>

</div>
</div>
<a id="ga11bc3ff99fc3cf66e40540267965095b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11bc3ff99fc3cf66e40540267965095b">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p1 signal. </p>

</div>
</div>
<a id="ga47bdacc3ddea3106183bcf30f4db397a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bdacc3ddea3106183bcf30f4db397a">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga35f5676d555285adb9f4b21e7f4959d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35f5676d555285adb9f4b21e7f4959d1">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="gace4432a09b9b5c5f521581ad07402d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4432a09b9b5c5f521581ad07402d58">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="ga309c0e7dd2e92058ecdf4e11880ffc63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga309c0e7dd2e92058ecdf4e11880ffc63">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="ga51fe2f9059b3f808265d86777e4565b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51fe2f9059b3f808265d86777e4565b5">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="ga3b31241d9d343d84053fd92973b3e268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b31241d9d343d84053fd92973b3e268">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="ga441b1168fb6efa66360b92e9e5607c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441b1168fb6efa66360b92e9e5607c9e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="gafe402d75c926a75ffbd74d91f61ade40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe402d75c926a75ffbd74d91f61ade40">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select1 signal. </p>

</div>
</div>
<a id="ga43ad57844d788999b172eb1984b0bb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ad57844d788999b172eb1984b0bb8e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select2 signal. </p>

</div>
</div>
<a id="ga08321f8717e435129488566d93b25868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08321f8717e435129488566d93b25868">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select3 signal. </p>

</div>
</div>
<a id="ga4bff04447ebb5944ef282e93efd16e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bff04447ebb5944ef282e93efd16e8a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="gaffd5d78f9e2f14325b0a5ec1da417e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd5d78f9e2f14325b0a5ec1da417e56">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="ga2128493c7b6f12d251f885e244a38f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2128493c7b6f12d251f885e244a38f9e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga20b810ee598a528bb9b042d6a9c23b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20b810ee598a528bb9b042d6a9c23b92">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga28416f1c0f1b0b0cb651d8e348d10e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28416f1c0f1b0b0cb651d8e348d10e79">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select1 signal. </p>

</div>
</div>
<a id="ga865ef5bf0a4cde8feba33fd3b2955653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga865ef5bf0a4cde8feba33fd3b2955653">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select2 signal. </p>

</div>
</div>
<a id="ga5d2aaf548a6228d85399260c30f5a798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d2aaf548a6228d85399260c30f5a798">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select3 signal. </p>

</div>
</div>
<a id="gad7dd0d3b213b68c419c783e9c015e11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dd0d3b213b68c419c783e9c015e11f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="ga6dce25d5567455e9cb45fcbeabebf959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dce25d5567455e9cb45fcbeabebf959">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="ga5098be3181018fab7099f46ac1640b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5098be3181018fab7099f46ac1640b16">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gab9b6476bdb3876db143ac73b79740acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b6476bdb3876db143ac73b79740acb">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga2a6c03c305ec93e487644037cd689074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6c03c305ec93e487644037cd689074">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_clk[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_clk signal. </p>

</div>
</div>
<a id="ga378664a41ec7e92635dabd81dff171b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378664a41ec7e92635dabd81dff171b1">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data0 signal. </p>

</div>
</div>
<a id="gaf6ddf64426e34b5b0cf4a7bb06605b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ddf64426e34b5b0cf4a7bb06605b46">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data1 signal. </p>

</div>
</div>
<a id="ga7d40983581a0d307b3a4d24982084800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d40983581a0d307b3a4d24982084800">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data2 signal. </p>

</div>
</div>
<a id="gae0ba4b8191d0ce260e08fca914553439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ba4b8191d0ce260e08fca914553439">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data3 signal. </p>

</div>
</div>
<a id="ga31f6837196fd1fb247c3f923468ee5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f6837196fd1fb247c3f923468ee5cc">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data4 signal. </p>

</div>
</div>
<a id="ga131553fb27f8c291914ac59aae374e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga131553fb27f8c291914ac59aae374e8f">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data5[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data5 signal. </p>

</div>
</div>
<a id="gaed800ce0b563a59c39505058143ee297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed800ce0b563a59c39505058143ee297">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data6[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data6 signal. </p>

</div>
</div>
<a id="ga771b49d6a6568fe8ce7570e9b09ccff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga771b49d6a6568fe8ce7570e9b09ccff9">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data7 signal. </p>

</div>
</div>
<a id="gaad5e15237798fe8d3275f878426933b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5e15237798fe8d3275f878426933b7">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select0 signal. </p>

</div>
</div>
<a id="gad92a5fd297f6dedf51184d38a52e7e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad92a5fd297f6dedf51184d38a52e7e40">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select1 signal. </p>

</div>
</div>
<a id="gad29c4248430c8f6e8d78ad8f644b1e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad29c4248430c8f6e8d78ad8f644b1e5c">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select2 signal. </p>

</div>
</div>
<a id="gab99bfe3c0c19201941c4d5709abf779f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab99bfe3c0c19201941c4d5709abf779f">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select3 signal. </p>

</div>
</div>
<a id="ga5160f69106fbb9d6661618e1f8dcb96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5160f69106fbb9d6661618e1f8dcb96a">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[40]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga8ebec4d5571a37d2d1f1b1ebde14c4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ebec4d5571a37d2d1f1b1ebde14c4a3">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line_compl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line_compl[38]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line_compl signal. </p>

</div>
</div>
<a id="ga90d588859bafd8ecf06a9758e767b73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d588859bafd8ecf06a9758e767b73a">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_usb_dm_pad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_usb_dm_pad[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_usb_dm_pad signal. </p>

</div>
</div>
<a id="ga83fb4570c24c16b8b6ec802d5e522808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83fb4570c24c16b8b6ec802d5e522808">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_usb_dp_pad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_usb_dp_pad[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_usb_dp_pad signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
