{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_tx.v@73:83@HdlIdDef", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_tx.v@76:86", "reg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@75:85", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@73:83", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@76:86", "reg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@71:81", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@70:80", "    STATE_WAIT_END = 3'd6;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_tx.v@75:85", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] gmii_txd_reg = 0, gmii_txd_next;\nreg gmii_tx_en_reg = 0, gmii_tx_en_next;\nreg gmii_tx_er_reg = 0, gmii_tx_er_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"]], "Diff Content": {"Delete": [[78, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[78, "reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;\n"]]}}