<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_d1b85d51</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_d1b85d51'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_d1b85d51')">rsnoc_z_H_R_G_T2_U_U_d1b85d51</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"><a href="mod563.html#Line" > 62.25</a></td>
<td class="s0 cl rt"><a href="mod563.html#Cond" >  3.33</a></td>
<td class="s0 cl rt"><a href="mod563.html#Toggle" >  0.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod563.html#Branch" > 48.61</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_190043"  onclick="showContent('inst_tag_190043')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"><a href="mod563.html#Line" > 62.25</a></td>
<td class="s0 cl rt"><a href="mod563.html#Cond" >  3.33</a></td>
<td class="s0 cl rt"><a href="mod563.html#Toggle" >  0.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod563.html#Branch" > 48.61</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_d1b85d51'>
<hr>
<a name="inst_tag_190043"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_190043" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.57</td>
<td class="s6 cl rt"><a href="mod563.html#Line" > 62.25</a></td>
<td class="s0 cl rt"><a href="mod563.html#Cond" >  3.33</a></td>
<td class="s0 cl rt"><a href="mod563.html#Toggle" >  0.10</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod563.html#Branch" > 48.61</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.78</td>
<td class="s6 cl rt"> 68.88</td>
<td class="s1 cl rt"> 12.50</td>
<td class="s0 cl rt">  1.32</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 56.20</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod66.html#inst_tag_2001" >sram_axi_s3_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod503.html#inst_tag_166020" id="tag_urg_inst_166020">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod944.html#inst_tag_300184" id="tag_urg_inst_300184">Ic2ci</a></td>
<td class="s3 cl rt"> 31.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305333" id="tag_urg_inst_305333">Ica</a></td>
<td class="s7 cl rt"> 73.84</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  9.73</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod181.html#inst_tag_29885" id="tag_urg_inst_29885">If</a></td>
<td class="s3 cl rt"> 37.06</td>
<td class="s7 cl rt"> 71.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.54</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod655.html#inst_tag_212432" id="tag_urg_inst_212432">Ifpa</a></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod81.html#inst_tag_17301" id="tag_urg_inst_17301">Io</a></td>
<td class="s0 cl rt">  1.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1045.html#inst_tag_329541" id="tag_urg_inst_329541">Ip</a></td>
<td class="s5 cl rt"> 52.85</td>
<td class="s8 cl rt"> 81.08</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.40</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.07</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_455" id="tag_urg_inst_455">Irspp</a></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1083.html#inst_tag_337694" id="tag_urg_inst_337694">It</a></td>
<td class="s3 cl rt"> 33.59</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.76</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod500.html#inst_tag_166007" id="tag_urg_inst_166007">uci6b9c7e7c82_343</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254174" id="tag_urg_inst_254174">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267210" id="tag_urg_inst_267210">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136882" id="tag_urg_inst_136882">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod304.html#inst_tag_109390" id="tag_urg_inst_109390">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190021" id="tag_urg_inst_190021">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44952" id="tag_urg_inst_44952">ursrrerg</a></td>
<td class="s5 cl rt"> 56.94</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.17</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198837" id="tag_urg_inst_198837">ursrsg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198844" id="tag_urg_inst_198844">ursrsg1059</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198838" id="tag_urg_inst_198838">ursrsg487</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198839" id="tag_urg_inst_198839">ursrsg582</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198840" id="tag_urg_inst_198840">ursrsg677</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198841" id="tag_urg_inst_198841">ursrsg774</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198842" id="tag_urg_inst_198842">ursrsg869</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198843" id="tag_urg_inst_198843">ursrsg964</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod609.html#inst_tag_198751" id="tag_urg_inst_198751">uu020a5e54d3</a></td>
<td class="s0 cl rt">  1.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod801.html#inst_tag_256932" id="tag_urg_inst_256932">uu2cdea296</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_d1b85d51'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod563.html" >rsnoc_z_H_R_G_T2_U_U_d1b85d51</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>302</td><td>188</td><td>62.25</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138852</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138857</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>138863</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138871</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138877</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138884</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138902</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138908</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138913</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138918</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>138924</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138932</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138937</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138954</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138959</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138964</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138969</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>138975</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138983</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>138988</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139005</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139010</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139015</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139020</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>139026</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139034</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139039</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139056</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139061</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139066</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139071</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>139077</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139085</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139090</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139107</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139112</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139117</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139122</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>139128</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139136</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139141</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139158</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139163</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139168</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139173</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>139179</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139187</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139192</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139209</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139214</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139219</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139224</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>139230</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139238</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139243</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139260</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139265</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>139270</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>139294</td><td>10</td><td>2</td><td>20.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>139326</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139397</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>139435</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>139516</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>139528</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>139731</td><td>11</td><td>3</td><td>27.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139745</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>139750</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>139857</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
138851                  	// synopsys translate_on
138852     1/1          endmodule
138853     1/1          
138854     1/1          `timescale 1ps/1ps
138855     <font color = "red">0/1     ==>  module rsnoc_z_H_R_U_P_N_e5534060_A32138010116103041101080 (</font>
                        MISSING_ELSE
138856                  	Rx_0
138857     1/1          ,	Rx_1
138858     1/1          ,	Rx_11
138859     1/1          ,	Rx_13
138860     <font color = "red">0/1     ==>  ,	Rx_14</font>
                        MISSING_ELSE
138861                  ,	Rx_15
138862                  ,	Rx_17
138863     1/1          ,	Rx_19
138864     <font color = "red">0/1     ==>  ,	Rx_2</font>
138865     <font color = "red">0/1     ==>  ,	Rx_4</font>
138866     1/1          ,	Rx_6
138867     <font color = "red">0/1     ==>  ,	Rx_7</font>
138868                  ,	Rx_8
138869                  ,	Rx_9
138870                  ,	RxRdy
138871     1/1          ,	RxVld
138872     1/1          ,	Sys_Clk
138873     1/1          ,	Sys_Clk_ClkS
138874     <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
138875                  ,	Sys_Clk_EnS
138876                  ,	Sys_Clk_RetRstN
138877     1/1          ,	Sys_Clk_RstN
138878     1/1          ,	Sys_Clk_Tm
138879     <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
138880     1/1          ,	Sys_Pwr_WakeUp
138881                  ,	Tx_0
138882                  ,	Tx_1
138883                  ,	Tx_11
138884     1/1          ,	Tx_13
138885     1/1          ,	Tx_14
138886     1/1          ,	Tx_15
138887     <font color = "red">0/1     ==>  ,	Tx_17</font>
                        MISSING_ELSE
138888                  ,	Tx_19
138889                  ,	Tx_2
138890                  ,	Tx_4
138891                  ,	Tx_6
138892                  ,	Tx_7
138893                  ,	Tx_8
138894                  ,	Tx_9
138895                  ,	TxRdy
138896                  ,	TxVld
138897                  );
138898                  	input  [31:0] Rx_0            ;
138899                  	input         Rx_1            ;
138900                  	input  [2:0]  Rx_11           ;
138901                  	input  [3:0]  Rx_13           ;
138902     1/1          	input         Rx_14           ;
138903     1/1          	input         Rx_15           ;
138904     1/1          	input         Rx_17           ;
138905     <font color = "red">0/1     ==>  	input  [7:0]  Rx_19           ;</font>
                        MISSING_ELSE
138906                  	input  [37:0] Rx_2            ;
138907                  	input         Rx_4            ;
138908     1/1          	input         Rx_6            ;
138909     1/1          	input         Rx_7            ;
138910     1/1          	input  [5:0]  Rx_8            ;
138911     <font color = "red">0/1     ==>  	input         Rx_9            ;</font>
                        MISSING_ELSE
138912                  	output        RxRdy           ;
138913     1/1          	input         RxVld           ;
138914     1/1          	input         Sys_Clk         ;
138915     1/1          	input         Sys_Clk_ClkS    ;
138916     <font color = "red">0/1     ==>  	input         Sys_Clk_En      ;</font>
                        MISSING_ELSE
138917                  	input         Sys_Clk_EnS     ;
138918     1/1          	input         Sys_Clk_RetRstN ;
138919     1/1          	input         Sys_Clk_RstN    ;
138920     1/1          	input         Sys_Clk_Tm      ;
138921     <font color = "red">0/1     ==>  	output        Sys_Pwr_Idle    ;</font>
                        MISSING_ELSE
138922                  	output        Sys_Pwr_WakeUp  ;
138923                  	output [31:0] Tx_0            ;
138924     1/1          	output        Tx_1            ;
138925     <font color = "red">0/1     ==>  	output [2:0]  Tx_11           ;</font>
138926     <font color = "red">0/1     ==>  	output [3:0]  Tx_13           ;</font>
138927     1/1          	output        Tx_14           ;
138928     <font color = "red">0/1     ==>  	output        Tx_15           ;</font>
138929                  	output        Tx_17           ;
138930                  	output [7:0]  Tx_19           ;
138931                  	output [37:0] Tx_2            ;
138932     1/1          	output        Tx_4            ;
138933     1/1          	output        Tx_6            ;
138934     1/1          	output        Tx_7            ;
138935     <font color = "red">0/1     ==>  	output [5:0]  Tx_8            ;</font>
                        MISSING_ELSE
138936                  	output        Tx_9            ;
138937     1/1          	input         TxRdy           ;
138938     1/1          	output        TxVld           ;
138939     1/1          	reg  dontStop ;
138940     <font color = "red">0/1     ==>  	assign RxRdy = TxRdy;</font>
                        MISSING_ELSE
138941                  	assign Sys_Pwr_Idle = 1'b1;
138942                  	assign Sys_Pwr_WakeUp = 1'b0;
138943                  	assign Tx_0 = Rx_0;
138944                  	assign Tx_1 = Rx_1;
138945                  	assign Tx_11 = Rx_11;
138946                  	assign Tx_13 = Rx_13;
138947                  	assign Tx_14 = Rx_14;
138948                  	assign Tx_15 = Rx_15;
138949                  	assign Tx_17 = Rx_17;
138950                  	assign Tx_19 = Rx_19;
138951                  	assign Tx_2 = Rx_2;
138952                  	assign Tx_4 = Rx_4;
138953                  	assign Tx_6 = Rx_6;
138954     1/1          	assign Tx_7 = Rx_7;
138955     1/1          	assign Tx_8 = Rx_8;
138956     1/1          	assign Tx_9 = Rx_9;
138957     <font color = "red">0/1     ==>  	assign TxVld = RxVld;</font>
                        MISSING_ELSE
138958                  	// synopsys translate_off
138959     1/1          	// synthesis translate_off
138960     1/1          	always @( posedge Sys_Clk )
138961     1/1          		if ( Sys_Clk == 1'b1 )
138962     <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin</font>
                        MISSING_ELSE
138963                  				dontStop = 0;
138964     1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
138965     1/1          				if (!dontStop) begin
138966     1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
138967     <font color = "red">0/1     ==>  					$stop;</font>
                        MISSING_ELSE
138968                  				end
138969     1/1          			end
138970     1/1          	// synthesis translate_on
138971     1/1          	// synopsys translate_on
138972     <font color = "red">0/1     ==>  	endmodule</font>
                        MISSING_ELSE
138973                  
138974                  `timescale 1ps/1ps
138975     1/1          module rsnoc_z_H_R_G_T2_O_U_c6a0574a (
138976     <font color = "red">0/1     ==>  	Cxt_0</font>
138977     <font color = "red">0/1     ==>  ,	Cxt_1</font>
138978     1/1          ,	Cxt_2
138979     <font color = "red">0/1     ==>  ,	Cxt_3</font>
138980                  ,	Cxt_4
138981                  ,	Cxt_5
138982                  ,	Cxt_6
138983     1/1          ,	Cxt_7
138984     1/1          ,	CxtUsed
138985     1/1          ,	Rdy
138986     <font color = "red">0/1     ==>  ,	Req_AddLd0</font>
                        MISSING_ELSE
138987                  ,	Req_AddMdL
138988     1/1          ,	Req_Len1
138989     1/1          ,	Req_OpcT
138990     1/1          ,	Req_RouteId
138991     <font color = "red">0/1     ==>  ,	Req_SeqId</font>
                        MISSING_ELSE
138992                  ,	Req_Strm
138993                  ,	ReqRdy
138994                  ,	ReqVld
138995                  ,	Sys_Clk
138996                  ,	Sys_Clk_ClkS
138997                  ,	Sys_Clk_En
138998                  ,	Sys_Clk_EnS
138999                  ,	Sys_Clk_RetRstN
139000                  ,	Sys_Clk_RstN
139001                  ,	Sys_Clk_Tm
139002                  ,	Sys_Pwr_Idle
139003                  ,	Sys_Pwr_WakeUp
139004                  );
139005     1/1          	input  [32:0] Cxt_0           ;
139006     1/1          	input  [32:0] Cxt_1           ;
139007     1/1          	input  [32:0] Cxt_2           ;
139008     <font color = "red">0/1     ==>  	input  [32:0] Cxt_3           ;</font>
                        MISSING_ELSE
139009                  	input  [32:0] Cxt_4           ;
139010     1/1          	input  [32:0] Cxt_5           ;
139011     1/1          	input  [32:0] Cxt_6           ;
139012     1/1          	input  [32:0] Cxt_7           ;
139013     <font color = "red">0/1     ==>  	input  [7:0]  CxtUsed         ;</font>
                        MISSING_ELSE
139014                  	output        Rdy             ;
139015     1/1          	input  [7:0]  Req_AddLd0      ;
139016     1/1          	input  [22:0] Req_AddMdL      ;
139017     1/1          	input  [5:0]  Req_Len1        ;
139018     <font color = "red">0/1     ==>  	input  [3:0]  Req_OpcT        ;</font>
                        MISSING_ELSE
139019                  	input  [13:0] Req_RouteId     ;
139020     1/1          	input  [3:0]  Req_SeqId       ;
139021     1/1          	input         Req_Strm        ;
139022     1/1          	input         ReqRdy          ;
139023     <font color = "red">0/1     ==>  	input         ReqVld          ;</font>
                        MISSING_ELSE
139024                  	input         Sys_Clk         ;
139025                  	input         Sys_Clk_ClkS    ;
139026     1/1          	input         Sys_Clk_En      ;
139027     <font color = "red">0/1     ==>  	input         Sys_Clk_EnS     ;</font>
139028     <font color = "red">0/1     ==>  	input         Sys_Clk_RetRstN ;</font>
139029     1/1          	input         Sys_Clk_RstN    ;
139030     <font color = "red">0/1     ==>  	input         Sys_Clk_Tm      ;</font>
139031                  	output        Sys_Pwr_Idle    ;
139032                  	output        Sys_Pwr_WakeUp  ;
139033                  	assign Rdy = 1'b1;
139034     1/1          	assign Sys_Pwr_Idle = 1'b1;
139035     1/1          	assign Sys_Pwr_WakeUp = 1'b0;
139036     1/1          endmodule
139037     <font color = "red">0/1     ==>  </font>
                        MISSING_ELSE
139038                  `timescale 1ps/1ps
139039     1/1          module rsnoc_z_H_R_G_T2_P_U_4a97209b (
139040     1/1          	Cxt_AddLd0
139041     1/1          ,	Cxt_Addr4Be
139042     <font color = "red">0/1     ==>  ,	Cxt_Echo</font>
                        MISSING_ELSE
139043                  ,	Cxt_Head
139044                  ,	Cxt_Len1
139045                  ,	Cxt_OpcT
139046                  ,	Cxt_RouteIdZ
139047                  ,	CxtUsed
139048                  ,	Rx_ConnId
139049                  ,	Rx_CxtId
139050                  ,	Rx_Head
139051                  ,	Rx_Last
139052                  ,	Rx_Opc
139053                  ,	Rx_Pld
139054                  ,	Rx_Rdy
139055                  ,	Rx_Status
139056     1/1          ,	Rx_Vld
139057     1/1          ,	Sys_Clk
139058     1/1          ,	Sys_Clk_ClkS
139059     <font color = "red">0/1     ==>  ,	Sys_Clk_En</font>
                        MISSING_ELSE
139060                  ,	Sys_Clk_EnS
139061     1/1          ,	Sys_Clk_RetRstN
139062     1/1          ,	Sys_Clk_RstN
139063     1/1          ,	Sys_Clk_Tm
139064     <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
139065                  ,	Sys_Pwr_WakeUp
139066     1/1          ,	Tx_Data
139067     1/1          ,	Tx_Head
139068     1/1          ,	Tx_Rdy
139069     <font color = "red">0/1     ==>  ,	Tx_Tail</font>
                        MISSING_ELSE
139070                  ,	Tx_Vld
139071     1/1          ,	TxCxtId
139072     1/1          ,	TxLast
139073     1/1          );
139074     <font color = "red">0/1     ==>  	input  [7:0]   Cxt_AddLd0      ;</font>
                        MISSING_ELSE
139075                  	input  [1:0]   Cxt_Addr4Be     ;
139076                  	input  [2:0]   Cxt_Echo        ;
139077     1/1          	input          Cxt_Head        ;
139078     <font color = "red">0/1     ==>  	input  [5:0]   Cxt_Len1        ;</font>
139079     <font color = "red">0/1     ==>  	input  [3:0]   Cxt_OpcT        ;</font>
139080     1/1          	input  [8:0]   Cxt_RouteIdZ    ;
139081     <font color = "red">0/1     ==>  	input  [7:0]   CxtUsed         ;</font>
139082                  	input  [4:0]   Rx_ConnId       ;
139083                  	input  [7:0]   Rx_CxtId        ;
139084                  	input          Rx_Head         ;
139085     1/1          	input          Rx_Last         ;
139086     1/1          	input  [3:0]   Rx_Opc          ;
139087     1/1          	input  [37:0]  Rx_Pld          ;
139088     <font color = "red">0/1     ==>  	output         Rx_Rdy          ;</font>
                        MISSING_ELSE
139089                  	input  [1:0]   Rx_Status       ;
139090     1/1          	input          Rx_Vld          ;
139091     1/1          	input          Sys_Clk         ;
139092     1/1          	input          Sys_Clk_ClkS    ;
139093     <font color = "red">0/1     ==>  	input          Sys_Clk_En      ;</font>
                        MISSING_ELSE
139094                  	input          Sys_Clk_EnS     ;
139095                  	input          Sys_Clk_RetRstN ;
139096                  	input          Sys_Clk_RstN    ;
139097                  	input          Sys_Clk_Tm      ;
139098                  	output         Sys_Pwr_Idle    ;
139099                  	output         Sys_Pwr_WakeUp  ;
139100                  	output [107:0] Tx_Data         ;
139101                  	output         Tx_Head         ;
139102                  	input          Tx_Rdy          ;
139103                  	output         Tx_Tail         ;
139104                  	output         Tx_Vld          ;
139105                  	output [7:0]   TxCxtId         ;
139106                  	output         TxLast          ;
139107     1/1          	wire [8:0]  u_29f0      ;
139108     1/1          	wire        AutoItlv    ;
139109     1/1          	wire        AutoItlvPnd ;
139110     <font color = "red">0/1     ==>  	reg  [4:0]  Cur_ConnId  ;</font>
                        MISSING_ELSE
139111                  	reg  [7:0]  Cur_CxtId   ;
139112     1/1          	reg         Cur_Last    ;
139113     1/1          	reg  [3:0]  Cur_Opc     ;
139114     1/1          	reg  [37:0] Cur_Pld     ;
139115     <font color = "red">0/1     ==>  	reg  [1:0]  Cur_Status  ;</font>
                        MISSING_ELSE
139116                  	wire        Full        ;
139117     1/1          	wire [30:0] Hdr_Addr    ;
139118     1/1          	wire [2:0]  Hdr_Echo    ;
139119     1/1          	wire [6:0]  Hdr_Len1    ;
139120     <font color = "red">0/1     ==>  	wire [3:0]  Hdr_Opc     ;</font>
                        MISSING_ELSE
139121                  	wire [13:0] Hdr_RouteId ;
139122     1/1          	wire [1:0]  Hdr_Status  ;
139123     1/1          	wire        Head        ;
139124     1/1          	wire        Itlv        ;
139125     <font color = "red">0/1     ==>  	wire        Tail        ;</font>
                        MISSING_ELSE
139126                  	wire [69:0] TxHdr       ;
139127                  	wire [37:0] TxPld       ;
139128     1/1          	assign Tx_Vld = Full &amp; ( Cur_Last | Rx_Vld | AutoItlv );
139129     <font color = "red">0/1     ==>  	assign Rx_Rdy = ~ Full | Tx_Rdy;</font>
139130     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
139131     1/1          		if ( ! Sys_Clk_RstN )
139132     <font color = "red">0/1     ==>  			Cur_Last &lt;= #1.0 ( 1'b0 );</font>
139133                  		else if ( Rx_Vld &amp; Rx_Rdy )
139134                  			Cur_Last &lt;= #1.0 ( Rx_Last );
139135                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
139136     1/1          		.Clk( Sys_Clk )
139137     1/1          	,	.Clk_ClkS( Sys_Clk_ClkS )
139138     1/1          	,	.Clk_En( Sys_Clk_En )
139139     <font color = "red">0/1     ==>  	,	.Clk_EnS( Sys_Clk_EnS )</font>
                        MISSING_ELSE
139140                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
139141     1/1          	,	.Clk_RstN( Sys_Clk_RstN )
139142     1/1          	,	.Clk_Tm( Sys_Clk_Tm )
139143     1/1          	,	.O( AutoItlv )
139144     <font color = "red">0/1     ==>  	,	.Reset( Tx_Vld &amp; Tx_Rdy )</font>
                        MISSING_ELSE
139145                  	,	.Set( Full &amp; ~ Rx_Vld )
139146                  	);
139147                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
139148                  		.Clk( Sys_Clk )
139149                  	,	.Clk_ClkS( Sys_Clk_ClkS )
139150                  	,	.Clk_En( Sys_Clk_En )
139151                  	,	.Clk_EnS( Sys_Clk_EnS )
139152                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
139153                  	,	.Clk_RstN( Sys_Clk_RstN )
139154                  	,	.Clk_Tm( Sys_Clk_Tm )
139155                  	,	.O( Full )
139156                  	,	.Reset( Tx_Vld &amp; Tx_Rdy )
139157                  	,	.Set( Rx_Vld &amp; Rx_Rdy )
139158     1/1          	);
139159     1/1          	assign Sys_Pwr_Idle = ~ Full;
139160     1/1          	assign Sys_Pwr_WakeUp = 1'b0;
139161     <font color = "red">0/1     ==>  	assign u_29f0 = Cxt_RouteIdZ;</font>
                        MISSING_ELSE
139162                  	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
139163     1/1          	assign Hdr_Opc = Cur_Opc;
139164     1/1          	assign Hdr_Status = Cur_Status;
139165     1/1          	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
139166     <font color = "red">0/1     ==>  	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };</font>
                        MISSING_ELSE
139167                  	assign Hdr_Echo = Cxt_Echo;
139168     1/1          	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
139169     1/1          	assign TxPld = Cur_Pld;
139170     1/1          	assign Tx_Data = { TxHdr , TxPld };
139171     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
139172                  		if ( ! Sys_Clk_RstN )
139173     1/1          			Cur_Opc &lt;= #1.0 ( 4'b0 );
139174     1/1          		else if ( Rx_Vld &amp; Rx_Rdy )
139175     1/1          			Cur_Opc &lt;= #1.0 ( Rx_Opc );
139176     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
139177                  		if ( ! Sys_Clk_RstN )
139178                  			Cur_Status &lt;= #1.0 ( 2'b0 );
139179     1/1          		else if ( Rx_Vld &amp; Rx_Rdy )
139180     <font color = "red">0/1     ==>  			Cur_Status &lt;= #1.0 ( Rx_Status );</font>
139181     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
139182     1/1          		if ( ! Sys_Clk_RstN )
139183     <font color = "red">0/1     ==>  			Cur_Pld &lt;= #1.0 ( 38'b0 );</font>
139184                  		else if ( Rx_Vld &amp; Rx_Rdy )
139185                  			Cur_Pld &lt;= #1.0 ( Rx_Pld );
139186                  	assign Itlv = ~ Cur_Last &amp; ( Rx_ConnId != Cur_ConnId | AutoItlv &amp; ( ~ Rx_Vld | AutoItlvPnd ) );
139187     1/1          	assign Tail = Cur_Last | Itlv;
139188     1/1          	assign Tx_Head = Head;
139189     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139190     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
139191                  			Cur_ConnId &lt;= #1.0 ( 5'b0 );
139192     1/1          		else if ( Rx_Vld &amp; Rx_Rdy )
139193     1/1          			Cur_ConnId &lt;= #1.0 ( Rx_ConnId );
139194     1/1          	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
139195     <font color = "red">0/1     ==>  		.Clk( Sys_Clk )</font>
                        MISSING_ELSE
139196                  	,	.Clk_ClkS( Sys_Clk_ClkS )
139197                  	,	.Clk_En( Sys_Clk_En )
139198                  	,	.Clk_EnS( Sys_Clk_EnS )
139199                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
139200                  	,	.Clk_RstN( Sys_Clk_RstN )
139201                  	,	.Clk_Tm( Sys_Clk_Tm )
139202                  	,	.O( AutoItlvPnd )
139203                  	,	.Reset( Tx_Vld &amp; Tx_Rdy )
139204                  	,	.Set( AutoItlv &amp; ~ Rx_Vld )
139205                  	);
139206                  	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
139207                  		.Clk( Sys_Clk )
139208                  	,	.Clk_ClkS( Sys_Clk_ClkS )
139209     1/1          	,	.Clk_En( Sys_Clk_En )
139210     1/1          	,	.Clk_EnS( Sys_Clk_EnS )
139211     1/1          	,	.Clk_RetRstN( Sys_Clk_RetRstN )
139212     <font color = "red">0/1     ==>  	,	.Clk_RstN( Sys_Clk_RstN )</font>
                        MISSING_ELSE
139213                  	,	.Clk_Tm( Sys_Clk_Tm )
139214     1/1          	,	.En( Tx_Vld &amp; Tx_Rdy )
139215     1/1          	,	.O( Head )
139216     1/1          	,	.Reset( 1'b1 )
139217     <font color = "red">0/1     ==>  	,	.Set( Tail )</font>
                        MISSING_ELSE
139218                  	);
139219     1/1          	assign Tx_Tail = Tail;
139220     1/1          	assign TxCxtId = Cur_CxtId;
139221     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
139222     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
139223                  			Cur_CxtId &lt;= #1.0 ( 8'b0 );
139224     1/1          		else if ( Rx_Vld &amp; Rx_Rdy )
139225     1/1          			Cur_CxtId &lt;= #1.0 ( Rx_CxtId );
139226     1/1          	assign TxLast = Cur_Last;
139227     <font color = "red">0/1     ==>  endmodule</font>
                        MISSING_ELSE
139228                  
139229                  `timescale 1ps/1ps
139230     1/1          module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
139231     <font color = "red">0/1     ==>  	Rx_1</font>
139232     <font color = "red">0/1     ==>  ,	Rx_10</font>
139233     1/1          ,	Rx_11
139234     <font color = "red">0/1     ==>  ,	Rx_13</font>
139235                  ,	Rx_15
139236                  ,	Rx_6
139237                  ,	Rx_7
139238     1/1          ,	Rx_8
139239     1/1          ,	Rx_9
139240     1/1          ,	RxRdy
139241     <font color = "red">0/1     ==>  ,	RxVld</font>
                        MISSING_ELSE
139242                  ,	Sys_Clk
139243     1/1          ,	Sys_Clk_ClkS
139244     1/1          ,	Sys_Clk_En
139245     1/1          ,	Sys_Clk_EnS
139246     <font color = "red">0/1     ==>  ,	Sys_Clk_RetRstN</font>
                        MISSING_ELSE
139247                  ,	Sys_Clk_RstN
139248                  ,	Sys_Clk_Tm
139249                  ,	Sys_Pwr_Idle
139250                  ,	Sys_Pwr_WakeUp
139251                  ,	Tx_1
139252                  ,	Tx_10
139253                  ,	Tx_11
139254                  ,	Tx_13
139255                  ,	Tx_15
139256                  ,	Tx_6
139257                  ,	Tx_7
139258                  ,	Tx_8
139259                  ,	Tx_9
139260     1/1          ,	TxRdy
139261     1/1          ,	TxVld
139262     1/1          );
139263     <font color = "red">0/1     ==>  	input  [2:0]  Rx_1            ;</font>
                        MISSING_ELSE
139264                  	input  [31:0] Rx_10           ;
139265     1/1          	input  [13:0] Rx_11           ;
139266     1/1          	input  [1:0]  Rx_13           ;
139267     1/1          	input  [7:0]  Rx_15           ;
139268     <font color = "red">0/1     ==>  	input  [1:0]  Rx_6            ;</font>
                        MISSING_ELSE
139269                  	input  [5:0]  Rx_7            ;
139270     1/1          	input         Rx_8            ;
139271     <font color = "red">0/1     ==>  	input  [3:0]  Rx_9            ;</font>
139272     <font color = "red">0/1     ==>  	output        RxRdy           ;</font>
139273     <font color = "red">0/1     ==>  	input         RxVld           ;</font>
139274     <font color = "red">0/1     ==>  	input         Sys_Clk         ;</font>
139275     <font color = "red">0/1     ==>  	input         Sys_Clk_ClkS    ;</font>
139276     <font color = "red">0/1     ==>  	input         Sys_Clk_En      ;</font>
139277     <font color = "red">0/1     ==>  	input         Sys_Clk_EnS     ;</font>
139278     <font color = "red">0/1     ==>  	input         Sys_Clk_RetRstN ;</font>
139279     1/1          	input         Sys_Clk_RstN    ;
139280                  	input         Sys_Clk_Tm      ;
139281                  	output        Sys_Pwr_Idle    ;
139282                  	output        Sys_Pwr_WakeUp  ;
139283                  	output [2:0]  Tx_1            ;
139284                  	output [31:0] Tx_10           ;
139285                  	output [13:0] Tx_11           ;
139286                  	output [1:0]  Tx_13           ;
139287                  	output [7:0]  Tx_15           ;
139288                  	output [1:0]  Tx_6            ;
139289                  	output [5:0]  Tx_7            ;
139290                  	output        Tx_8            ;
139291                  	output [3:0]  Tx_9            ;
139292                  	input         TxRdy           ;
139293                  	output        TxVld           ;
139294     1/1          	reg  dontStop ;
139295     1/1          	assign RxRdy = TxRdy;
139296     <font color = "red">0/1     ==>  	assign Sys_Pwr_Idle = 1'b1;</font>
139297     <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = 1'b0;</font>
139298     <font color = "red">0/1     ==>  	assign Tx_1 = Rx_1;</font>
139299     <font color = "red">0/1     ==>  	assign Tx_10 = Rx_10;</font>
139300     <font color = "red">0/1     ==>  	assign Tx_11 = Rx_11;</font>
139301     <font color = "red">0/1     ==>  	assign Tx_13 = Rx_13;</font>
139302     <font color = "red">0/1     ==>  	assign Tx_15 = Rx_15;</font>
139303     <font color = "red">0/1     ==>  	assign Tx_6 = Rx_6;</font>
139304                  	assign Tx_7 = Rx_7;
139305                  	assign Tx_8 = Rx_8;
139306                  	assign Tx_9 = Rx_9;
139307                  	assign TxVld = RxVld;
139308                  	// synopsys translate_off
139309                  	// synthesis translate_off
139310                  	always @( posedge Sys_Clk )
139311                  		if ( Sys_Clk == 1'b1 )
139312                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
139313                  				dontStop = 0;
139314                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
139315                  				if (!dontStop) begin
139316                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Null Pipe: RxVld must be low when PwrOn is low.&quot; );
139317                  					$stop;
139318                  				end
139319                  			end
139320                  	// synthesis translate_on
139321                  	// synopsys translate_on
139322                  	endmodule
139323                  
139324                  `timescale 1ps/1ps
139325                  module rsnoc_z_H_R_G_T2_T_U_4a97209b (
139326     1/1          	AddrBase
139327     <font color = "red">0/1     ==>  ,	Cmd_Echo</font>
139328     <font color = "red">0/1     ==>  ,	Cmd_KeyId</font>
139329     <font color = "red">0/1     ==>  ,	Cmd_Len1</font>
139330     <font color = "red">0/1     ==>  ,	Cmd_Lock</font>
139331     1/1          ,	Cmd_OpcT
139332     <font color = "red">0/1     ==>  ,	Cmd_RawAddr</font>
139333                  ,	Cmd_RouteId
139334                  ,	Cmd_Status
139335                  ,	Cmd_User
139336                  ,	HitId
139337                  ,	Pld_Data
139338                  ,	Pld_Last
139339                  ,	Rdy
139340                  ,	Rx_Data
139341                  ,	Rx_Head
139342                  ,	Rx_Rdy
139343                  ,	Rx_Tail
139344                  ,	Rx_Vld
139345                  ,	Sys_Clk
139346                  ,	Sys_Clk_ClkS
139347                  ,	Sys_Clk_En
139348                  ,	Sys_Clk_EnS
139349                  ,	Sys_Clk_RetRstN
139350                  ,	Sys_Clk_RstN
139351                  ,	Sys_Clk_Tm
139352                  ,	Sys_Pwr_Idle
139353                  ,	Sys_Pwr_WakeUp
139354                  ,	Vld
139355                  );
139356                  	input  [29:0]  AddrBase        ;
139357                  	output [2:0]   Cmd_Echo        ;
139358                  	output [1:0]   Cmd_KeyId       ;
139359                  	output [5:0]   Cmd_Len1        ;
139360                  	output         Cmd_Lock        ;
139361                  	output [3:0]   Cmd_OpcT        ;
139362                  	output [31:0]  Cmd_RawAddr     ;
139363                  	output [13:0]  Cmd_RouteId     ;
139364                  	output [1:0]   Cmd_Status      ;
139365                  	output [7:0]   Cmd_User        ;
139366                  	input  [1:0]   HitId           ;
139367                  	output [37:0]  Pld_Data        ;
139368                  	output         Pld_Last        ;
139369                  	input          Rdy             ;
139370                  	input  [107:0] Rx_Data         ;
139371                  	input          Rx_Head         ;
139372                  	output         Rx_Rdy          ;
139373                  	input          Rx_Tail         ;
139374                  	input          Rx_Vld          ;
139375                  	input          Sys_Clk         ;
139376                  	input          Sys_Clk_ClkS    ;
139377                  	input          Sys_Clk_En      ;
139378                  	input          Sys_Clk_EnS     ;
139379                  	input          Sys_Clk_RetRstN ;
139380                  	input          Sys_Clk_RstN    ;
139381                  	input          Sys_Clk_Tm      ;
139382                  	output         Sys_Pwr_Idle    ;
139383                  	output         Sys_Pwr_WakeUp  ;
139384                  	output         Vld             ;
139385                  	wire [6:0]  u_408b          ;
139386                  	wire [2:0]  u_42be_1        ;
139387                  	wire [31:0] u_42be_10       ;
139388                  	wire [13:0] u_42be_11       ;
139389                  	wire [1:0]  u_42be_13       ;
139390                  	wire [7:0]  u_42be_15       ;
139391                  	wire [1:0]  u_42be_6        ;
139392                  	wire [5:0]  u_42be_7        ;
139393                  	wire        u_42be_8        ;
139394                  	wire [3:0]  u_42be_9        ;
139395                  	wire [30:0] u_6201          ;
139396                  	wire [37:0] u_6846_0        ;
139397     1/1          	wire        u_6846_1        ;
139398     1/1          	wire [37:0] u_b984_0        ;
139399     1/1          	wire        u_b984_1        ;
139400     <font color = "red">0/1     ==>  	wire [2:0]  u_ca1c_1        ;</font>
                        MISSING_ELSE
139401                  	wire [31:0] u_ca1c_10       ;
139402                  	wire [13:0] u_ca1c_11       ;
139403                  	wire [1:0]  u_ca1c_13       ;
139404                  	wire [7:0]  u_ca1c_15       ;
139405                  	wire [1:0]  u_ca1c_6        ;
139406                  	wire [5:0]  u_ca1c_7        ;
139407                  	wire        u_ca1c_8        ;
139408                  	wire [3:0]  u_ca1c_9        ;
139409                  	wire [30:0] u_caf0          ;
139410                  	wire [6:0]  u_d9ff          ;
139411                  	wire [2:0]  CmdIn_Echo      ;
139412                  	wire [1:0]  CmdIn_KeyId     ;
139413                  	wire [5:0]  CmdIn_Len1      ;
139414                  	wire        CmdIn_Lock      ;
139415                  	wire [3:0]  CmdIn_OpcT      ;
139416                  	wire [31:0] CmdIn_RawAddr   ;
139417                  	wire [13:0] CmdIn_RouteId   ;
139418                  	wire [1:0]  CmdIn_Status    ;
139419                  	wire [7:0]  CmdIn_User      ;
139420                  	wire [37:0] MyData          ;
139421                  	wire [37:0] PldIn_Data      ;
139422                  	wire        PldIn_Last      ;
139423                  	wire        PldVld          ;
139424                  	wire        PreAbort        ;
139425                  	wire [6:0]  PreInfo         ;
139426                  	wire        PreOne          ;
139427                  	wire        Pwr_Pipe_Idle   ;
139428                  	wire        Pwr_Pipe_WakeUp ;
139429                  	wire [29:0] Req_BaseAddr    ;
139430                  	wire [37:0] Req_Data        ;
139431                  	wire [2:0]  Req_Echo        ;
139432                  	wire [1:0]  Req_KeyId       ;
139433                  	wire        Req_Last        ;
139434                  	wire [5:0]  Req_Len1        ;
139435     1/1          	wire        Req_Lock        ;
139436     1/1          	wire [3:0]  Req_OpcT        ;
139437     1/1          	wire [31:0] Req_RawAddr     ;
139438     <font color = "red">0/1     ==>  	wire [13:0] Req_RouteId     ;</font>
                        MISSING_ELSE
139439                  	wire [1:0]  Req_Status      ;
139440                  	wire [7:0]  Req_User        ;
139441                  	assign Req_Echo = Rx_Data [40:38];
139442                  	assign CmdIn_Echo = Req_Echo;
139443                  	assign u_ca1c_1 = CmdIn_Echo;
139444                  	assign Req_BaseAddr = AddrBase;
139445                  	assign Req_OpcT = Rx_Data [92:89];
139446                  	assign u_d9ff = Rx_Data [86:80];
139447                  	assign PreOne = Req_OpcT == 4'b1000 &amp; u_d9ff == 7'b0 &amp; Rx_Head &amp; Rx_Vld;
139448                  	assign Req_Lock = Rx_Data [107];
139449                  	assign PreAbort = Req_OpcT == 4'b1000 &amp; Rx_Head &amp; Rx_Vld &amp; ~ Req_Lock;
139450                  	assign Req_RawAddr =
139451                  				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
139452                  			&amp;	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
139453                  		&amp;	~ { 32 { PreAbort }  };
139454                  	assign CmdIn_RawAddr = Req_RawAddr;
139455                  	assign u_ca1c_10 = CmdIn_RawAddr;
139456                  	assign Req_RouteId = Rx_Data [106:93];
139457                  	assign CmdIn_RouteId = Req_RouteId;
139458                  	assign u_ca1c_11 = CmdIn_RouteId;
139459                  	assign Req_Status = Rx_Data [88:87];
139460                  	assign CmdIn_Status = Req_Status;
139461                  	assign u_ca1c_13 = CmdIn_Status;
139462                  	assign Req_User = Rx_Data [48:41];
139463                  	assign CmdIn_User = Req_User;
139464                  	assign u_ca1c_15 = CmdIn_User;
139465                  	assign Req_KeyId = HitId;
139466                  	assign CmdIn_KeyId = Req_KeyId;
139467                  	assign u_ca1c_6 = CmdIn_KeyId;
139468                  	assign u_408b = Rx_Data [86:80] &amp; ~ { 7 { PreAbort }  };
139469                  	assign Req_Len1 = u_408b [5:0];
139470                  	assign CmdIn_Len1 = Req_Len1;
139471                  	assign u_ca1c_7 = CmdIn_Len1;
139472                  	assign CmdIn_Lock = Req_Lock;
139473                  	assign u_ca1c_8 = CmdIn_Lock;
139474                  	assign CmdIn_OpcT = Req_OpcT;
139475                  	assign u_ca1c_9 = CmdIn_OpcT;
139476                  	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
139477                  		.Rx_1( u_ca1c_1 )
139478                  	,	.Rx_10( u_ca1c_10 )
139479                  	,	.Rx_11( u_ca1c_11 )
139480                  	,	.Rx_13( u_ca1c_13 )
139481                  	,	.Rx_15( u_ca1c_15 )
139482                  	,	.Rx_6( u_ca1c_6 )
139483                  	,	.Rx_7( u_ca1c_7 )
139484                  	,	.Rx_8( u_ca1c_8 )
139485                  	,	.Rx_9( u_ca1c_9 )
139486                  	,	.RxRdy( Rx_Rdy )
139487                  	,	.RxVld( Rx_Vld )
139488                  	,	.Sys_Clk( Sys_Clk )
139489                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
139490                  	,	.Sys_Clk_En( Sys_Clk_En )
139491                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
139492                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
139493                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
139494                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
139495                  	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
139496                  	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
139497                  	,	.Tx_1( u_42be_1 )
139498                  	,	.Tx_10( u_42be_10 )
139499                  	,	.Tx_11( u_42be_11 )
139500                  	,	.Tx_13( u_42be_13 )
139501                  	,	.Tx_15( u_42be_15 )
139502                  	,	.Tx_6( u_42be_6 )
139503                  	,	.Tx_7( u_42be_7 )
139504                  	,	.Tx_8( u_42be_8 )
139505                  	,	.Tx_9( u_42be_9 )
139506                  	,	.TxRdy( Rdy )
139507                  	,	.TxVld( Vld )
139508                  	);
139509                  	assign Cmd_Echo = u_42be_1;
139510                  	assign Cmd_KeyId = u_42be_6;
139511                  	assign Cmd_Len1 = u_42be_7;
139512                  	assign Cmd_Lock = u_42be_8;
139513                  	assign Cmd_OpcT = u_42be_9;
139514                  	assign Cmd_RawAddr = u_42be_10;
139515                  	assign Cmd_RouteId = u_42be_11;
139516     1/1          	assign Cmd_Status = u_42be_13;
139517     1/1          	assign Cmd_User = u_42be_15;
139518     <font color = "red">0/1     ==>  	assign Req_Data = Rx_Data [37:0];</font>
139519     <font color = "red">0/1     ==>  	assign u_caf0 = Rx_Data [79:49];</font>
139520     <font color = "red">0/1     ==>  	assign u_6201 = Rx_Data [79:49];</font>
139521     <font color = "red">0/1     ==>  	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };</font>
139522     <font color = "red">0/1     ==>  	assign PldIn_Data = PreOne ? MyData : Req_Data;</font>
139523     <font color = "red">0/1     ==>  	assign u_b984_0 = PldIn_Data;</font>
139524                  	assign Req_Last = Rx_Tail;
139525                  	assign PldIn_Last = Req_Last;
139526                  	assign u_b984_1 = PldIn_Last;
139527                  	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
139528     1/1          		.Be( { 1'b1 , 3'b0 } )
139529     <font color = "red">0/1     ==>  	,	.Data( { PreAbort ? { 4'b0000 , 3'b0 } : PreInfo , 25'b0 } )</font>
139530     <font color = "red">0/1     ==>  	,	.LastWord( 1'b0 )</font>
139531     <font color = "red">0/1     ==>  	,	.Payload( MyData )</font>
139532     1/1          	,	.WordErr( 1'b0 )
139533     <font color = "red">0/1     ==>  	);</font>
139534                  	rsnoc_z_H_R_U_P_N_7720665d_A381 Ipp(
139535                  		.Rx_0( u_b984_0 )
139536                  	,	.Rx_1( u_b984_1 )
139537                  	,	.RxRdy( )
139538                  	,	.RxVld( Rx_Vld )
139539                  	,	.Sys_Clk( Sys_Clk )
139540                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
139541                  	,	.Sys_Clk_En( Sys_Clk_En )
139542                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
139543                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
139544                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
139545                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
139546                  	,	.Sys_Pwr_Idle( )
139547                  	,	.Sys_Pwr_WakeUp( )
139548                  	,	.Tx_0( u_6846_0 )
139549                  	,	.Tx_1( u_6846_1 )
139550                  	,	.TxRdy( Rdy )
139551                  	,	.TxVld( PldVld )
139552                  	);
139553                  	assign Pld_Data = u_6846_0;
139554                  	assign Pld_Last = u_6846_1;
139555                  	assign Sys_Pwr_Idle = Pwr_Pipe_Idle;
139556                  	assign Sys_Pwr_WakeUp = 1'b0;
139557                  endmodule
139558                  
139559                  `timescale 1ps/1ps
139560                  module rsnoc_z_H_R_G_T2_U_U_03523beb (
139561                  	Gen_Req_Addr
139562                  ,	Gen_Req_Be
139563                  ,	Gen_Req_BurstType
139564                  ,	Gen_Req_Data
139565                  ,	Gen_Req_Last
139566                  ,	Gen_Req_Len1
139567                  ,	Gen_Req_Lock
139568                  ,	Gen_Req_Opc
139569                  ,	Gen_Req_Rdy
139570                  ,	Gen_Req_SeqId
139571                  ,	Gen_Req_SeqUnOrdered
139572                  ,	Gen_Req_SeqUnique
139573                  ,	Gen_Req_User
139574                  ,	Gen_Req_Vld
139575                  ,	Gen_Rsp_Data
139576                  ,	Gen_Rsp_Last
139577                  ,	Gen_Rsp_Opc
139578                  ,	Gen_Rsp_Rdy
139579                  ,	Gen_Rsp_SeqId
139580                  ,	Gen_Rsp_SeqUnOrdered
139581                  ,	Gen_Rsp_Status
139582                  ,	Gen_Rsp_Vld
139583                  ,	IdInfo_0_AddrBase
139584                  ,	IdInfo_0_AddrMask
139585                  ,	IdInfo_0_Debug
139586                  ,	IdInfo_0_Id
139587                  ,	IdInfo_1_AddrBase
139588                  ,	IdInfo_1_AddrMask
139589                  ,	IdInfo_1_Debug
139590                  ,	IdInfo_1_Id
139591                  ,	Load
139592                  ,	NoPendingTrans
139593                  ,	Rx_Data
139594                  ,	Rx_Head
139595                  ,	Rx_Rdy
139596                  ,	Rx_Tail
139597                  ,	Rx_Vld
139598                  ,	Sys_Clk
139599                  ,	Sys_Clk_ClkS
139600                  ,	Sys_Clk_En
139601                  ,	Sys_Clk_EnS
139602                  ,	Sys_Clk_RetRstN
139603                  ,	Sys_Clk_RstN
139604                  ,	Sys_Clk_Tm
139605                  ,	Sys_Pwr_Idle
139606                  ,	Sys_Pwr_WakeUp
139607                  ,	Translation_0_Aperture
139608                  ,	Translation_0_Id
139609                  ,	Translation_0_PathFound
139610                  ,	Translation_0_SubFound
139611                  ,	Tx_Data
139612                  ,	Tx_Head
139613                  ,	Tx_Rdy
139614                  ,	Tx_Tail
139615                  ,	Tx_Vld
139616                  ,	WakeUp_Other
139617                  ,	WakeUp_Rx
139618                  );
139619                  	output [31:0]  Gen_Req_Addr            ;
139620                  	output [3:0]   Gen_Req_Be              ;
139621                  	output         Gen_Req_BurstType       ;
139622                  	output [31:0]  Gen_Req_Data            ;
139623                  	output         Gen_Req_Last            ;
139624                  	output [5:0]   Gen_Req_Len1            ;
139625                  	output         Gen_Req_Lock            ;
139626                  	output [2:0]   Gen_Req_Opc             ;
139627                  	input          Gen_Req_Rdy             ;
139628                  	output [3:0]   Gen_Req_SeqId           ;
139629                  	output         Gen_Req_SeqUnOrdered    ;
139630                  	output         Gen_Req_SeqUnique       ;
139631                  	output [7:0]   Gen_Req_User            ;
139632                  	output         Gen_Req_Vld             ;
139633                  	input  [31:0]  Gen_Rsp_Data            ;
139634                  	input          Gen_Rsp_Last            ;
139635                  	input  [2:0]   Gen_Rsp_Opc             ;
139636                  	output         Gen_Rsp_Rdy             ;
139637                  	input  [3:0]   Gen_Rsp_SeqId           ;
139638                  	input          Gen_Rsp_SeqUnOrdered    ;
139639                  	input  [1:0]   Gen_Rsp_Status          ;
139640                  	input          Gen_Rsp_Vld             ;
139641                  	input  [29:0]  IdInfo_0_AddrBase       ;
139642                  	input  [29:0]  IdInfo_0_AddrMask       ;
139643                  	input          IdInfo_0_Debug          ;
139644                  	output [1:0]   IdInfo_0_Id             ;
139645                  	input  [29:0]  IdInfo_1_AddrBase       ;
139646                  	input  [29:0]  IdInfo_1_AddrMask       ;
139647                  	input          IdInfo_1_Debug          ;
139648                  	output [1:0]   IdInfo_1_Id             ;
139649                  	output [1:0]   Load                    ;
139650                  	output         NoPendingTrans          ;
139651                  	input  [107:0] Rx_Data                 ;
139652                  	input          Rx_Head                 ;
139653                  	output         Rx_Rdy                  ;
139654                  	input          Rx_Tail                 ;
139655                  	input          Rx_Vld                  ;
139656                  	input          Sys_Clk                 ;
139657                  	input          Sys_Clk_ClkS            ;
139658                  	input          Sys_Clk_En              ;
139659                  	input          Sys_Clk_EnS             ;
139660                  	input          Sys_Clk_RetRstN         ;
139661                  	input          Sys_Clk_RstN            ;
139662                  	input          Sys_Clk_Tm              ;
139663                  	output         Sys_Pwr_Idle            ;
139664                  	output         Sys_Pwr_WakeUp          ;
139665                  	output [8:0]   Translation_0_Aperture  ;
139666                  	input  [1:0]   Translation_0_Id        ;
139667                  	input          Translation_0_PathFound ;
139668                  	input          Translation_0_SubFound  ;
139669                  	output [107:0] Tx_Data                 ;
139670                  	output         Tx_Head                 ;
139671                  	input          Tx_Rdy                  ;
139672                  	output         Tx_Tail                 ;
139673                  	output         Tx_Vld                  ;
139674                  	output         WakeUp_Other            ;
139675                  	output         WakeUp_Rx               ;
139676                  	wire [31:0]  u_Req_Addr              ;
139677                  	wire [3:0]   u_Req_Be                ;
139678                  	wire         u_Req_BurstType         ;
139679                  	wire [31:0]  u_Req_Data              ;
139680                  	wire         u_Req_Last              ;
139681                  	wire [5:0]   u_Req_Len1              ;
139682                  	wire         u_Req_Lock              ;
139683                  	wire [2:0]   u_Req_Opc               ;
139684                  	wire         u_Req_Rdy               ;
139685                  	wire [3:0]   u_Req_SeqId             ;
139686                  	wire         u_Req_SeqUnOrdered      ;
139687                  	wire         u_Req_SeqUnique         ;
139688                  	wire [7:0]   u_Req_User              ;
139689                  	wire         u_Req_Vld               ;
139690                  	wire [31:0]  u_Rsp_Data              ;
139691                  	wire         u_Rsp_Last              ;
139692                  	wire [2:0]   u_Rsp_Opc               ;
139693                  	wire         u_Rsp_Rdy               ;
139694                  	wire [3:0]   u_Rsp_SeqId             ;
139695                  	wire         u_Rsp_SeqUnOrdered      ;
139696                  	wire [1:0]   u_Rsp_Status            ;
139697                  	wire         u_Rsp_Vld               ;
139698                  	reg  [5:0]   u_115a                  ;
139699                  	reg  [7:0]   u_122f                  ;
139700                  	wire [7:0]   u_14f9                  ;
139701                  	reg  [3:0]   u_15c2                  ;
139702                  	reg  [7:0]   u_1707                  ;
139703                  	reg  [8:0]   u_1db3                  ;
139704                  	wire [3:0]   u_239                   ;
139705                  	wire [35:0]  u_2393                  ;
139706                  	wire         u_26c3                  ;
139707                  	reg  [7:0]   u_2764                  ;
139708                  	reg  [1:0]   u_2ff5                  ;
139709                  	reg  [1:0]   u_3027                  ;
139710                  	reg  [3:0]   u_30c4                  ;
139711                  	wire [35:0]  u_324d                  ;
139712                  	wire         u_32d2                  ;
139713                  	wire         u_34a9                  ;
139714                  	reg  [5:0]   u_34e8                  ;
139715                  	reg  [2:0]   u_355c                  ;
139716                  	reg  [7:0]   u_3918                  ;
139717                  	wire         u_39e0                  ;
139718                  	reg  [2:0]   u_3c2f                  ;
139719                  	reg  [1:0]   u_3e7                   ;
139720                  	reg  [5:0]   u_3e96                  ;
139721                  	reg  [1:0]   u_406b                  ;
139722                  	reg  [1:0]   u_41ad                  ;
139723                  	wire         u_43f9                  ;
139724                  	wire [13:0]  u_4478                  ;
139725                  	reg  [3:0]   u_471b                  ;
139726                  	wire         u_4f8                   ;
139727                  	reg  [2:0]   u_4fa8                  ;
139728                  	reg  [2:0]   u_4fd3                  ;
139729                  	reg  [3:0]   u_52bf                  ;
139730                  	wire         u_54c7                  ;
139731     1/1          	reg  [5:0]   u_58e2                  ;
139732     <font color = "red">0/1     ==>  	wire         u_59ef                  ;</font>
139733     <font color = "red">0/1     ==>  	wire         u_5de3                  ;</font>
139734     <font color = "red">0/1     ==>  	reg  [7:0]   u_5f7b                  ;</font>
139735     <font color = "red">0/1     ==>  	wire         u_6303                  ;</font>
139736     <font color = "red">0/1     ==>  	reg  [7:0]   u_6528                  ;</font>
139737     <font color = "red">0/1     ==>  	reg  [8:0]   u_6751                  ;</font>
139738     <font color = "red">0/1     ==>  	reg  [8:0]   u_677c                  ;</font>
139739     <font color = "red">0/1     ==>  	reg  [8:0]   u_6e8d                  ;</font>
139740     1/1          	wire         u_72_Idle               ;
139741     1/1          	wire         u_72_WakeUp             ;
139742                  	reg  [3:0]   u_7395                  ;
139743                  	wire [5:0]   u_751d                  ;
139744                  	reg  [2:0]   u_757e                  ;
139745     1/1          	wire         u_7883                  ;
139746     1/1          	reg  [8:0]   u_78d0                  ;
139747     1/1          	reg  [3:0]   u_7900                  ;
139748                  	reg  [8:0]   u_7b3e                  ;
139749                  	wire         u_7e1c                  ;
139750     1/1          	reg  [7:0]   u_7fd1                  ;
139751     1/1          	reg  [8:0]   u_80eb                  ;
139752     1/1          	reg  [3:0]   u_8685                  ;
139753                  	reg  [3:0]   u_8813                  ;
139754                  	reg  [1:0]   u_8b44                  ;
139755                  	reg  [3:0]   u_90a1                  ;
139756                  	reg  [1:0]   u_935f                  ;
139757                  	wire [69:0]  u_954d                  ;
139758                  	wire [7:0]   u_956                   ;
139759                  	reg  [5:0]   u_973a                  ;
139760                  	reg  [7:0]   u_a02b                  ;
139761                  	reg  [3:0]   u_a29e                  ;
139762                  	wire         u_a31a                  ;
139763                  	reg  [1:0]   u_a479                  ;
139764                  	wire         u_a4cf                  ;
139765                  	wire         u_a9bf_Data_Datum0_Be   ;
139766                  	wire [7:0]   u_a9bf_Data_Datum0_Byte ;
139767                  	wire         u_a9bf_Data_Datum1_Be   ;
139768                  	wire [7:0]   u_a9bf_Data_Datum1_Byte ;
139769                  	wire         u_a9bf_Data_Datum2_Be   ;
139770                  	wire [7:0]   u_a9bf_Data_Datum2_Byte ;
139771                  	wire         u_a9bf_Data_Datum3_Be   ;
139772                  	wire [7:0]   u_a9bf_Data_Datum3_Byte ;
139773                  	wire         u_a9bf_Data_Err         ;
139774                  	wire         u_a9bf_Data_Last        ;
139775                  	wire [30:0]  u_a9bf_Hdr_Addr         ;
139776                  	wire [2:0]   u_a9bf_Hdr_Echo         ;
139777                  	wire [6:0]   u_a9bf_Hdr_Len1         ;
139778                  	wire         u_a9bf_Hdr_Lock         ;
139779                  	wire [3:0]   u_a9bf_Hdr_Opc          ;
139780                  	wire [13:0]  u_a9bf_Hdr_RouteId      ;
139781                  	wire [1:0]   u_a9bf_Hdr_Status       ;
139782                  	wire [7:0]   u_a9bf_Hdr_User         ;
139783                  	wire         u_ab17                  ;
139784                  	wire         u_ab2c                  ;
139785                  	reg  [32:0]  u_ab91                  ;
139786                  	wire         u_afb9                  ;
139787                  	wire [3:0]   u_b175                  ;
139788                  	reg  [5:0]   u_b95b                  ;
139789                  	wire         u_bb4d                  ;
139790                  	reg  [5:0]   u_bd7c                  ;
139791                  	reg  [3:0]   u_c12a                  ;
139792                  	reg  [3:0]   u_c2                    ;
139793                  	reg  [2:0]   u_c295                  ;
139794                  	wire         u_c4df                  ;
139795                  	wire [3:0]   u_c4ee                  ;
139796                  	reg  [2:0]   u_c6b6                  ;
139797                  	wire         u_c9ce                  ;
139798                  	wire [31:0]  u_cb9b_0                ;
139799                  	wire         u_cb9b_1                ;
139800                  	wire [2:0]   u_cb9b_11               ;
139801                  	wire [3:0]   u_cb9b_13               ;
139802                  	wire         u_cb9b_17               ;
139803                  	wire [7:0]   u_cb9b_19               ;
139804                  	wire [37:0]  u_cb9b_2                ;
139805                  	wire         u_cb9b_4                ;
139806                  	wire         u_cb9b_6                ;
139807                  	wire         u_cb9b_7                ;
139808                  	wire [5:0]   u_cb9b_8                ;
139809                  	wire         u_cb9b_9                ;
139810                  	reg  [3:0]   u_cc5c                  ;
139811                  	reg  [8:0]   u_cc8b                  ;
139812                  	wire [31:0]  u_d4d9_0                ;
139813                  	wire         u_d4d9_1                ;
139814                  	wire [2:0]   u_d4d9_11               ;
139815                  	wire [3:0]   u_d4d9_13               ;
139816                  	wire         u_d4d9_14               ;
139817                  	wire         u_d4d9_15               ;
139818                  	wire         u_d4d9_17               ;
139819                  	wire [7:0]   u_d4d9_19               ;
139820                  	wire [37:0]  u_d4d9_2                ;
139821                  	wire         u_d4d9_4                ;
139822                  	wire         u_d4d9_6                ;
139823                  	wire         u_d4d9_7                ;
139824                  	wire [5:0]   u_d4d9_8                ;
139825                  	wire         u_d4d9_9                ;
139826                  	wire         u_d6e5                  ;
139827                  	wire [2:0]   u_dade                  ;
139828                  	wire         u_dc7c                  ;
139829                  	reg  [3:0]   u_dd40                  ;
139830                  	wire         u_dd45                  ;
139831                  	reg  [5:0]   u_ddaa                  ;
139832                  	wire [3:0]   u_e423                  ;
139833                  	reg  [3:0]   u_e4ef                  ;
139834                  	wire [5:0]   u_ec93                  ;
139835                  	wire         u_f2f                   ;
139836                  	reg  [3:0]   u_f3e1                  ;
139837                  	reg  [32:0]  u_f42                   ;
139838                  	reg  [2:0]   u_f5ac                  ;
139839                  	wire         u_f924                  ;
139840                  	wire         u_fd35_Data_Datum0_Be   ;
139841                  	wire [7:0]   u_fd35_Data_Datum0_Byte ;
139842                  	wire         u_fd35_Data_Datum1_Be   ;
139843                  	wire [7:0]   u_fd35_Data_Datum1_Byte ;
139844                  	wire         u_fd35_Data_Datum2_Be   ;
139845                  	wire [7:0]   u_fd35_Data_Datum2_Byte ;
139846                  	wire         u_fd35_Data_Datum3_Be   ;
139847                  	wire [7:0]   u_fd35_Data_Datum3_Byte ;
139848                  	wire         u_fd35_Data_Err         ;
139849                  	wire         u_fd35_Data_Last        ;
139850                  	wire [30:0]  u_fd35_Hdr_Addr         ;
139851                  	wire [2:0]   u_fd35_Hdr_Echo         ;
139852                  	wire [6:0]   u_fd35_Hdr_Len1         ;
139853                  	wire         u_fd35_Hdr_Lock         ;
139854                  	wire [3:0]   u_fd35_Hdr_Opc          ;
139855                  	wire [13:0]  u_fd35_Hdr_RouteId      ;
139856                  	wire [1:0]   u_fd35_Hdr_Status       ;
139857     <font color = "grey">unreachable  </font>	wire [7:0]   u_fd35_Hdr_User         ;
139858     <font color = "grey">unreachable  </font>	reg  [1:0]   u_feab                  ;
139859     <font color = "grey">unreachable  </font>	wire         ChainVld                ;
139860     <font color = "grey">unreachable  </font>	wire [7:0]   CtxFreeId               ;
                   <font color = "red">==>  MISSING_ELSE</font>
139861     <font color = "grey">unreachable  </font>	wire [32:0]  Cxt_0                   ;
139862     <font color = "grey">unreachable  </font>	wire [32:0]  Cxt_1                   ;
139863     <font color = "grey">unreachable  </font>	wire [32:0]  Cxt_2                   ;
139864                  	wire [32:0]  Cxt_3                   ;
                   <font color = "red">==>  MISSING_ELSE</font>
139865                  	wire [32:0]  Cxt_4                   ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod563.html" >rsnoc_z_H_R_G_T2_U_U_d1b85d51</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>30</td><td>1</td><td>3.33</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>30</td><td>1</td><td>3.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138855
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138860
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138874
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138887
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : (u_f924 ? Req1_AddLd0 : Rsp_NextAddr))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138887
 SUB-EXPRESSION (u_f924 ? Req1_AddLd0 : Rsp_NextAddr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138905
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138911
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138940
 EXPRESSION (u_5b82 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       138991
 EXPRESSION (u_32d2 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       139042
 EXPRESSION (u_c4df ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       139093
 EXPRESSION (u_dc7c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       139144
 EXPRESSION (u_26c3 ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       139195
 EXPRESSION (u_a4cf ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       139246
 EXPRESSION (u_7e1c ? Req1_AddLd0 : Rsp_NextAddr)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       139477
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod563.html" >rsnoc_z_H_R_G_T2_U_U_d1b85d51</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">535</td>
<td class="rt">2</td>
<td class="rt">0.37  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">8400</td>
<td class="rt">8</td>
<td class="rt">0.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4200</td>
<td class="rt">5</td>
<td class="rt">0.12  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4200</td>
<td class="rt">3</td>
<td class="rt">0.07  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">2</td>
<td class="rt">3.51  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1030</td>
<td class="rt">7</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">515</td>
<td class="rt">4</td>
<td class="rt">0.78  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">515</td>
<td class="rt">3</td>
<td class="rt">0.58  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">478</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">7370</td>
<td class="rt">1</td>
<td class="rt">0.01  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3685</td>
<td class="rt">1</td>
<td class="rt">0.03  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3685</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_115a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_122f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14f9[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_15c2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1707[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1db3[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_239[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_268f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_26c3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2764[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2ff5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3027[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_30c4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_324d[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_32d2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_34a9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_355c[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3918[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_39e0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3c2f[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d5f[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e7[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3e96[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_406b[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_46e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_471b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4f8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4fa8[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_52bf[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_54c7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_58e2[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5b82</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5de3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5f7b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6303</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6528[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6751[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e8d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_72_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7395[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_751d[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7883</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_78d0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7b3e[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7e1c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_80eb[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8685[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b44[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_90a1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_935f[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_956[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_973a[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a02b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a29e[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a31a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a479[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a4cf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab91[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_afb9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b04b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b65c[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b95b[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd10[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd7c[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c12a[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c295[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4df</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c6b6[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c9ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc8b[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d470[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_13[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dade[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dc7c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dd40[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dd45</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e423[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e4ef[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e930[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ec93[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f0e1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f2f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3e1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f42[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f463[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f5ac[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f924</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fca5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_fe8d[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_feab[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ChainVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_1[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_2[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_3[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_4[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_5[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_6[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_7[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OrdId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Pre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Strm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqGenSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHeadXfer</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqNormSeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqPreStrm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_NextAddr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Rsp_NextAddr[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_ConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrConnId[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrCxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrPush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_NextAddr_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_471b_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_7395_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_8685_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_a29e_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_ab91_caseSel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_c12a_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_dd40_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_f42_caseSel[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_fca5_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod563.html" >rsnoc_z_H_R_G_T2_U_U_d1b85d51</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">251</td>
<td class="rt">122</td>
<td class="rt">48.61 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">139477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138852</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138857</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">138863</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138871</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">138877</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">138884</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138902</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138908</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138913</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138918</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">138924</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138932</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138937</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138954</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138959</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138964</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138969</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">138975</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">138983</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138988</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139005</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139010</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139015</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139020</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139026</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139034</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">139039</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139056</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139061</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139066</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139071</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139077</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139085</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">139090</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139107</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139112</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139117</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139122</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139128</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139136</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">139141</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139158</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139163</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139168</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139173</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139179</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139187</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">139192</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139209</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139214</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139219</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139224</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139230</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139238</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">139243</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139260</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139265</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">139270</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">139294</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">139326</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139397</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">139435</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">139516</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139528</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">139731</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139745</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">139750</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-1-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138852     endmodule
           <font color = "green">-1-</font>         
138853     
           <font color = "green">==></font>
138854     `timescale 1ps/1ps
           <font color = "red">-2-</font>                  
138855     module rsnoc_z_H_R_U_P_N_e5534060_A32138010116103041101080 (
                                                                       
138856     	Rx_0
           	    
138857     ,	Rx_1
            	    
138858     ,	Rx_11
            	     
138859     ,	Rx_13
            	     
138860     ,	Rx_14
            	     
138861     ,	Rx_15
            	     
138862     ,	Rx_17
            	     
138863     ,	Rx_19
            	     
138864     ,	Rx_2
            	    
138865     ,	Rx_4
            	    
138866     ,	Rx_6
            	    
138867     ,	Rx_7
            	    
138868     ,	Rx_8
            	    
138869     ,	Rx_9
            	    
138870     ,	RxRdy
            	     
138871     ,	RxVld
            	     
138872     ,	Sys_Clk
            	       
138873     ,	Sys_Clk_ClkS
            	            
138874     ,	Sys_Clk_En
            	          
138875     ,	Sys_Clk_EnS
            	           
138876     ,	Sys_Clk_RetRstN
            	               
138877     ,	Sys_Clk_RstN
            	            
138878     ,	Sys_Clk_Tm
            	          
138879     ,	Sys_Pwr_Idle
            	            
138880     ,	Sys_Pwr_WakeUp
            	              
138881     ,	Tx_0
            	    
138882     ,	Tx_1
            	    
138883     ,	Tx_11
            	     
138884     ,	Tx_13
            	     
138885     ,	Tx_14
            	     
138886     ,	Tx_15
            	     
138887     ,	Tx_17
            	     
138888     ,	Tx_19
            	     
138889     ,	Tx_2
            	    
138890     ,	Tx_4
            	    
138891     ,	Tx_6
            	    
138892     ,	Tx_7
            	    
138893     ,	Tx_8
            	    
138894     ,	Tx_9
            	    
138895     ,	TxRdy
            	     
138896     ,	TxVld
            	     
138897     );
             
138898     	input  [31:0] Rx_0            ;
           	                               
138899     	input         Rx_1            ;
           	                               
138900     	input  [2:0]  Rx_11           ;
           	                               
138901     	input  [3:0]  Rx_13           ;
           	                               
138902     	input         Rx_14           ;
           	                               
138903     	input         Rx_15           ;
           	                               
138904     	input         Rx_17           ;
           	                               
138905     	input  [7:0]  Rx_19           ;
           	                               
138906     	input  [37:0] Rx_2            ;
           	                               
138907     	input         Rx_4            ;
           	                               
138908     	input         Rx_6            ;
           	                               
138909     	input         Rx_7            ;
           	                               
138910     	input  [5:0]  Rx_8            ;
           	                               
138911     	input         Rx_9            ;
           	                               
138912     	output        RxRdy           ;
           	                               
138913     	input         RxVld           ;
           	                               
138914     	input         Sys_Clk         ;
           	                               
138915     	input         Sys_Clk_ClkS    ;
           	                               
138916     	input         Sys_Clk_En      ;
           	                               
138917     	input         Sys_Clk_EnS     ;
           	                               
138918     	input         Sys_Clk_RetRstN ;
           	                               
138919     	input         Sys_Clk_RstN    ;
           	                               
138920     	input         Sys_Clk_Tm      ;
           	                               
138921     	output        Sys_Pwr_Idle    ;
           	                               
138922     	output        Sys_Pwr_WakeUp  ;
           	                               
138923     	output [31:0] Tx_0            ;
           	                               
138924     	output        Tx_1            ;
           	                               
138925     	output [2:0]  Tx_11           ;
           	                               
138926     	output [3:0]  Tx_13           ;
           	                               
138927     	output        Tx_14           ;
           	                               
138928     	output        Tx_15           ;
           	                               
138929     	output        Tx_17           ;
           	                               
138930     	output [7:0]  Tx_19           ;
           	                               
138931     	output [37:0] Tx_2            ;
           	                               
138932     	output        Tx_4            ;
           	                               
138933     	output        Tx_6            ;
           	                               
138934     	output        Tx_7            ;
           	                               
138935     	output [5:0]  Tx_8            ;
           	                               
138936     	output        Tx_9            ;
           	                               
138937     	input         TxRdy           ;
           	                               
138938     	output        TxVld           ;
           	                               
138939     	reg  dontStop ;
           	               
138940     	assign RxRdy = TxRdy;
           	                     
138941     	assign Sys_Pwr_Idle = 1'b1;
           	                           
138942     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
138943     	assign Tx_0 = Rx_0;
           	                   
138944     	assign Tx_1 = Rx_1;
           	                   
138945     	assign Tx_11 = Rx_11;
           	                     
138946     	assign Tx_13 = Rx_13;
           	                     
138947     	assign Tx_14 = Rx_14;
           	                     
138948     	assign Tx_15 = Rx_15;
           	                     
138949     	assign Tx_17 = Rx_17;
           	                     
138950     	assign Tx_19 = Rx_19;
           	                     
138951     	assign Tx_2 = Rx_2;
           	                   
138952     	assign Tx_4 = Rx_4;
           	                   
138953     	assign Tx_6 = Rx_6;
           	                   
138954     	assign Tx_7 = Rx_7;
           	                   
138955     	assign Tx_8 = Rx_8;
           	                   
138956     	assign Tx_9 = Rx_9;
           	                   
138957     	assign TxVld = RxVld;
           	                     
138958     	// synopsys translate_off
           	                         
138959     	// synthesis translate_off
           	                          
138960     	always @( posedge Sys_Clk )
           	                           
138961     		if ( Sys_Clk == 1'b1 )
           		                      
138962     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
138963     				dontStop = 0;
           				             
138964     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
138965     				if (!dontStop) begin
           				                    
138966     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
138967     					$stop;
           					      
138968     				end
           				   
138969     			end
           			   
138970     	// synthesis translate_on
           	                         
138971     	// synopsys translate_on
           	                        
138972     	endmodule
           	         
138973     
           
138974     `timescale 1ps/1ps
                             
138975     module rsnoc_z_H_R_G_T2_O_U_c6a0574a (
                                                 
138976     	Cxt_0
           	     
138977     ,	Cxt_1
            	     
138978     ,	Cxt_2
            	     
138979     ,	Cxt_3
            	     
138980     ,	Cxt_4
            	     
138981     ,	Cxt_5
            	     
138982     ,	Cxt_6
            	     
138983     ,	Cxt_7
            	     
138984     ,	CxtUsed
            	       
138985     ,	Rdy
            	   
138986     ,	Req_AddLd0
            	          
138987     ,	Req_AddMdL
            	          
138988     ,	Req_Len1
            	        
138989     ,	Req_OpcT
            	        
138990     ,	Req_RouteId
            	           
138991     ,	Req_SeqId
            	         
138992     ,	Req_Strm
            	        
138993     ,	ReqRdy
            	      
138994     ,	ReqVld
            	      
138995     ,	Sys_Clk
            	       
138996     ,	Sys_Clk_ClkS
            	            
138997     ,	Sys_Clk_En
            	          
138998     ,	Sys_Clk_EnS
            	           
138999     ,	Sys_Clk_RetRstN
            	               
139000     ,	Sys_Clk_RstN
            	            
139001     ,	Sys_Clk_Tm
            	          
139002     ,	Sys_Pwr_Idle
            	            
139003     ,	Sys_Pwr_WakeUp
            	              
139004     );
             
139005     	input  [32:0] Cxt_0           ;
           	                               
139006     	input  [32:0] Cxt_1           ;
           	                               
139007     	input  [32:0] Cxt_2           ;
           	                               
139008     	input  [32:0] Cxt_3           ;
           	                               
139009     	input  [32:0] Cxt_4           ;
           	                               
139010     	input  [32:0] Cxt_5           ;
           	                               
139011     	input  [32:0] Cxt_6           ;
           	                               
139012     	input  [32:0] Cxt_7           ;
           	                               
139013     	input  [7:0]  CxtUsed         ;
           	                               
139014     	output        Rdy             ;
           	                               
139015     	input  [7:0]  Req_AddLd0      ;
           	                               
139016     	input  [22:0] Req_AddMdL      ;
           	                               
139017     	input  [5:0]  Req_Len1        ;
           	                               
139018     	input  [3:0]  Req_OpcT        ;
           	                               
139019     	input  [13:0] Req_RouteId     ;
           	                               
139020     	input  [3:0]  Req_SeqId       ;
           	                               
139021     	input         Req_Strm        ;
           	                               
139022     	input         ReqRdy          ;
           	                               
139023     	input         ReqVld          ;
           	                               
139024     	input         Sys_Clk         ;
           	                               
139025     	input         Sys_Clk_ClkS    ;
           	                               
139026     	input         Sys_Clk_En      ;
           	                               
139027     	input         Sys_Clk_EnS     ;
           	                               
139028     	input         Sys_Clk_RetRstN ;
           	                               
139029     	input         Sys_Clk_RstN    ;
           	                               
139030     	input         Sys_Clk_Tm      ;
           	                               
139031     	output        Sys_Pwr_Idle    ;
           	                               
139032     	output        Sys_Pwr_WakeUp  ;
           	                               
139033     	assign Rdy = 1'b1;
           	                  
139034     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139035     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139036     endmodule
                    
139037     
           
139038     `timescale 1ps/1ps
                             
139039     module rsnoc_z_H_R_G_T2_P_U_4a97209b (
                                                 
139040     	Cxt_AddLd0
           	          
139041     ,	Cxt_Addr4Be
            	           
139042     ,	Cxt_Echo
            	        
139043     ,	Cxt_Head
            	        
139044     ,	Cxt_Len1
            	        
139045     ,	Cxt_OpcT
            	        
139046     ,	Cxt_RouteIdZ
            	            
139047     ,	CxtUsed
            	       
139048     ,	Rx_ConnId
            	         
139049     ,	Rx_CxtId
            	        
139050     ,	Rx_Head
            	       
139051     ,	Rx_Last
            	       
139052     ,	Rx_Opc
            	      
139053     ,	Rx_Pld
            	      
139054     ,	Rx_Rdy
            	      
139055     ,	Rx_Status
            	         
139056     ,	Rx_Vld
            	      
139057     ,	Sys_Clk
            	       
139058     ,	Sys_Clk_ClkS
            	            
139059     ,	Sys_Clk_En
            	          
139060     ,	Sys_Clk_EnS
            	           
139061     ,	Sys_Clk_RetRstN
            	               
139062     ,	Sys_Clk_RstN
            	            
139063     ,	Sys_Clk_Tm
            	          
139064     ,	Sys_Pwr_Idle
            	            
139065     ,	Sys_Pwr_WakeUp
            	              
139066     ,	Tx_Data
            	       
139067     ,	Tx_Head
            	       
139068     ,	Tx_Rdy
            	      
139069     ,	Tx_Tail
            	       
139070     ,	Tx_Vld
            	      
139071     ,	TxCxtId
            	       
139072     ,	TxLast
            	      
139073     );
             
139074     	input  [7:0]   Cxt_AddLd0      ;
           	                                
139075     	input  [1:0]   Cxt_Addr4Be     ;
           	                                
139076     	input  [2:0]   Cxt_Echo        ;
           	                                
139077     	input          Cxt_Head        ;
           	                                
139078     	input  [5:0]   Cxt_Len1        ;
           	                                
139079     	input  [3:0]   Cxt_OpcT        ;
           	                                
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           	                                
139081     	input  [7:0]   CxtUsed         ;
           	                                
139082     	input  [4:0]   Rx_ConnId       ;
           	                                
139083     	input  [7:0]   Rx_CxtId        ;
           	                                
139084     	input          Rx_Head         ;
           	                                
139085     	input          Rx_Last         ;
           	                                
139086     	input  [3:0]   Rx_Opc          ;
           	                                
139087     	input  [37:0]  Rx_Pld          ;
           	                                
139088     	output         Rx_Rdy          ;
           	                                
139089     	input  [1:0]   Rx_Status       ;
           	                                
139090     	input          Rx_Vld          ;
           	                                
139091     	input          Sys_Clk         ;
           	                                
139092     	input          Sys_Clk_ClkS    ;
           	                                
139093     	input          Sys_Clk_En      ;
           	                                
139094     	input          Sys_Clk_EnS     ;
           	                                
139095     	input          Sys_Clk_RetRstN ;
           	                                
139096     	input          Sys_Clk_RstN    ;
           	                                
139097     	input          Sys_Clk_Tm      ;
           	                                
139098     	output         Sys_Pwr_Idle    ;
           	                                
139099     	output         Sys_Pwr_WakeUp  ;
           	                                
139100     	output [107:0] Tx_Data         ;
           	                                
139101     	output         Tx_Head         ;
           	                                
139102     	input          Tx_Rdy          ;
           	                                
139103     	output         Tx_Tail         ;
           	                                
139104     	output         Tx_Vld          ;
           	                                
139105     	output [7:0]   TxCxtId         ;
           	                                
139106     	output         TxLast          ;
           	                                
139107     	wire [8:0]  u_29f0      ;
           	                         
139108     	wire        AutoItlv    ;
           	                         
139109     	wire        AutoItlvPnd ;
           	                         
139110     	reg  [4:0]  Cur_ConnId  ;
           	                         
139111     	reg  [7:0]  Cur_CxtId   ;
           	                         
139112     	reg         Cur_Last    ;
           	                         
139113     	reg  [3:0]  Cur_Opc     ;
           	                         
139114     	reg  [37:0] Cur_Pld     ;
           	                         
139115     	reg  [1:0]  Cur_Status  ;
           	                         
139116     	wire        Full        ;
           	                         
139117     	wire [30:0] Hdr_Addr    ;
           	                         
139118     	wire [2:0]  Hdr_Echo    ;
           	                         
139119     	wire [6:0]  Hdr_Len1    ;
           	                         
139120     	wire [3:0]  Hdr_Opc     ;
           	                         
139121     	wire [13:0] Hdr_RouteId ;
           	                         
139122     	wire [1:0]  Hdr_Status  ;
           	                         
139123     	wire        Head        ;
           	                         
139124     	wire        Itlv        ;
           	                         
139125     	wire        Tail        ;
           	                         
139126     	wire [69:0] TxHdr       ;
           	                         
139127     	wire [37:0] TxPld       ;
           	                         
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139131     		if ( ! Sys_Clk_RstN )
           		                     
139132     			Cur_Last <= #1.0 ( 1'b0 );
           			                          
139133     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139134     			Cur_Last <= #1.0 ( Rx_Last );
           			                             
139135     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
139136     		.Clk( Sys_Clk )
           		               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139138     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139140     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139143     	,	.O( AutoItlv )
           	 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138857     ,	Rx_1
           <font color = "green">-1-</font> 	    
138858     ,	Rx_11
           <font color = "green">==></font>
138859     ,	Rx_13
           <font color = "red">-2-</font> 	     
138860     ,	Rx_14
            	     
138861     ,	Rx_15
            	     
138862     ,	Rx_17
            	     
138863     ,	Rx_19
            	     
138864     ,	Rx_2
            	    
138865     ,	Rx_4
            	    
138866     ,	Rx_6
            	    
138867     ,	Rx_7
            	    
138868     ,	Rx_8
            	    
138869     ,	Rx_9
            	    
138870     ,	RxRdy
            	     
138871     ,	RxVld
            	     
138872     ,	Sys_Clk
            	       
138873     ,	Sys_Clk_ClkS
            	            
138874     ,	Sys_Clk_En
            	          
138875     ,	Sys_Clk_EnS
            	           
138876     ,	Sys_Clk_RetRstN
            	               
138877     ,	Sys_Clk_RstN
            	            
138878     ,	Sys_Clk_Tm
            	          
138879     ,	Sys_Pwr_Idle
            	            
138880     ,	Sys_Pwr_WakeUp
            	              
138881     ,	Tx_0
            	    
138882     ,	Tx_1
            	    
138883     ,	Tx_11
            	     
138884     ,	Tx_13
            	     
138885     ,	Tx_14
            	     
138886     ,	Tx_15
            	     
138887     ,	Tx_17
            	     
138888     ,	Tx_19
            	     
138889     ,	Tx_2
            	    
138890     ,	Tx_4
            	    
138891     ,	Tx_6
            	    
138892     ,	Tx_7
            	    
138893     ,	Tx_8
            	    
138894     ,	Tx_9
            	    
138895     ,	TxRdy
            	     
138896     ,	TxVld
            	     
138897     );
             
138898     	input  [31:0] Rx_0            ;
           	                               
138899     	input         Rx_1            ;
           	                               
138900     	input  [2:0]  Rx_11           ;
           	                               
138901     	input  [3:0]  Rx_13           ;
           	                               
138902     	input         Rx_14           ;
           	                               
138903     	input         Rx_15           ;
           	                               
138904     	input         Rx_17           ;
           	                               
138905     	input  [7:0]  Rx_19           ;
           	                               
138906     	input  [37:0] Rx_2            ;
           	                               
138907     	input         Rx_4            ;
           	                               
138908     	input         Rx_6            ;
           	                               
138909     	input         Rx_7            ;
           	                               
138910     	input  [5:0]  Rx_8            ;
           	                               
138911     	input         Rx_9            ;
           	                               
138912     	output        RxRdy           ;
           	                               
138913     	input         RxVld           ;
           	                               
138914     	input         Sys_Clk         ;
           	                               
138915     	input         Sys_Clk_ClkS    ;
           	                               
138916     	input         Sys_Clk_En      ;
           	                               
138917     	input         Sys_Clk_EnS     ;
           	                               
138918     	input         Sys_Clk_RetRstN ;
           	                               
138919     	input         Sys_Clk_RstN    ;
           	                               
138920     	input         Sys_Clk_Tm      ;
           	                               
138921     	output        Sys_Pwr_Idle    ;
           	                               
138922     	output        Sys_Pwr_WakeUp  ;
           	                               
138923     	output [31:0] Tx_0            ;
           	                               
138924     	output        Tx_1            ;
           	                               
138925     	output [2:0]  Tx_11           ;
           	                               
138926     	output [3:0]  Tx_13           ;
           	                               
138927     	output        Tx_14           ;
           	                               
138928     	output        Tx_15           ;
           	                               
138929     	output        Tx_17           ;
           	                               
138930     	output [7:0]  Tx_19           ;
           	                               
138931     	output [37:0] Tx_2            ;
           	                               
138932     	output        Tx_4            ;
           	                               
138933     	output        Tx_6            ;
           	                               
138934     	output        Tx_7            ;
           	                               
138935     	output [5:0]  Tx_8            ;
           	                               
138936     	output        Tx_9            ;
           	                               
138937     	input         TxRdy           ;
           	                               
138938     	output        TxVld           ;
           	                               
138939     	reg  dontStop ;
           	               
138940     	assign RxRdy = TxRdy;
           	                     
138941     	assign Sys_Pwr_Idle = 1'b1;
           	                           
138942     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
138943     	assign Tx_0 = Rx_0;
           	                   
138944     	assign Tx_1 = Rx_1;
           	                   
138945     	assign Tx_11 = Rx_11;
           	                     
138946     	assign Tx_13 = Rx_13;
           	                     
138947     	assign Tx_14 = Rx_14;
           	                     
138948     	assign Tx_15 = Rx_15;
           	                     
138949     	assign Tx_17 = Rx_17;
           	                     
138950     	assign Tx_19 = Rx_19;
           	                     
138951     	assign Tx_2 = Rx_2;
           	                   
138952     	assign Tx_4 = Rx_4;
           	                   
138953     	assign Tx_6 = Rx_6;
           	                   
138954     	assign Tx_7 = Rx_7;
           	                   
138955     	assign Tx_8 = Rx_8;
           	                   
138956     	assign Tx_9 = Rx_9;
           	                   
138957     	assign TxVld = RxVld;
           	                     
138958     	// synopsys translate_off
           	                         
138959     	// synthesis translate_off
           	                          
138960     	always @( posedge Sys_Clk )
           	                           
138961     		if ( Sys_Clk == 1'b1 )
           		                      
138962     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
138963     				dontStop = 0;
           				             
138964     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
138965     				if (!dontStop) begin
           				                    
138966     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
138967     					$stop;
           					      
138968     				end
           				   
138969     			end
           			   
138970     	// synthesis translate_on
           	                         
138971     	// synopsys translate_on
           	                        
138972     	endmodule
           	         
138973     
           
138974     `timescale 1ps/1ps
                             
138975     module rsnoc_z_H_R_G_T2_O_U_c6a0574a (
                                                 
138976     	Cxt_0
           	     
138977     ,	Cxt_1
            	     
138978     ,	Cxt_2
            	     
138979     ,	Cxt_3
            	     
138980     ,	Cxt_4
            	     
138981     ,	Cxt_5
            	     
138982     ,	Cxt_6
            	     
138983     ,	Cxt_7
            	     
138984     ,	CxtUsed
            	       
138985     ,	Rdy
            	   
138986     ,	Req_AddLd0
            	          
138987     ,	Req_AddMdL
            	          
138988     ,	Req_Len1
            	        
138989     ,	Req_OpcT
            	        
138990     ,	Req_RouteId
            	           
138991     ,	Req_SeqId
            	         
138992     ,	Req_Strm
            	        
138993     ,	ReqRdy
            	      
138994     ,	ReqVld
            	      
138995     ,	Sys_Clk
            	       
138996     ,	Sys_Clk_ClkS
            	            
138997     ,	Sys_Clk_En
            	          
138998     ,	Sys_Clk_EnS
            	           
138999     ,	Sys_Clk_RetRstN
            	               
139000     ,	Sys_Clk_RstN
            	            
139001     ,	Sys_Clk_Tm
            	          
139002     ,	Sys_Pwr_Idle
            	            
139003     ,	Sys_Pwr_WakeUp
            	              
139004     );
             
139005     	input  [32:0] Cxt_0           ;
           	                               
139006     	input  [32:0] Cxt_1           ;
           	                               
139007     	input  [32:0] Cxt_2           ;
           	                               
139008     	input  [32:0] Cxt_3           ;
           	                               
139009     	input  [32:0] Cxt_4           ;
           	                               
139010     	input  [32:0] Cxt_5           ;
           	                               
139011     	input  [32:0] Cxt_6           ;
           	                               
139012     	input  [32:0] Cxt_7           ;
           	                               
139013     	input  [7:0]  CxtUsed         ;
           	                               
139014     	output        Rdy             ;
           	                               
139015     	input  [7:0]  Req_AddLd0      ;
           	                               
139016     	input  [22:0] Req_AddMdL      ;
           	                               
139017     	input  [5:0]  Req_Len1        ;
           	                               
139018     	input  [3:0]  Req_OpcT        ;
           	                               
139019     	input  [13:0] Req_RouteId     ;
           	                               
139020     	input  [3:0]  Req_SeqId       ;
           	                               
139021     	input         Req_Strm        ;
           	                               
139022     	input         ReqRdy          ;
           	                               
139023     	input         ReqVld          ;
           	                               
139024     	input         Sys_Clk         ;
           	                               
139025     	input         Sys_Clk_ClkS    ;
           	                               
139026     	input         Sys_Clk_En      ;
           	                               
139027     	input         Sys_Clk_EnS     ;
           	                               
139028     	input         Sys_Clk_RetRstN ;
           	                               
139029     	input         Sys_Clk_RstN    ;
           	                               
139030     	input         Sys_Clk_Tm      ;
           	                               
139031     	output        Sys_Pwr_Idle    ;
           	                               
139032     	output        Sys_Pwr_WakeUp  ;
           	                               
139033     	assign Rdy = 1'b1;
           	                  
139034     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139035     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139036     endmodule
                    
139037     
           
139038     `timescale 1ps/1ps
                             
139039     module rsnoc_z_H_R_G_T2_P_U_4a97209b (
                                                 
139040     	Cxt_AddLd0
           	          
139041     ,	Cxt_Addr4Be
            	           
139042     ,	Cxt_Echo
            	        
139043     ,	Cxt_Head
            	        
139044     ,	Cxt_Len1
            	        
139045     ,	Cxt_OpcT
            	        
139046     ,	Cxt_RouteIdZ
            	            
139047     ,	CxtUsed
            	       
139048     ,	Rx_ConnId
            	         
139049     ,	Rx_CxtId
            	        
139050     ,	Rx_Head
            	       
139051     ,	Rx_Last
            	       
139052     ,	Rx_Opc
            	      
139053     ,	Rx_Pld
            	      
139054     ,	Rx_Rdy
            	      
139055     ,	Rx_Status
            	         
139056     ,	Rx_Vld
            	      
139057     ,	Sys_Clk
            	       
139058     ,	Sys_Clk_ClkS
            	            
139059     ,	Sys_Clk_En
            	          
139060     ,	Sys_Clk_EnS
            	           
139061     ,	Sys_Clk_RetRstN
            	               
139062     ,	Sys_Clk_RstN
            	            
139063     ,	Sys_Clk_Tm
            	          
139064     ,	Sys_Pwr_Idle
            	            
139065     ,	Sys_Pwr_WakeUp
            	              
139066     ,	Tx_Data
            	       
139067     ,	Tx_Head
            	       
139068     ,	Tx_Rdy
            	      
139069     ,	Tx_Tail
            	       
139070     ,	Tx_Vld
            	      
139071     ,	TxCxtId
            	       
139072     ,	TxLast
            	      
139073     );
             
139074     	input  [7:0]   Cxt_AddLd0      ;
           	                                
139075     	input  [1:0]   Cxt_Addr4Be     ;
           	                                
139076     	input  [2:0]   Cxt_Echo        ;
           	                                
139077     	input          Cxt_Head        ;
           	                                
139078     	input  [5:0]   Cxt_Len1        ;
           	                                
139079     	input  [3:0]   Cxt_OpcT        ;
           	                                
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           	                                
139081     	input  [7:0]   CxtUsed         ;
           	                                
139082     	input  [4:0]   Rx_ConnId       ;
           	                                
139083     	input  [7:0]   Rx_CxtId        ;
           	                                
139084     	input          Rx_Head         ;
           	                                
139085     	input          Rx_Last         ;
           	                                
139086     	input  [3:0]   Rx_Opc          ;
           	                                
139087     	input  [37:0]  Rx_Pld          ;
           	                                
139088     	output         Rx_Rdy          ;
           	                                
139089     	input  [1:0]   Rx_Status       ;
           	                                
139090     	input          Rx_Vld          ;
           	                                
139091     	input          Sys_Clk         ;
           	                                
139092     	input          Sys_Clk_ClkS    ;
           	                                
139093     	input          Sys_Clk_En      ;
           	                                
139094     	input          Sys_Clk_EnS     ;
           	                                
139095     	input          Sys_Clk_RetRstN ;
           	                                
139096     	input          Sys_Clk_RstN    ;
           	                                
139097     	input          Sys_Clk_Tm      ;
           	                                
139098     	output         Sys_Pwr_Idle    ;
           	                                
139099     	output         Sys_Pwr_WakeUp  ;
           	                                
139100     	output [107:0] Tx_Data         ;
           	                                
139101     	output         Tx_Head         ;
           	                                
139102     	input          Tx_Rdy          ;
           	                                
139103     	output         Tx_Tail         ;
           	                                
139104     	output         Tx_Vld          ;
           	                                
139105     	output [7:0]   TxCxtId         ;
           	                                
139106     	output         TxLast          ;
           	                                
139107     	wire [8:0]  u_29f0      ;
           	                         
139108     	wire        AutoItlv    ;
           	                         
139109     	wire        AutoItlvPnd ;
           	                         
139110     	reg  [4:0]  Cur_ConnId  ;
           	                         
139111     	reg  [7:0]  Cur_CxtId   ;
           	                         
139112     	reg         Cur_Last    ;
           	                         
139113     	reg  [3:0]  Cur_Opc     ;
           	                         
139114     	reg  [37:0] Cur_Pld     ;
           	                         
139115     	reg  [1:0]  Cur_Status  ;
           	                         
139116     	wire        Full        ;
           	                         
139117     	wire [30:0] Hdr_Addr    ;
           	                         
139118     	wire [2:0]  Hdr_Echo    ;
           	                         
139119     	wire [6:0]  Hdr_Len1    ;
           	                         
139120     	wire [3:0]  Hdr_Opc     ;
           	                         
139121     	wire [13:0] Hdr_RouteId ;
           	                         
139122     	wire [1:0]  Hdr_Status  ;
           	                         
139123     	wire        Head        ;
           	                         
139124     	wire        Itlv        ;
           	                         
139125     	wire        Tail        ;
           	                         
139126     	wire [69:0] TxHdr       ;
           	                         
139127     	wire [37:0] TxPld       ;
           	                         
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139131     		if ( ! Sys_Clk_RstN )
           		                     
139132     			Cur_Last <= #1.0 ( 1'b0 );
           			                          
139133     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139134     			Cur_Last <= #1.0 ( Rx_Last );
           			                             
139135     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
139136     		.Clk( Sys_Clk )
           		               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139138     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139140     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139143     	,	.O( AutoItlv )
           	 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138863     ,	Rx_19
           <font color = "red">-1-</font> 	     
138864     ,	Rx_2
           <font color = "red">==></font>
138865     ,	Rx_4
           <font color = "red">==></font>
138866     ,	Rx_6
           <font color = "green">==></font>
138867     ,	Rx_7
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138871     ,	RxVld
           <font color = "green">-1-</font> 	     
138872     ,	Sys_Clk
           <font color = "green">==></font>
138873     ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
138874     ,	Sys_Clk_En
            	          
138875     ,	Sys_Clk_EnS
            	           
138876     ,	Sys_Clk_RetRstN
            	               
138877     ,	Sys_Clk_RstN
            	            
138878     ,	Sys_Clk_Tm
            	          
138879     ,	Sys_Pwr_Idle
            	            
138880     ,	Sys_Pwr_WakeUp
            	              
138881     ,	Tx_0
            	    
138882     ,	Tx_1
            	    
138883     ,	Tx_11
            	     
138884     ,	Tx_13
            	     
138885     ,	Tx_14
            	     
138886     ,	Tx_15
            	     
138887     ,	Tx_17
            	     
138888     ,	Tx_19
            	     
138889     ,	Tx_2
            	    
138890     ,	Tx_4
            	    
138891     ,	Tx_6
            	    
138892     ,	Tx_7
            	    
138893     ,	Tx_8
            	    
138894     ,	Tx_9
            	    
138895     ,	TxRdy
            	     
138896     ,	TxVld
            	     
138897     );
             
138898     	input  [31:0] Rx_0            ;
           	                               
138899     	input         Rx_1            ;
           	                               
138900     	input  [2:0]  Rx_11           ;
           	                               
138901     	input  [3:0]  Rx_13           ;
           	                               
138902     	input         Rx_14           ;
           	                               
138903     	input         Rx_15           ;
           	                               
138904     	input         Rx_17           ;
           	                               
138905     	input  [7:0]  Rx_19           ;
           	                               
138906     	input  [37:0] Rx_2            ;
           	                               
138907     	input         Rx_4            ;
           	                               
138908     	input         Rx_6            ;
           	                               
138909     	input         Rx_7            ;
           	                               
138910     	input  [5:0]  Rx_8            ;
           	                               
138911     	input         Rx_9            ;
           	                               
138912     	output        RxRdy           ;
           	                               
138913     	input         RxVld           ;
           	                               
138914     	input         Sys_Clk         ;
           	                               
138915     	input         Sys_Clk_ClkS    ;
           	                               
138916     	input         Sys_Clk_En      ;
           	                               
138917     	input         Sys_Clk_EnS     ;
           	                               
138918     	input         Sys_Clk_RetRstN ;
           	                               
138919     	input         Sys_Clk_RstN    ;
           	                               
138920     	input         Sys_Clk_Tm      ;
           	                               
138921     	output        Sys_Pwr_Idle    ;
           	                               
138922     	output        Sys_Pwr_WakeUp  ;
           	                               
138923     	output [31:0] Tx_0            ;
           	                               
138924     	output        Tx_1            ;
           	                               
138925     	output [2:0]  Tx_11           ;
           	                               
138926     	output [3:0]  Tx_13           ;
           	                               
138927     	output        Tx_14           ;
           	                               
138928     	output        Tx_15           ;
           	                               
138929     	output        Tx_17           ;
           	                               
138930     	output [7:0]  Tx_19           ;
           	                               
138931     	output [37:0] Tx_2            ;
           	                               
138932     	output        Tx_4            ;
           	                               
138933     	output        Tx_6            ;
           	                               
138934     	output        Tx_7            ;
           	                               
138935     	output [5:0]  Tx_8            ;
           	                               
138936     	output        Tx_9            ;
           	                               
138937     	input         TxRdy           ;
           	                               
138938     	output        TxVld           ;
           	                               
138939     	reg  dontStop ;
           	               
138940     	assign RxRdy = TxRdy;
           	                     
138941     	assign Sys_Pwr_Idle = 1'b1;
           	                           
138942     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
138943     	assign Tx_0 = Rx_0;
           	                   
138944     	assign Tx_1 = Rx_1;
           	                   
138945     	assign Tx_11 = Rx_11;
           	                     
138946     	assign Tx_13 = Rx_13;
           	                     
138947     	assign Tx_14 = Rx_14;
           	                     
138948     	assign Tx_15 = Rx_15;
           	                     
138949     	assign Tx_17 = Rx_17;
           	                     
138950     	assign Tx_19 = Rx_19;
           	                     
138951     	assign Tx_2 = Rx_2;
           	                   
138952     	assign Tx_4 = Rx_4;
           	                   
138953     	assign Tx_6 = Rx_6;
           	                   
138954     	assign Tx_7 = Rx_7;
           	                   
138955     	assign Tx_8 = Rx_8;
           	                   
138956     	assign Tx_9 = Rx_9;
           	                   
138957     	assign TxVld = RxVld;
           	                     
138958     	// synopsys translate_off
           	                         
138959     	// synthesis translate_off
           	                          
138960     	always @( posedge Sys_Clk )
           	                           
138961     		if ( Sys_Clk == 1'b1 )
           		                      
138962     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
138963     				dontStop = 0;
           				             
138964     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
138965     				if (!dontStop) begin
           				                    
138966     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
138967     					$stop;
           					      
138968     				end
           				   
138969     			end
           			   
138970     	// synthesis translate_on
           	                         
138971     	// synopsys translate_on
           	                        
138972     	endmodule
           	         
138973     
           
138974     `timescale 1ps/1ps
                             
138975     module rsnoc_z_H_R_G_T2_O_U_c6a0574a (
                                                 
138976     	Cxt_0
           	     
138977     ,	Cxt_1
            	     
138978     ,	Cxt_2
            	     
138979     ,	Cxt_3
            	     
138980     ,	Cxt_4
            	     
138981     ,	Cxt_5
            	     
138982     ,	Cxt_6
            	     
138983     ,	Cxt_7
            	     
138984     ,	CxtUsed
            	       
138985     ,	Rdy
            	   
138986     ,	Req_AddLd0
            	          
138987     ,	Req_AddMdL
            	          
138988     ,	Req_Len1
            	        
138989     ,	Req_OpcT
            	        
138990     ,	Req_RouteId
            	           
138991     ,	Req_SeqId
            	         
138992     ,	Req_Strm
            	        
138993     ,	ReqRdy
            	      
138994     ,	ReqVld
            	      
138995     ,	Sys_Clk
            	       
138996     ,	Sys_Clk_ClkS
            	            
138997     ,	Sys_Clk_En
            	          
138998     ,	Sys_Clk_EnS
            	           
138999     ,	Sys_Clk_RetRstN
            	               
139000     ,	Sys_Clk_RstN
            	            
139001     ,	Sys_Clk_Tm
            	          
139002     ,	Sys_Pwr_Idle
            	            
139003     ,	Sys_Pwr_WakeUp
            	              
139004     );
             
139005     	input  [32:0] Cxt_0           ;
           	                               
139006     	input  [32:0] Cxt_1           ;
           	                               
139007     	input  [32:0] Cxt_2           ;
           	                               
139008     	input  [32:0] Cxt_3           ;
           	                               
139009     	input  [32:0] Cxt_4           ;
           	                               
139010     	input  [32:0] Cxt_5           ;
           	                               
139011     	input  [32:0] Cxt_6           ;
           	                               
139012     	input  [32:0] Cxt_7           ;
           	                               
139013     	input  [7:0]  CxtUsed         ;
           	                               
139014     	output        Rdy             ;
           	                               
139015     	input  [7:0]  Req_AddLd0      ;
           	                               
139016     	input  [22:0] Req_AddMdL      ;
           	                               
139017     	input  [5:0]  Req_Len1        ;
           	                               
139018     	input  [3:0]  Req_OpcT        ;
           	                               
139019     	input  [13:0] Req_RouteId     ;
           	                               
139020     	input  [3:0]  Req_SeqId       ;
           	                               
139021     	input         Req_Strm        ;
           	                               
139022     	input         ReqRdy          ;
           	                               
139023     	input         ReqVld          ;
           	                               
139024     	input         Sys_Clk         ;
           	                               
139025     	input         Sys_Clk_ClkS    ;
           	                               
139026     	input         Sys_Clk_En      ;
           	                               
139027     	input         Sys_Clk_EnS     ;
           	                               
139028     	input         Sys_Clk_RetRstN ;
           	                               
139029     	input         Sys_Clk_RstN    ;
           	                               
139030     	input         Sys_Clk_Tm      ;
           	                               
139031     	output        Sys_Pwr_Idle    ;
           	                               
139032     	output        Sys_Pwr_WakeUp  ;
           	                               
139033     	assign Rdy = 1'b1;
           	                  
139034     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139035     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139036     endmodule
                    
139037     
           
139038     `timescale 1ps/1ps
                             
139039     module rsnoc_z_H_R_G_T2_P_U_4a97209b (
                                                 
139040     	Cxt_AddLd0
           	          
139041     ,	Cxt_Addr4Be
            	           
139042     ,	Cxt_Echo
            	        
139043     ,	Cxt_Head
            	        
139044     ,	Cxt_Len1
            	        
139045     ,	Cxt_OpcT
            	        
139046     ,	Cxt_RouteIdZ
            	            
139047     ,	CxtUsed
            	       
139048     ,	Rx_ConnId
            	         
139049     ,	Rx_CxtId
            	        
139050     ,	Rx_Head
            	       
139051     ,	Rx_Last
            	       
139052     ,	Rx_Opc
            	      
139053     ,	Rx_Pld
            	      
139054     ,	Rx_Rdy
            	      
139055     ,	Rx_Status
            	         
139056     ,	Rx_Vld
            	      
139057     ,	Sys_Clk
            	       
139058     ,	Sys_Clk_ClkS
            	            
139059     ,	Sys_Clk_En
            	          
139060     ,	Sys_Clk_EnS
            	           
139061     ,	Sys_Clk_RetRstN
            	               
139062     ,	Sys_Clk_RstN
            	            
139063     ,	Sys_Clk_Tm
            	          
139064     ,	Sys_Pwr_Idle
            	            
139065     ,	Sys_Pwr_WakeUp
            	              
139066     ,	Tx_Data
            	       
139067     ,	Tx_Head
            	       
139068     ,	Tx_Rdy
            	      
139069     ,	Tx_Tail
            	       
139070     ,	Tx_Vld
            	      
139071     ,	TxCxtId
            	       
139072     ,	TxLast
            	      
139073     );
             
139074     	input  [7:0]   Cxt_AddLd0      ;
           	                                
139075     	input  [1:0]   Cxt_Addr4Be     ;
           	                                
139076     	input  [2:0]   Cxt_Echo        ;
           	                                
139077     	input          Cxt_Head        ;
           	                                
139078     	input  [5:0]   Cxt_Len1        ;
           	                                
139079     	input  [3:0]   Cxt_OpcT        ;
           	                                
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           	                                
139081     	input  [7:0]   CxtUsed         ;
           	                                
139082     	input  [4:0]   Rx_ConnId       ;
           	                                
139083     	input  [7:0]   Rx_CxtId        ;
           	                                
139084     	input          Rx_Head         ;
           	                                
139085     	input          Rx_Last         ;
           	                                
139086     	input  [3:0]   Rx_Opc          ;
           	                                
139087     	input  [37:0]  Rx_Pld          ;
           	                                
139088     	output         Rx_Rdy          ;
           	                                
139089     	input  [1:0]   Rx_Status       ;
           	                                
139090     	input          Rx_Vld          ;
           	                                
139091     	input          Sys_Clk         ;
           	                                
139092     	input          Sys_Clk_ClkS    ;
           	                                
139093     	input          Sys_Clk_En      ;
           	                                
139094     	input          Sys_Clk_EnS     ;
           	                                
139095     	input          Sys_Clk_RetRstN ;
           	                                
139096     	input          Sys_Clk_RstN    ;
           	                                
139097     	input          Sys_Clk_Tm      ;
           	                                
139098     	output         Sys_Pwr_Idle    ;
           	                                
139099     	output         Sys_Pwr_WakeUp  ;
           	                                
139100     	output [107:0] Tx_Data         ;
           	                                
139101     	output         Tx_Head         ;
           	                                
139102     	input          Tx_Rdy          ;
           	                                
139103     	output         Tx_Tail         ;
           	                                
139104     	output         Tx_Vld          ;
           	                                
139105     	output [7:0]   TxCxtId         ;
           	                                
139106     	output         TxLast          ;
           	                                
139107     	wire [8:0]  u_29f0      ;
           	                         
139108     	wire        AutoItlv    ;
           	                         
139109     	wire        AutoItlvPnd ;
           	                         
139110     	reg  [4:0]  Cur_ConnId  ;
           	                         
139111     	reg  [7:0]  Cur_CxtId   ;
           	                         
139112     	reg         Cur_Last    ;
           	                         
139113     	reg  [3:0]  Cur_Opc     ;
           	                         
139114     	reg  [37:0] Cur_Pld     ;
           	                         
139115     	reg  [1:0]  Cur_Status  ;
           	                         
139116     	wire        Full        ;
           	                         
139117     	wire [30:0] Hdr_Addr    ;
           	                         
139118     	wire [2:0]  Hdr_Echo    ;
           	                         
139119     	wire [6:0]  Hdr_Len1    ;
           	                         
139120     	wire [3:0]  Hdr_Opc     ;
           	                         
139121     	wire [13:0] Hdr_RouteId ;
           	                         
139122     	wire [1:0]  Hdr_Status  ;
           	                         
139123     	wire        Head        ;
           	                         
139124     	wire        Itlv        ;
           	                         
139125     	wire        Tail        ;
           	                         
139126     	wire [69:0] TxHdr       ;
           	                         
139127     	wire [37:0] TxPld       ;
           	                         
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139131     		if ( ! Sys_Clk_RstN )
           		                     
139132     			Cur_Last <= #1.0 ( 1'b0 );
           			                          
139133     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139134     			Cur_Last <= #1.0 ( Rx_Last );
           			                             
139135     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
139136     		.Clk( Sys_Clk )
           		               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139138     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139140     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139143     	,	.O( AutoItlv )
           	 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138877     ,	Sys_Clk_RstN
           <font color = "red">-1-</font> 	            
138878     ,	Sys_Clk_Tm
           <font color = "green">==></font>
138879     ,	Sys_Pwr_Idle
           <font color = "red">==></font>
138880     ,	Sys_Pwr_WakeUp
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1'b0 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138884     ,	Tx_13
           <font color = "green">-1-</font> 	     
138885     ,	Tx_14
           <font color = "green">==></font>
138886     ,	Tx_15
           <font color = "red">-2-</font> 	     
138887     ,	Tx_17
            	     
138888     ,	Tx_19
            	     
138889     ,	Tx_2
            	    
138890     ,	Tx_4
            	    
138891     ,	Tx_6
            	    
138892     ,	Tx_7
            	    
138893     ,	Tx_8
            	    
138894     ,	Tx_9
            	    
138895     ,	TxRdy
            	     
138896     ,	TxVld
            	     
138897     );
             
138898     	input  [31:0] Rx_0            ;
           	                               
138899     	input         Rx_1            ;
           	                               
138900     	input  [2:0]  Rx_11           ;
           	                               
138901     	input  [3:0]  Rx_13           ;
           	                               
138902     	input         Rx_14           ;
           	                               
138903     	input         Rx_15           ;
           	                               
138904     	input         Rx_17           ;
           	                               
138905     	input  [7:0]  Rx_19           ;
           	                               
138906     	input  [37:0] Rx_2            ;
           	                               
138907     	input         Rx_4            ;
           	                               
138908     	input         Rx_6            ;
           	                               
138909     	input         Rx_7            ;
           	                               
138910     	input  [5:0]  Rx_8            ;
           	                               
138911     	input         Rx_9            ;
           	                               
138912     	output        RxRdy           ;
           	                               
138913     	input         RxVld           ;
           	                               
138914     	input         Sys_Clk         ;
           	                               
138915     	input         Sys_Clk_ClkS    ;
           	                               
138916     	input         Sys_Clk_En      ;
           	                               
138917     	input         Sys_Clk_EnS     ;
           	                               
138918     	input         Sys_Clk_RetRstN ;
           	                               
138919     	input         Sys_Clk_RstN    ;
           	                               
138920     	input         Sys_Clk_Tm      ;
           	                               
138921     	output        Sys_Pwr_Idle    ;
           	                               
138922     	output        Sys_Pwr_WakeUp  ;
           	                               
138923     	output [31:0] Tx_0            ;
           	                               
138924     	output        Tx_1            ;
           	                               
138925     	output [2:0]  Tx_11           ;
           	                               
138926     	output [3:0]  Tx_13           ;
           	                               
138927     	output        Tx_14           ;
           	                               
138928     	output        Tx_15           ;
           	                               
138929     	output        Tx_17           ;
           	                               
138930     	output [7:0]  Tx_19           ;
           	                               
138931     	output [37:0] Tx_2            ;
           	                               
138932     	output        Tx_4            ;
           	                               
138933     	output        Tx_6            ;
           	                               
138934     	output        Tx_7            ;
           	                               
138935     	output [5:0]  Tx_8            ;
           	                               
138936     	output        Tx_9            ;
           	                               
138937     	input         TxRdy           ;
           	                               
138938     	output        TxVld           ;
           	                               
138939     	reg  dontStop ;
           	               
138940     	assign RxRdy = TxRdy;
           	                     
138941     	assign Sys_Pwr_Idle = 1'b1;
           	                           
138942     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
138943     	assign Tx_0 = Rx_0;
           	                   
138944     	assign Tx_1 = Rx_1;
           	                   
138945     	assign Tx_11 = Rx_11;
           	                     
138946     	assign Tx_13 = Rx_13;
           	                     
138947     	assign Tx_14 = Rx_14;
           	                     
138948     	assign Tx_15 = Rx_15;
           	                     
138949     	assign Tx_17 = Rx_17;
           	                     
138950     	assign Tx_19 = Rx_19;
           	                     
138951     	assign Tx_2 = Rx_2;
           	                   
138952     	assign Tx_4 = Rx_4;
           	                   
138953     	assign Tx_6 = Rx_6;
           	                   
138954     	assign Tx_7 = Rx_7;
           	                   
138955     	assign Tx_8 = Rx_8;
           	                   
138956     	assign Tx_9 = Rx_9;
           	                   
138957     	assign TxVld = RxVld;
           	                     
138958     	// synopsys translate_off
           	                         
138959     	// synthesis translate_off
           	                          
138960     	always @( posedge Sys_Clk )
           	                           
138961     		if ( Sys_Clk == 1'b1 )
           		                      
138962     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
138963     				dontStop = 0;
           				             
138964     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
138965     				if (!dontStop) begin
           				                    
138966     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
138967     					$stop;
           					      
138968     				end
           				   
138969     			end
           			   
138970     	// synthesis translate_on
           	                         
138971     	// synopsys translate_on
           	                        
138972     	endmodule
           	         
138973     
           
138974     `timescale 1ps/1ps
                             
138975     module rsnoc_z_H_R_G_T2_O_U_c6a0574a (
                                                 
138976     	Cxt_0
           	     
138977     ,	Cxt_1
            	     
138978     ,	Cxt_2
            	     
138979     ,	Cxt_3
            	     
138980     ,	Cxt_4
            	     
138981     ,	Cxt_5
            	     
138982     ,	Cxt_6
            	     
138983     ,	Cxt_7
            	     
138984     ,	CxtUsed
            	       
138985     ,	Rdy
            	   
138986     ,	Req_AddLd0
            	          
138987     ,	Req_AddMdL
            	          
138988     ,	Req_Len1
            	        
138989     ,	Req_OpcT
            	        
138990     ,	Req_RouteId
            	           
138991     ,	Req_SeqId
            	         
138992     ,	Req_Strm
            	        
138993     ,	ReqRdy
            	      
138994     ,	ReqVld
            	      
138995     ,	Sys_Clk
            	       
138996     ,	Sys_Clk_ClkS
            	            
138997     ,	Sys_Clk_En
            	          
138998     ,	Sys_Clk_EnS
            	           
138999     ,	Sys_Clk_RetRstN
            	               
139000     ,	Sys_Clk_RstN
            	            
139001     ,	Sys_Clk_Tm
            	          
139002     ,	Sys_Pwr_Idle
            	            
139003     ,	Sys_Pwr_WakeUp
            	              
139004     );
             
139005     	input  [32:0] Cxt_0           ;
           	                               
139006     	input  [32:0] Cxt_1           ;
           	                               
139007     	input  [32:0] Cxt_2           ;
           	                               
139008     	input  [32:0] Cxt_3           ;
           	                               
139009     	input  [32:0] Cxt_4           ;
           	                               
139010     	input  [32:0] Cxt_5           ;
           	                               
139011     	input  [32:0] Cxt_6           ;
           	                               
139012     	input  [32:0] Cxt_7           ;
           	                               
139013     	input  [7:0]  CxtUsed         ;
           	                               
139014     	output        Rdy             ;
           	                               
139015     	input  [7:0]  Req_AddLd0      ;
           	                               
139016     	input  [22:0] Req_AddMdL      ;
           	                               
139017     	input  [5:0]  Req_Len1        ;
           	                               
139018     	input  [3:0]  Req_OpcT        ;
           	                               
139019     	input  [13:0] Req_RouteId     ;
           	                               
139020     	input  [3:0]  Req_SeqId       ;
           	                               
139021     	input         Req_Strm        ;
           	                               
139022     	input         ReqRdy          ;
           	                               
139023     	input         ReqVld          ;
           	                               
139024     	input         Sys_Clk         ;
           	                               
139025     	input         Sys_Clk_ClkS    ;
           	                               
139026     	input         Sys_Clk_En      ;
           	                               
139027     	input         Sys_Clk_EnS     ;
           	                               
139028     	input         Sys_Clk_RetRstN ;
           	                               
139029     	input         Sys_Clk_RstN    ;
           	                               
139030     	input         Sys_Clk_Tm      ;
           	                               
139031     	output        Sys_Pwr_Idle    ;
           	                               
139032     	output        Sys_Pwr_WakeUp  ;
           	                               
139033     	assign Rdy = 1'b1;
           	                  
139034     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139035     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139036     endmodule
                    
139037     
           
139038     `timescale 1ps/1ps
                             
139039     module rsnoc_z_H_R_G_T2_P_U_4a97209b (
                                                 
139040     	Cxt_AddLd0
           	          
139041     ,	Cxt_Addr4Be
            	           
139042     ,	Cxt_Echo
            	        
139043     ,	Cxt_Head
            	        
139044     ,	Cxt_Len1
            	        
139045     ,	Cxt_OpcT
            	        
139046     ,	Cxt_RouteIdZ
            	            
139047     ,	CxtUsed
            	       
139048     ,	Rx_ConnId
            	         
139049     ,	Rx_CxtId
            	        
139050     ,	Rx_Head
            	       
139051     ,	Rx_Last
            	       
139052     ,	Rx_Opc
            	      
139053     ,	Rx_Pld
            	      
139054     ,	Rx_Rdy
            	      
139055     ,	Rx_Status
            	         
139056     ,	Rx_Vld
            	      
139057     ,	Sys_Clk
            	       
139058     ,	Sys_Clk_ClkS
            	            
139059     ,	Sys_Clk_En
            	          
139060     ,	Sys_Clk_EnS
            	           
139061     ,	Sys_Clk_RetRstN
            	               
139062     ,	Sys_Clk_RstN
            	            
139063     ,	Sys_Clk_Tm
            	          
139064     ,	Sys_Pwr_Idle
            	            
139065     ,	Sys_Pwr_WakeUp
            	              
139066     ,	Tx_Data
            	       
139067     ,	Tx_Head
            	       
139068     ,	Tx_Rdy
            	      
139069     ,	Tx_Tail
            	       
139070     ,	Tx_Vld
            	      
139071     ,	TxCxtId
            	       
139072     ,	TxLast
            	      
139073     );
             
139074     	input  [7:0]   Cxt_AddLd0      ;
           	                                
139075     	input  [1:0]   Cxt_Addr4Be     ;
           	                                
139076     	input  [2:0]   Cxt_Echo        ;
           	                                
139077     	input          Cxt_Head        ;
           	                                
139078     	input  [5:0]   Cxt_Len1        ;
           	                                
139079     	input  [3:0]   Cxt_OpcT        ;
           	                                
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           	                                
139081     	input  [7:0]   CxtUsed         ;
           	                                
139082     	input  [4:0]   Rx_ConnId       ;
           	                                
139083     	input  [7:0]   Rx_CxtId        ;
           	                                
139084     	input          Rx_Head         ;
           	                                
139085     	input          Rx_Last         ;
           	                                
139086     	input  [3:0]   Rx_Opc          ;
           	                                
139087     	input  [37:0]  Rx_Pld          ;
           	                                
139088     	output         Rx_Rdy          ;
           	                                
139089     	input  [1:0]   Rx_Status       ;
           	                                
139090     	input          Rx_Vld          ;
           	                                
139091     	input          Sys_Clk         ;
           	                                
139092     	input          Sys_Clk_ClkS    ;
           	                                
139093     	input          Sys_Clk_En      ;
           	                                
139094     	input          Sys_Clk_EnS     ;
           	                                
139095     	input          Sys_Clk_RetRstN ;
           	                                
139096     	input          Sys_Clk_RstN    ;
           	                                
139097     	input          Sys_Clk_Tm      ;
           	                                
139098     	output         Sys_Pwr_Idle    ;
           	                                
139099     	output         Sys_Pwr_WakeUp  ;
           	                                
139100     	output [107:0] Tx_Data         ;
           	                                
139101     	output         Tx_Head         ;
           	                                
139102     	input          Tx_Rdy          ;
           	                                
139103     	output         Tx_Tail         ;
           	                                
139104     	output         Tx_Vld          ;
           	                                
139105     	output [7:0]   TxCxtId         ;
           	                                
139106     	output         TxLast          ;
           	                                
139107     	wire [8:0]  u_29f0      ;
           	                         
139108     	wire        AutoItlv    ;
           	                         
139109     	wire        AutoItlvPnd ;
           	                         
139110     	reg  [4:0]  Cur_ConnId  ;
           	                         
139111     	reg  [7:0]  Cur_CxtId   ;
           	                         
139112     	reg         Cur_Last    ;
           	                         
139113     	reg  [3:0]  Cur_Opc     ;
           	                         
139114     	reg  [37:0] Cur_Pld     ;
           	                         
139115     	reg  [1:0]  Cur_Status  ;
           	                         
139116     	wire        Full        ;
           	                         
139117     	wire [30:0] Hdr_Addr    ;
           	                         
139118     	wire [2:0]  Hdr_Echo    ;
           	                         
139119     	wire [6:0]  Hdr_Len1    ;
           	                         
139120     	wire [3:0]  Hdr_Opc     ;
           	                         
139121     	wire [13:0] Hdr_RouteId ;
           	                         
139122     	wire [1:0]  Hdr_Status  ;
           	                         
139123     	wire        Head        ;
           	                         
139124     	wire        Itlv        ;
           	                         
139125     	wire        Tail        ;
           	                         
139126     	wire [69:0] TxHdr       ;
           	                         
139127     	wire [37:0] TxPld       ;
           	                         
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139131     		if ( ! Sys_Clk_RstN )
           		                     
139132     			Cur_Last <= #1.0 ( 1'b0 );
           			                          
139133     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139134     			Cur_Last <= #1.0 ( Rx_Last );
           			                             
139135     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
139136     		.Clk( Sys_Clk )
           		               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139138     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139140     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139143     	,	.O( AutoItlv )
           	 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
139523     	assign u_b984_0 = PldIn_Data;
           	                             
139524     	assign Req_Last = Rx_Tail;
           	                          
139525     	assign PldIn_Last = Req_Last;
           	                             
139526     	assign u_b984_1 = PldIn_Last;
           	                             
139527     	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
           	                                    
139528     		.Be( { 1'b1 , 3'b0 } )
           		                      
139529     	,	.Data( { PreAbort ? { 4'b0000 , 3'b0 } : PreInfo , 25'b0 } )
           	 	                  <font color = "red">-4-</font>  
           	 	                  <font color = "red">==></font>  
           	 	                  <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138902     	input         Rx_14           ;
           	<font color = "green">-1-</font>                               
138903     	input         Rx_15           ;
           <font color = "green">	==></font>
138904     	input         Rx_17           ;
           	<font color = "red">-2-</font>                               
138905     	input  [7:0]  Rx_19           ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138908     	input         Rx_6            ;
           	<font color = "green">-1-</font>                               
138909     	input         Rx_7            ;
           <font color = "green">	==></font>
138910     	input  [5:0]  Rx_8            ;
           	<font color = "red">-2-</font>                               
138911     	input         Rx_9            ;
           	                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138913     	input         RxVld           ;
           	<font color = "green">-1-</font>                               
138914     	input         Sys_Clk         ;
           <font color = "green">	==></font>
138915     	input         Sys_Clk_ClkS    ;
           	<font color = "red">-2-</font>                               
138916     	input         Sys_Clk_En      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138918     	input         Sys_Clk_RetRstN ;
           	<font color = "green">-1-</font>                               
138919     	input         Sys_Clk_RstN    ;
           <font color = "green">	==></font>
138920     	input         Sys_Clk_Tm      ;
           	<font color = "red">-2-</font>                               
138921     	output        Sys_Pwr_Idle    ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138924     	output        Tx_1            ;
           	<font color = "red">-1-</font>                               
138925     	output [2:0]  Tx_11           ;
           <font color = "red">	==></font>
138926     	output [3:0]  Tx_13           ;
           <font color = "red">	==></font>
138927     	output        Tx_14           ;
           <font color = "green">	==></font>
138928     	output        Tx_15           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138932     	output        Tx_4            ;
           	<font color = "green">-1-</font>                               
138933     	output        Tx_6            ;
           <font color = "green">	==></font>
138934     	output        Tx_7            ;
           	<font color = "red">-2-</font>                               
138935     	output [5:0]  Tx_8            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138937     	input         TxRdy           ;
           	<font color = "green">-1-</font>                               
138938     	output        TxVld           ;
           <font color = "green">	==></font>
138939     	reg  dontStop ;
           	<font color = "red">-2-</font>               
138940     	assign RxRdy = TxRdy;
           	                     
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_5b82) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138954     	assign Tx_7 = Rx_7;
           	<font color = "green">-1-</font>                   
138955     	assign Tx_8 = Rx_8;
           <font color = "green">	==></font>
138956     	assign Tx_9 = Rx_9;
           	<font color = "red">-2-</font>                   
138957     	assign TxVld = RxVld;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138959     	// synthesis translate_off
           	                          <font color = "green">-1-</font>
138960     	always @( posedge Sys_Clk )
           <font color = "green">	==></font>
138961     		if ( Sys_Clk == 1'b1 )
           		<font color = "red">-2-</font>  
138962     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138964     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
138965     				if (!dontStop) begin
           <font color = "green">				==></font>
138966     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					<font color = "red">-2-</font>                                                                                                                                    
138967     					$stop;
           <font color = "red">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138969     			end
           			<font color = "green">-1-</font>   
138970     	// synthesis translate_on
           <font color = "green">	==></font>
138971     	// synopsys translate_on
           	                        <font color = "red">-2-</font>
138972     	endmodule
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138975     module rsnoc_z_H_R_G_T2_O_U_c6a0574a (
           <font color = "red">-1-</font>                                      
138976     	Cxt_0
           <font color = "red">	==></font>
138977     ,	Cxt_1
           <font color = "red">==></font>
138978     ,	Cxt_2
           <font color = "green">==></font>
138979     ,	Cxt_3
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138983     ,	Cxt_7
           <font color = "green">-1-</font> 	     
138984     ,	CxtUsed
           <font color = "green">==></font>
138985     ,	Rdy
           <font color = "red">-2-</font> 	   
138986     ,	Req_AddLd0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138988     ,	Req_Len1
           <font color = "green">-1-</font> 	        
138989     ,	Req_OpcT
           <font color = "green">==></font>
138990     ,	Req_RouteId
           <font color = "red">-2-</font> 	           
138991     ,	Req_SeqId
            	         
138992     ,	Req_Strm
            	        
138993     ,	ReqRdy
            	      
138994     ,	ReqVld
            	      
138995     ,	Sys_Clk
            	       
138996     ,	Sys_Clk_ClkS
            	            
138997     ,	Sys_Clk_En
            	          
138998     ,	Sys_Clk_EnS
            	           
138999     ,	Sys_Clk_RetRstN
            	               
139000     ,	Sys_Clk_RstN
            	            
139001     ,	Sys_Clk_Tm
            	          
139002     ,	Sys_Pwr_Idle
            	            
139003     ,	Sys_Pwr_WakeUp
            	              
139004     );
             
139005     	input  [32:0] Cxt_0           ;
           	                               
139006     	input  [32:0] Cxt_1           ;
           	                               
139007     	input  [32:0] Cxt_2           ;
           	                               
139008     	input  [32:0] Cxt_3           ;
           	                               
139009     	input  [32:0] Cxt_4           ;
           	                               
139010     	input  [32:0] Cxt_5           ;
           	                               
139011     	input  [32:0] Cxt_6           ;
           	                               
139012     	input  [32:0] Cxt_7           ;
           	                               
139013     	input  [7:0]  CxtUsed         ;
           	                               
139014     	output        Rdy             ;
           	                               
139015     	input  [7:0]  Req_AddLd0      ;
           	                               
139016     	input  [22:0] Req_AddMdL      ;
           	                               
139017     	input  [5:0]  Req_Len1        ;
           	                               
139018     	input  [3:0]  Req_OpcT        ;
           	                               
139019     	input  [13:0] Req_RouteId     ;
           	                               
139020     	input  [3:0]  Req_SeqId       ;
           	                               
139021     	input         Req_Strm        ;
           	                               
139022     	input         ReqRdy          ;
           	                               
139023     	input         ReqVld          ;
           	                               
139024     	input         Sys_Clk         ;
           	                               
139025     	input         Sys_Clk_ClkS    ;
           	                               
139026     	input         Sys_Clk_En      ;
           	                               
139027     	input         Sys_Clk_EnS     ;
           	                               
139028     	input         Sys_Clk_RetRstN ;
           	                               
139029     	input         Sys_Clk_RstN    ;
           	                               
139030     	input         Sys_Clk_Tm      ;
           	                               
139031     	output        Sys_Pwr_Idle    ;
           	                               
139032     	output        Sys_Pwr_WakeUp  ;
           	                               
139033     	assign Rdy = 1'b1;
           	                  
139034     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139035     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139036     endmodule
                    
139037     
           
139038     `timescale 1ps/1ps
                             
139039     module rsnoc_z_H_R_G_T2_P_U_4a97209b (
                                                 
139040     	Cxt_AddLd0
           	          
139041     ,	Cxt_Addr4Be
            	           
139042     ,	Cxt_Echo
            	        
139043     ,	Cxt_Head
            	        
139044     ,	Cxt_Len1
            	        
139045     ,	Cxt_OpcT
            	        
139046     ,	Cxt_RouteIdZ
            	            
139047     ,	CxtUsed
            	       
139048     ,	Rx_ConnId
            	         
139049     ,	Rx_CxtId
            	        
139050     ,	Rx_Head
            	       
139051     ,	Rx_Last
            	       
139052     ,	Rx_Opc
            	      
139053     ,	Rx_Pld
            	      
139054     ,	Rx_Rdy
            	      
139055     ,	Rx_Status
            	         
139056     ,	Rx_Vld
            	      
139057     ,	Sys_Clk
            	       
139058     ,	Sys_Clk_ClkS
            	            
139059     ,	Sys_Clk_En
            	          
139060     ,	Sys_Clk_EnS
            	           
139061     ,	Sys_Clk_RetRstN
            	               
139062     ,	Sys_Clk_RstN
            	            
139063     ,	Sys_Clk_Tm
            	          
139064     ,	Sys_Pwr_Idle
            	            
139065     ,	Sys_Pwr_WakeUp
            	              
139066     ,	Tx_Data
            	       
139067     ,	Tx_Head
            	       
139068     ,	Tx_Rdy
            	      
139069     ,	Tx_Tail
            	       
139070     ,	Tx_Vld
            	      
139071     ,	TxCxtId
            	       
139072     ,	TxLast
            	      
139073     );
             
139074     	input  [7:0]   Cxt_AddLd0      ;
           	                                
139075     	input  [1:0]   Cxt_Addr4Be     ;
           	                                
139076     	input  [2:0]   Cxt_Echo        ;
           	                                
139077     	input          Cxt_Head        ;
           	                                
139078     	input  [5:0]   Cxt_Len1        ;
           	                                
139079     	input  [3:0]   Cxt_OpcT        ;
           	                                
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           	                                
139081     	input  [7:0]   CxtUsed         ;
           	                                
139082     	input  [4:0]   Rx_ConnId       ;
           	                                
139083     	input  [7:0]   Rx_CxtId        ;
           	                                
139084     	input          Rx_Head         ;
           	                                
139085     	input          Rx_Last         ;
           	                                
139086     	input  [3:0]   Rx_Opc          ;
           	                                
139087     	input  [37:0]  Rx_Pld          ;
           	                                
139088     	output         Rx_Rdy          ;
           	                                
139089     	input  [1:0]   Rx_Status       ;
           	                                
139090     	input          Rx_Vld          ;
           	                                
139091     	input          Sys_Clk         ;
           	                                
139092     	input          Sys_Clk_ClkS    ;
           	                                
139093     	input          Sys_Clk_En      ;
           	                                
139094     	input          Sys_Clk_EnS     ;
           	                                
139095     	input          Sys_Clk_RetRstN ;
           	                                
139096     	input          Sys_Clk_RstN    ;
           	                                
139097     	input          Sys_Clk_Tm      ;
           	                                
139098     	output         Sys_Pwr_Idle    ;
           	                                
139099     	output         Sys_Pwr_WakeUp  ;
           	                                
139100     	output [107:0] Tx_Data         ;
           	                                
139101     	output         Tx_Head         ;
           	                                
139102     	input          Tx_Rdy          ;
           	                                
139103     	output         Tx_Tail         ;
           	                                
139104     	output         Tx_Vld          ;
           	                                
139105     	output [7:0]   TxCxtId         ;
           	                                
139106     	output         TxLast          ;
           	                                
139107     	wire [8:0]  u_29f0      ;
           	                         
139108     	wire        AutoItlv    ;
           	                         
139109     	wire        AutoItlvPnd ;
           	                         
139110     	reg  [4:0]  Cur_ConnId  ;
           	                         
139111     	reg  [7:0]  Cur_CxtId   ;
           	                         
139112     	reg         Cur_Last    ;
           	                         
139113     	reg  [3:0]  Cur_Opc     ;
           	                         
139114     	reg  [37:0] Cur_Pld     ;
           	                         
139115     	reg  [1:0]  Cur_Status  ;
           	                         
139116     	wire        Full        ;
           	                         
139117     	wire [30:0] Hdr_Addr    ;
           	                         
139118     	wire [2:0]  Hdr_Echo    ;
           	                         
139119     	wire [6:0]  Hdr_Len1    ;
           	                         
139120     	wire [3:0]  Hdr_Opc     ;
           	                         
139121     	wire [13:0] Hdr_RouteId ;
           	                         
139122     	wire [1:0]  Hdr_Status  ;
           	                         
139123     	wire        Head        ;
           	                         
139124     	wire        Itlv        ;
           	                         
139125     	wire        Tail        ;
           	                         
139126     	wire [69:0] TxHdr       ;
           	                         
139127     	wire [37:0] TxPld       ;
           	                         
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139131     		if ( ! Sys_Clk_RstN )
           		                     
139132     			Cur_Last <= #1.0 ( 1'b0 );
           			                          
139133     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139134     			Cur_Last <= #1.0 ( Rx_Last );
           			                             
139135     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
139136     		.Clk( Sys_Clk )
           		               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139138     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139140     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139143     	,	.O( AutoItlv )
           	 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139005     	input  [32:0] Cxt_0           ;
           	<font color = "green">-1-</font>                               
139006     	input  [32:0] Cxt_1           ;
           <font color = "green">	==></font>
139007     	input  [32:0] Cxt_2           ;
           	<font color = "red">-2-</font>                               
139008     	input  [32:0] Cxt_3           ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139010     	input  [32:0] Cxt_5           ;
           	<font color = "green">-1-</font>                               
139011     	input  [32:0] Cxt_6           ;
           <font color = "green">	==></font>
139012     	input  [32:0] Cxt_7           ;
           	<font color = "red">-2-</font>                               
139013     	input  [7:0]  CxtUsed         ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139015     	input  [7:0]  Req_AddLd0      ;
           	<font color = "green">-1-</font>                               
139016     	input  [22:0] Req_AddMdL      ;
           <font color = "green">	==></font>
139017     	input  [5:0]  Req_Len1        ;
           	<font color = "red">-2-</font>                               
139018     	input  [3:0]  Req_OpcT        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139020     	input  [3:0]  Req_SeqId       ;
           	<font color = "green">-1-</font>                               
139021     	input         Req_Strm        ;
           <font color = "green">	==></font>
139022     	input         ReqRdy          ;
           	<font color = "red">-2-</font>                               
139023     	input         ReqVld          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139026     	input         Sys_Clk_En      ;
           	<font color = "red">-1-</font>                               
139027     	input         Sys_Clk_EnS     ;
           <font color = "red">	==></font>
139028     	input         Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
139029     	input         Sys_Clk_RstN    ;
           <font color = "green">	==></font>
139030     	input         Sys_Clk_Tm      ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139034     	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
139035     	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "green">	==></font>
139036     endmodule
           <font color = "red">-2-</font>         
139037     
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139039     module rsnoc_z_H_R_G_T2_P_U_4a97209b (
           <font color = "green">-1-</font>                                      
139040     	Cxt_AddLd0
           <font color = "green">	==></font>
139041     ,	Cxt_Addr4Be
           <font color = "red">-2-</font> 	           
139042     ,	Cxt_Echo
            	        
139043     ,	Cxt_Head
            	        
139044     ,	Cxt_Len1
            	        
139045     ,	Cxt_OpcT
            	        
139046     ,	Cxt_RouteIdZ
            	            
139047     ,	CxtUsed
            	       
139048     ,	Rx_ConnId
            	         
139049     ,	Rx_CxtId
            	        
139050     ,	Rx_Head
            	       
139051     ,	Rx_Last
            	       
139052     ,	Rx_Opc
            	      
139053     ,	Rx_Pld
            	      
139054     ,	Rx_Rdy
            	      
139055     ,	Rx_Status
            	         
139056     ,	Rx_Vld
            	      
139057     ,	Sys_Clk
            	       
139058     ,	Sys_Clk_ClkS
            	            
139059     ,	Sys_Clk_En
            	          
139060     ,	Sys_Clk_EnS
            	           
139061     ,	Sys_Clk_RetRstN
            	               
139062     ,	Sys_Clk_RstN
            	            
139063     ,	Sys_Clk_Tm
            	          
139064     ,	Sys_Pwr_Idle
            	            
139065     ,	Sys_Pwr_WakeUp
            	              
139066     ,	Tx_Data
            	       
139067     ,	Tx_Head
            	       
139068     ,	Tx_Rdy
            	      
139069     ,	Tx_Tail
            	       
139070     ,	Tx_Vld
            	      
139071     ,	TxCxtId
            	       
139072     ,	TxLast
            	      
139073     );
             
139074     	input  [7:0]   Cxt_AddLd0      ;
           	                                
139075     	input  [1:0]   Cxt_Addr4Be     ;
           	                                
139076     	input  [2:0]   Cxt_Echo        ;
           	                                
139077     	input          Cxt_Head        ;
           	                                
139078     	input  [5:0]   Cxt_Len1        ;
           	                                
139079     	input  [3:0]   Cxt_OpcT        ;
           	                                
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           	                                
139081     	input  [7:0]   CxtUsed         ;
           	                                
139082     	input  [4:0]   Rx_ConnId       ;
           	                                
139083     	input  [7:0]   Rx_CxtId        ;
           	                                
139084     	input          Rx_Head         ;
           	                                
139085     	input          Rx_Last         ;
           	                                
139086     	input  [3:0]   Rx_Opc          ;
           	                                
139087     	input  [37:0]  Rx_Pld          ;
           	                                
139088     	output         Rx_Rdy          ;
           	                                
139089     	input  [1:0]   Rx_Status       ;
           	                                
139090     	input          Rx_Vld          ;
           	                                
139091     	input          Sys_Clk         ;
           	                                
139092     	input          Sys_Clk_ClkS    ;
           	                                
139093     	input          Sys_Clk_En      ;
           	                                
139094     	input          Sys_Clk_EnS     ;
           	                                
139095     	input          Sys_Clk_RetRstN ;
           	                                
139096     	input          Sys_Clk_RstN    ;
           	                                
139097     	input          Sys_Clk_Tm      ;
           	                                
139098     	output         Sys_Pwr_Idle    ;
           	                                
139099     	output         Sys_Pwr_WakeUp  ;
           	                                
139100     	output [107:0] Tx_Data         ;
           	                                
139101     	output         Tx_Head         ;
           	                                
139102     	input          Tx_Rdy          ;
           	                                
139103     	output         Tx_Tail         ;
           	                                
139104     	output         Tx_Vld          ;
           	                                
139105     	output [7:0]   TxCxtId         ;
           	                                
139106     	output         TxLast          ;
           	                                
139107     	wire [8:0]  u_29f0      ;
           	                         
139108     	wire        AutoItlv    ;
           	                         
139109     	wire        AutoItlvPnd ;
           	                         
139110     	reg  [4:0]  Cur_ConnId  ;
           	                         
139111     	reg  [7:0]  Cur_CxtId   ;
           	                         
139112     	reg         Cur_Last    ;
           	                         
139113     	reg  [3:0]  Cur_Opc     ;
           	                         
139114     	reg  [37:0] Cur_Pld     ;
           	                         
139115     	reg  [1:0]  Cur_Status  ;
           	                         
139116     	wire        Full        ;
           	                         
139117     	wire [30:0] Hdr_Addr    ;
           	                         
139118     	wire [2:0]  Hdr_Echo    ;
           	                         
139119     	wire [6:0]  Hdr_Len1    ;
           	                         
139120     	wire [3:0]  Hdr_Opc     ;
           	                         
139121     	wire [13:0] Hdr_RouteId ;
           	                         
139122     	wire [1:0]  Hdr_Status  ;
           	                         
139123     	wire        Head        ;
           	                         
139124     	wire        Itlv        ;
           	                         
139125     	wire        Tail        ;
           	                         
139126     	wire [69:0] TxHdr       ;
           	                         
139127     	wire [37:0] TxPld       ;
           	                         
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           	                                
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139131     		if ( ! Sys_Clk_RstN )
           		                     
139132     			Cur_Last <= #1.0 ( 1'b0 );
           			                          
139133     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139134     			Cur_Last <= #1.0 ( Rx_Last );
           			                             
139135     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
           	                                      
139136     		.Clk( Sys_Clk )
           		               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139138     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139140     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139143     	,	.O( AutoItlv )
           	 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139056     ,	Rx_Vld
           <font color = "green">-1-</font> 	      
139057     ,	Sys_Clk
           <font color = "green">==></font>
139058     ,	Sys_Clk_ClkS
           <font color = "red">-2-</font> 	            
139059     ,	Sys_Clk_En
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139061     ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
139062     ,	Sys_Clk_RstN
           <font color = "green">==></font>
139063     ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
139064     ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139066     ,	Tx_Data
           <font color = "green">-1-</font> 	       
139067     ,	Tx_Head
           <font color = "green">==></font>
139068     ,	Tx_Rdy
           <font color = "red">-2-</font> 	      
139069     ,	Tx_Tail
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139071     ,	TxCxtId
           <font color = "green">-1-</font> 	       
139072     ,	TxLast
           <font color = "green">==></font>
139073     );
           <font color = "red">-2-</font>  
139074     	input  [7:0]   Cxt_AddLd0      ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139077     	input          Cxt_Head        ;
           	<font color = "red">-1-</font>                                
139078     	input  [5:0]   Cxt_Len1        ;
           <font color = "red">	==></font>
139079     	input  [3:0]   Cxt_OpcT        ;
           <font color = "red">	==></font>
139080     	input  [8:0]   Cxt_RouteIdZ    ;
           <font color = "green">	==></font>
139081     	input  [7:0]   CxtUsed         ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139085     	input          Rx_Last         ;
           	<font color = "green">-1-</font>                                
139086     	input  [3:0]   Rx_Opc          ;
           <font color = "green">	==></font>
139087     	input  [37:0]  Rx_Pld          ;
           	<font color = "red">-2-</font>                                
139088     	output         Rx_Rdy          ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139090     	input          Rx_Vld          ;
           	<font color = "green">-1-</font>                                
139091     	input          Sys_Clk         ;
           <font color = "green">	==></font>
139092     	input          Sys_Clk_ClkS    ;
           	<font color = "red">-2-</font>                                
139093     	input          Sys_Clk_En      ;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (u_dc7c) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139107     	wire [8:0]  u_29f0      ;
           	<font color = "green">-1-</font>                         
139108     	wire        AutoItlv    ;
           <font color = "green">	==></font>
139109     	wire        AutoItlvPnd ;
           	<font color = "red">-2-</font>                         
139110     	reg  [4:0]  Cur_ConnId  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139112     	reg         Cur_Last    ;
           	<font color = "green">-1-</font>                         
139113     	reg  [3:0]  Cur_Opc     ;
           <font color = "green">	==></font>
139114     	reg  [37:0] Cur_Pld     ;
           	<font color = "red">-2-</font>                         
139115     	reg  [1:0]  Cur_Status  ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139117     	wire [30:0] Hdr_Addr    ;
           	<font color = "green">-1-</font>                         
139118     	wire [2:0]  Hdr_Echo    ;
           <font color = "green">	==></font>
139119     	wire [6:0]  Hdr_Len1    ;
           	<font color = "red">-2-</font>                         
139120     	wire [3:0]  Hdr_Opc     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139122     	wire [1:0]  Hdr_Status  ;
           	<font color = "green">-1-</font>                         
139123     	wire        Head        ;
           <font color = "green">	==></font>
139124     	wire        Itlv        ;
           	<font color = "red">-2-</font>                         
139125     	wire        Tail        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139128     	assign Tx_Vld = Full & ( Cur_Last | Rx_Vld | AutoItlv );
           	<font color = "red">-1-</font>                                                        
139129     	assign Rx_Rdy = ~ Full | Tx_Rdy;
           <font color = "red">	==></font>
139130     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
139131     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
139132     			Cur_Last <= #1.0 ( 1'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139136     		.Clk( Sys_Clk )
           		<font color = "green">-1-</font>               
139137     	,	.Clk_ClkS( Sys_Clk_ClkS )
           <font color = "green">	==></font>
139138     	,	.Clk_En( Sys_Clk_En )
           	<font color = "red">-2-</font> 	                     
139139     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139141     	,	.Clk_RstN( Sys_Clk_RstN )
           	<font color = "green">-1-</font> 	                         
139142     	,	.Clk_Tm( Sys_Clk_Tm )
           <font color = "green">	==></font>
139143     	,	.O( AutoItlv )
           	<font color = "red">-2-</font> 	              
139144     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139145     	,	.Set( Full & ~ Rx_Vld )
           	 	                       
139146     	);
           	  
139147     	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
           	                                      
139148     		.Clk( Sys_Clk )
           		               
139149     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139150     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139151     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139152     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139153     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139154     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139155     	,	.O( Full )
           	 	          
139156     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139157     	,	.Set( Rx_Vld & Rx_Rdy )
           	 	                       
139158     	);
           	  
139159     	assign Sys_Pwr_Idle = ~ Full;
           	                             
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           	                             
139162     	assign Hdr_RouteId = { u_29f0 [8:5] , 5'b0 , u_29f0 [4:0] } | 14'b00001100000000;
           	                                                                                 
139163     	assign Hdr_Opc = Cur_Opc;
           	                         
139164     	assign Hdr_Status = Cur_Status;
           	                               
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           	                                                               
139167     	assign Hdr_Echo = Cxt_Echo;
           	                           
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	                                                                                                     
139169     	assign TxPld = Cur_Pld;
           	                       
139170     	assign Tx_Data = { TxHdr , TxPld };
           	                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139172     		if ( ! Sys_Clk_RstN )
           		                     
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139177     		if ( ! Sys_Clk_RstN )
           		                     
139178     			Cur_Status <= #1.0 ( 2'b0 );
           			                            
139179     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           			                                 
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139182     		if ( ! Sys_Clk_RstN )
           		                     
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           			                          
139184     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139185     			Cur_Pld <= #1.0 ( Rx_Pld );
           			                           
139186     	assign Itlv = ~ Cur_Last & ( Rx_ConnId != Cur_ConnId | AutoItlv & ( ~ Rx_Vld | AutoItlvPnd ) );
           	                                                                                               
139187     	assign Tail = Cur_Last | Itlv;
           	                              
139188     	assign Tx_Head = Head;
           	                      
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139190     		if ( ! Sys_Clk_RstN )
           		                     
139191     			Cur_ConnId <= #1.0 ( 5'b0 );
           			                            
139192     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           			                                 
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139158     	);
           	<font color = "green">-1-</font>  
139159     	assign Sys_Pwr_Idle = ~ Full;
           <font color = "green">	==></font>
139160     	assign Sys_Pwr_WakeUp = 1'b0;
           	<font color = "red">-2-</font>                             
139161     	assign u_29f0 = Cxt_RouteIdZ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139163     	assign Hdr_Opc = Cur_Opc;
           	<font color = "green">-1-</font>                         
139164     	assign Hdr_Status = Cur_Status;
           <font color = "green">	==></font>
139165     	assign Hdr_Len1 = { 1'b0 , Cxt_Len1 };
           	<font color = "red">-2-</font>                                      
139166     	assign Hdr_Addr = { 23'b10000000000000000000000 , Cxt_AddLd0 };
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139168     	assign TxHdr = { 1'b0 , Hdr_RouteId , Hdr_Opc , Hdr_Status , Hdr_Len1 , Hdr_Addr , 8'b0 , Hdr_Echo };
           	<font color = "green">-1-</font>                                                                                                     
139169     	assign TxPld = Cur_Pld;
           <font color = "green">	==></font>
139170     	assign Tx_Data = { TxHdr , TxPld };
           	<font color = "red">-2-</font>                                   
139171     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139173     			Cur_Opc <= #1.0 ( 4'b0 );
           			<font color = "green">-1-</font>                         
139174     		else if ( Rx_Vld & Rx_Rdy )
           <font color = "green">		==></font>
139175     			Cur_Opc <= #1.0 ( Rx_Opc );
           			<font color = "red">-2-</font>                           
139176     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139179     		else if ( Rx_Vld & Rx_Rdy )
           		<font color = "red">-1-</font>                           
139180     			Cur_Status <= #1.0 ( Rx_Status );
           <font color = "red">			==></font>
139181     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
139182     		if ( ! Sys_Clk_RstN )
           <font color = "green">		==></font>
139183     			Cur_Pld <= #1.0 ( 38'b0 );
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139187     	assign Tail = Cur_Last | Itlv;
           	<font color = "green">-1-</font>                              
139188     	assign Tx_Head = Head;
           <font color = "green">	==></font>
139189     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
139190     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139192     		else if ( Rx_Vld & Rx_Rdy )
           		     <font color = "green">-1-</font>  
139193     			Cur_ConnId <= #1.0 ( Rx_ConnId );
           <font color = "green">			==></font>
139194     	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg35(
           	<font color = "red">-2-</font>                                        
139195     		.Clk( Sys_Clk )
           		               
139196     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139197     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139198     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139199     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139200     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139201     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139202     	,	.O( AutoItlvPnd )
           	 	                 
139203     	,	.Reset( Tx_Vld & Tx_Rdy )
           	 	                         
139204     	,	.Set( AutoItlv & ~ Rx_Vld )
           	 	                           
139205     	);
           	  
139206     	rsnoc_z_T_C_S_C_L_R_Rsr_Serdx01g_1 ursrserdx01g(
           	                                                
139207     		.Clk( Sys_Clk )
           		               
139208     	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
139209     	,	.Clk_En( Sys_Clk_En )
           	 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
139213     	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	 	                      
139215     	,	.O( Head )
           	 	          
139216     	,	.Reset( 1'b1 )
           	 	              
139217     	,	.Set( Tail )
           	 	            
139218     	);
           	  
139219     	assign Tx_Tail = Tail;
           	                      
139220     	assign TxCxtId = Cur_CxtId;
           	                           
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
139222     		if ( ! Sys_Clk_RstN )
           		                     
139223     			Cur_CxtId <= #1.0 ( 8'b0 );
           			                           
139224     		else if ( Rx_Vld & Rx_Rdy )
           		                           
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           			                               
139226     	assign TxLast = Cur_Last;
           	                         
139227     endmodule
                    
139228     
           
139229     `timescale 1ps/1ps
                             
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
                                                                  
139231     	Rx_1
           	    
139232     ,	Rx_10
            	     
139233     ,	Rx_11
            	     
139234     ,	Rx_13
            	     
139235     ,	Rx_15
            	     
139236     ,	Rx_6
            	    
139237     ,	Rx_7
            	    
139238     ,	Rx_8
            	    
139239     ,	Rx_9
            	    
139240     ,	RxRdy
            	     
139241     ,	RxVld
            	     
139242     ,	Sys_Clk
            	       
139243     ,	Sys_Clk_ClkS
            	            
139244     ,	Sys_Clk_En
            	          
139245     ,	Sys_Clk_EnS
            	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139209     	,	.Clk_En( Sys_Clk_En )
           	<font color = "green">-1-</font> 	                     
139210     	,	.Clk_EnS( Sys_Clk_EnS )
           <font color = "green">	==></font>
139211     	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	<font color = "red">-2-</font> 	                               
139212     	,	.Clk_RstN( Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139214     	,	.En( Tx_Vld & Tx_Rdy )
           	<font color = "green">-1-</font> 	                      
139215     	,	.O( Head )
           <font color = "green">	==></font>
139216     	,	.Reset( 1'b1 )
           	<font color = "red">-2-</font> 	              
139217     	,	.Set( Tail )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139219     	assign Tx_Tail = Tail;
           	<font color = "green">-1-</font>                      
139220     	assign TxCxtId = Cur_CxtId;
           <font color = "green">	==></font>
139221     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
139222     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139224     		else if ( Rx_Vld & Rx_Rdy )
           		     <font color = "green">-1-</font>  
139225     			Cur_CxtId <= #1.0 ( Rx_CxtId );
           <font color = "green">			==></font>
139226     	assign TxLast = Cur_Last;
           	<font color = "red">-2-</font>                         
139227     endmodule
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139230     module rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 (
           <font color = "red">-1-</font>                                                       
139231     	Rx_1
           <font color = "red">	==></font>
139232     ,	Rx_10
           <font color = "red">==></font>
139233     ,	Rx_11
           <font color = "green">==></font>
139234     ,	Rx_13
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139238     ,	Rx_8
           <font color = "green">-1-</font> 	    
139239     ,	Rx_9
           <font color = "green">==></font>
139240     ,	RxRdy
           <font color = "red">-2-</font> 	     
139241     ,	RxVld
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139243     ,	Sys_Clk_ClkS
           <font color = "green">-1-</font> 	            
139244     ,	Sys_Clk_En
           <font color = "green">==></font>
139245     ,	Sys_Clk_EnS
           <font color = "red">-2-</font> 	           
139246     ,	Sys_Clk_RetRstN
            	               
139247     ,	Sys_Clk_RstN
            	            
139248     ,	Sys_Clk_Tm
            	          
139249     ,	Sys_Pwr_Idle
            	            
139250     ,	Sys_Pwr_WakeUp
            	              
139251     ,	Tx_1
            	    
139252     ,	Tx_10
            	     
139253     ,	Tx_11
            	     
139254     ,	Tx_13
            	     
139255     ,	Tx_15
            	     
139256     ,	Tx_6
            	    
139257     ,	Tx_7
            	    
139258     ,	Tx_8
            	    
139259     ,	Tx_9
            	    
139260     ,	TxRdy
            	     
139261     ,	TxVld
            	     
139262     );
             
139263     	input  [2:0]  Rx_1            ;
           	                               
139264     	input  [31:0] Rx_10           ;
           	                               
139265     	input  [13:0] Rx_11           ;
           	                               
139266     	input  [1:0]  Rx_13           ;
           	                               
139267     	input  [7:0]  Rx_15           ;
           	                               
139268     	input  [1:0]  Rx_6            ;
           	                               
139269     	input  [5:0]  Rx_7            ;
           	                               
139270     	input         Rx_8            ;
           	                               
139271     	input  [3:0]  Rx_9            ;
           	                               
139272     	output        RxRdy           ;
           	                               
139273     	input         RxVld           ;
           	                               
139274     	input         Sys_Clk         ;
           	                               
139275     	input         Sys_Clk_ClkS    ;
           	                               
139276     	input         Sys_Clk_En      ;
           	                               
139277     	input         Sys_Clk_EnS     ;
           	                               
139278     	input         Sys_Clk_RetRstN ;
           	                               
139279     	input         Sys_Clk_RstN    ;
           	                               
139280     	input         Sys_Clk_Tm      ;
           	                               
139281     	output        Sys_Pwr_Idle    ;
           	                               
139282     	output        Sys_Pwr_WakeUp  ;
           	                               
139283     	output [2:0]  Tx_1            ;
           	                               
139284     	output [31:0] Tx_10           ;
           	                               
139285     	output [13:0] Tx_11           ;
           	                               
139286     	output [1:0]  Tx_13           ;
           	                               
139287     	output [7:0]  Tx_15           ;
           	                               
139288     	output [1:0]  Tx_6            ;
           	                               
139289     	output [5:0]  Tx_7            ;
           	                               
139290     	output        Tx_8            ;
           	                               
139291     	output [3:0]  Tx_9            ;
           	                               
139292     	input         TxRdy           ;
           	                               
139293     	output        TxVld           ;
           	                               
139294     	reg  dontStop ;
           	               
139295     	assign RxRdy = TxRdy;
           	                     
139296     	assign Sys_Pwr_Idle = 1'b1;
           	                           
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
139298     	assign Tx_1 = Rx_1;
           	                   
139299     	assign Tx_10 = Rx_10;
           	                     
139300     	assign Tx_11 = Rx_11;
           	                     
139301     	assign Tx_13 = Rx_13;
           	                     
139302     	assign Tx_15 = Rx_15;
           	                     
139303     	assign Tx_6 = Rx_6;
           	                   
139304     	assign Tx_7 = Rx_7;
           	                   
139305     	assign Tx_8 = Rx_8;
           	                   
139306     	assign Tx_9 = Rx_9;
           	                   
139307     	assign TxVld = RxVld;
           	                     
139308     	// synopsys translate_off
           	                         
139309     	// synthesis translate_off
           	                          
139310     	always @( posedge Sys_Clk )
           	                           
139311     		if ( Sys_Clk == 1'b1 )
           		                      
139312     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
139313     				dontStop = 0;
           				             
139314     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
139315     				if (!dontStop) begin
           				                    
139316     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
139317     					$stop;
           					      
139318     				end
           				   
139319     			end
           			   
139320     	// synthesis translate_on
           	                         
139321     	// synopsys translate_on
           	                        
139322     	endmodule
           	         
139323     
           
139324     `timescale 1ps/1ps
                             
139325     module rsnoc_z_H_R_G_T2_T_U_4a97209b (
                                                 
139326     	AddrBase
           	        
139327     ,	Cmd_Echo
            	        
139328     ,	Cmd_KeyId
            	         
139329     ,	Cmd_Len1
            	        
139330     ,	Cmd_Lock
            	        
139331     ,	Cmd_OpcT
            	        
139332     ,	Cmd_RawAddr
            	           
139333     ,	Cmd_RouteId
            	           
139334     ,	Cmd_Status
            	          
139335     ,	Cmd_User
            	        
139336     ,	HitId
            	     
139337     ,	Pld_Data
            	        
139338     ,	Pld_Last
            	        
139339     ,	Rdy
            	   
139340     ,	Rx_Data
            	       
139341     ,	Rx_Head
            	       
139342     ,	Rx_Rdy
            	      
139343     ,	Rx_Tail
            	       
139344     ,	Rx_Vld
            	      
139345     ,	Sys_Clk
            	       
139346     ,	Sys_Clk_ClkS
            	            
139347     ,	Sys_Clk_En
            	          
139348     ,	Sys_Clk_EnS
            	           
139349     ,	Sys_Clk_RetRstN
            	               
139350     ,	Sys_Clk_RstN
            	            
139351     ,	Sys_Clk_Tm
            	          
139352     ,	Sys_Pwr_Idle
            	            
139353     ,	Sys_Pwr_WakeUp
            	              
139354     ,	Vld
            	   
139355     );
             
139356     	input  [29:0]  AddrBase        ;
           	                                
139357     	output [2:0]   Cmd_Echo        ;
           	                                
139358     	output [1:0]   Cmd_KeyId       ;
           	                                
139359     	output [5:0]   Cmd_Len1        ;
           	                                
139360     	output         Cmd_Lock        ;
           	                                
139361     	output [3:0]   Cmd_OpcT        ;
           	                                
139362     	output [31:0]  Cmd_RawAddr     ;
           	                                
139363     	output [13:0]  Cmd_RouteId     ;
           	                                
139364     	output [1:0]   Cmd_Status      ;
           	                                
139365     	output [7:0]   Cmd_User        ;
           	                                
139366     	input  [1:0]   HitId           ;
           	                                
139367     	output [37:0]  Pld_Data        ;
           	                                
139368     	output         Pld_Last        ;
           	                                
139369     	input          Rdy             ;
           	                                
139370     	input  [107:0] Rx_Data         ;
           	                                
139371     	input          Rx_Head         ;
           	                                
139372     	output         Rx_Rdy          ;
           	                                
139373     	input          Rx_Tail         ;
           	                                
139374     	input          Rx_Vld          ;
           	                                
139375     	input          Sys_Clk         ;
           	                                
139376     	input          Sys_Clk_ClkS    ;
           	                                
139377     	input          Sys_Clk_En      ;
           	                                
139378     	input          Sys_Clk_EnS     ;
           	                                
139379     	input          Sys_Clk_RetRstN ;
           	                                
139380     	input          Sys_Clk_RstN    ;
           	                                
139381     	input          Sys_Clk_Tm      ;
           	                                
139382     	output         Sys_Pwr_Idle    ;
           	                                
139383     	output         Sys_Pwr_WakeUp  ;
           	                                
139384     	output         Vld             ;
           	                                
139385     	wire [6:0]  u_408b          ;
           	                             
139386     	wire [2:0]  u_42be_1        ;
           	                             
139387     	wire [31:0] u_42be_10       ;
           	                             
139388     	wire [13:0] u_42be_11       ;
           	                             
139389     	wire [1:0]  u_42be_13       ;
           	                             
139390     	wire [7:0]  u_42be_15       ;
           	                             
139391     	wire [1:0]  u_42be_6        ;
           	                             
139392     	wire [5:0]  u_42be_7        ;
           	                             
139393     	wire        u_42be_8        ;
           	                             
139394     	wire [3:0]  u_42be_9        ;
           	                             
139395     	wire [30:0] u_6201          ;
           	                             
139396     	wire [37:0] u_6846_0        ;
           	                             
139397     	wire        u_6846_1        ;
           	                             
139398     	wire [37:0] u_b984_0        ;
           	                             
139399     	wire        u_b984_1        ;
           	                             
139400     	wire [2:0]  u_ca1c_1        ;
           	                             
139401     	wire [31:0] u_ca1c_10       ;
           	                             
139402     	wire [13:0] u_ca1c_11       ;
           	                             
139403     	wire [1:0]  u_ca1c_13       ;
           	                             
139404     	wire [7:0]  u_ca1c_15       ;
           	                             
139405     	wire [1:0]  u_ca1c_6        ;
           	                             
139406     	wire [5:0]  u_ca1c_7        ;
           	                             
139407     	wire        u_ca1c_8        ;
           	                             
139408     	wire [3:0]  u_ca1c_9        ;
           	                             
139409     	wire [30:0] u_caf0          ;
           	                             
139410     	wire [6:0]  u_d9ff          ;
           	                             
139411     	wire [2:0]  CmdIn_Echo      ;
           	                             
139412     	wire [1:0]  CmdIn_KeyId     ;
           	                             
139413     	wire [5:0]  CmdIn_Len1      ;
           	                             
139414     	wire        CmdIn_Lock      ;
           	                             
139415     	wire [3:0]  CmdIn_OpcT      ;
           	                             
139416     	wire [31:0] CmdIn_RawAddr   ;
           	                             
139417     	wire [13:0] CmdIn_RouteId   ;
           	                             
139418     	wire [1:0]  CmdIn_Status    ;
           	                             
139419     	wire [7:0]  CmdIn_User      ;
           	                             
139420     	wire [37:0] MyData          ;
           	                             
139421     	wire [37:0] PldIn_Data      ;
           	                             
139422     	wire        PldIn_Last      ;
           	                             
139423     	wire        PldVld          ;
           	                             
139424     	wire        PreAbort        ;
           	                             
139425     	wire [6:0]  PreInfo         ;
           	                             
139426     	wire        PreOne          ;
           	                             
139427     	wire        Pwr_Pipe_Idle   ;
           	                             
139428     	wire        Pwr_Pipe_WakeUp ;
           	                             
139429     	wire [29:0] Req_BaseAddr    ;
           	                             
139430     	wire [37:0] Req_Data        ;
           	                             
139431     	wire [2:0]  Req_Echo        ;
           	                             
139432     	wire [1:0]  Req_KeyId       ;
           	                             
139433     	wire        Req_Last        ;
           	                             
139434     	wire [5:0]  Req_Len1        ;
           	                             
139435     	wire        Req_Lock        ;
           	                             
139436     	wire [3:0]  Req_OpcT        ;
           	                             
139437     	wire [31:0] Req_RawAddr     ;
           	                             
139438     	wire [13:0] Req_RouteId     ;
           	                             
139439     	wire [1:0]  Req_Status      ;
           	                             
139440     	wire [7:0]  Req_User        ;
           	                             
139441     	assign Req_Echo = Rx_Data [40:38];
           	                                  
139442     	assign CmdIn_Echo = Req_Echo;
           	                             
139443     	assign u_ca1c_1 = CmdIn_Echo;
           	                             
139444     	assign Req_BaseAddr = AddrBase;
           	                               
139445     	assign Req_OpcT = Rx_Data [92:89];
           	                                  
139446     	assign u_d9ff = Rx_Data [86:80];
           	                                
139447     	assign PreOne = Req_OpcT == 4'b1000 & u_d9ff == 7'b0 & Rx_Head & Rx_Vld;
           	                                                                        
139448     	assign Req_Lock = Rx_Data [107];
           	                                
139449     	assign PreAbort = Req_OpcT == 4'b1000 & Rx_Head & Rx_Vld & ~ Req_Lock;
           	                                                                      
139450     	assign Req_RawAddr =
           	                    
139451     				( { 1'b0 , Rx_Data [79:49] } | { Req_BaseAddr , 2'b00 } )
           				                                                         
139452     			&	{ 25'b1111111111111111111111111 , ~ { 7 { PreOne }  } }
           			 	                                                       
139453     		&	~ { 32 { PreAbort }  };
           		 	                       
139454     	assign CmdIn_RawAddr = Req_RawAddr;
           	                                   
139455     	assign u_ca1c_10 = CmdIn_RawAddr;
           	                                 
139456     	assign Req_RouteId = Rx_Data [106:93];
           	                                      
139457     	assign CmdIn_RouteId = Req_RouteId;
           	                                   
139458     	assign u_ca1c_11 = CmdIn_RouteId;
           	                                 
139459     	assign Req_Status = Rx_Data [88:87];
           	                                    
139460     	assign CmdIn_Status = Req_Status;
           	                                 
139461     	assign u_ca1c_13 = CmdIn_Status;
           	                                
139462     	assign Req_User = Rx_Data [48:41];
           	                                  
139463     	assign CmdIn_User = Req_User;
           	                             
139464     	assign u_ca1c_15 = CmdIn_User;
           	                              
139465     	assign Req_KeyId = HitId;
           	                         
139466     	assign CmdIn_KeyId = Req_KeyId;
           	                               
139467     	assign u_ca1c_6 = CmdIn_KeyId;
           	                              
139468     	assign u_408b = Rx_Data [86:80] & ~ { 7 { PreAbort }  };
           	                                                        
139469     	assign Req_Len1 = u_408b [5:0];
           	                               
139470     	assign CmdIn_Len1 = Req_Len1;
           	                             
139471     	assign u_ca1c_7 = CmdIn_Len1;
           	                             
139472     	assign CmdIn_Lock = Req_Lock;
           	                             
139473     	assign u_ca1c_8 = CmdIn_Lock;
           	                             
139474     	assign CmdIn_OpcT = Req_OpcT;
           	                             
139475     	assign u_ca1c_9 = CmdIn_OpcT;
           	                             
139476     	rsnoc_z_H_R_U_P_N_17116f53_A030000261432140208 Icp(
           	                                                   
139477     		.Rx_1( u_ca1c_1 )
           		                 
139478     	,	.Rx_10( u_ca1c_10 )
           	 	                   
139479     	,	.Rx_11( u_ca1c_11 )
           	 	                   
139480     	,	.Rx_13( u_ca1c_13 )
           	 	                   
139481     	,	.Rx_15( u_ca1c_15 )
           	 	                   
139482     	,	.Rx_6( u_ca1c_6 )
           	 	                 
139483     	,	.Rx_7( u_ca1c_7 )
           	 	                 
139484     	,	.Rx_8( u_ca1c_8 )
           	 	                 
139485     	,	.Rx_9( u_ca1c_9 )
           	 	                 
139486     	,	.RxRdy( Rx_Rdy )
           	 	                
139487     	,	.RxVld( Rx_Vld )
           	 	                
139488     	,	.Sys_Clk( Sys_Clk )
           	 	                   
139489     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
139490     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
139491     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
139492     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
139493     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
139494     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
139495     	,	.Sys_Pwr_Idle( Pwr_Pipe_Idle )
           	 	                              
139496     	,	.Sys_Pwr_WakeUp( Pwr_Pipe_WakeUp )
           	 	                                  
139497     	,	.Tx_1( u_42be_1 )
           	 	                 
139498     	,	.Tx_10( u_42be_10 )
           	 	                   
139499     	,	.Tx_11( u_42be_11 )
           	 	                   
139500     	,	.Tx_13( u_42be_13 )
           	 	                   
139501     	,	.Tx_15( u_42be_15 )
           	 	                   
139502     	,	.Tx_6( u_42be_6 )
           	 	                 
139503     	,	.Tx_7( u_42be_7 )
           	 	                 
139504     	,	.Tx_8( u_42be_8 )
           	 	                 
139505     	,	.Tx_9( u_42be_9 )
           	 	                 
139506     	,	.TxRdy( Rdy )
           	 	             
139507     	,	.TxVld( Vld )
           	 	             
139508     	);
           	  
139509     	assign Cmd_Echo = u_42be_1;
           	                           
139510     	assign Cmd_KeyId = u_42be_6;
           	                            
139511     	assign Cmd_Len1 = u_42be_7;
           	                           
139512     	assign Cmd_Lock = u_42be_8;
           	                           
139513     	assign Cmd_OpcT = u_42be_9;
           	                           
139514     	assign Cmd_RawAddr = u_42be_10;
           	                               
139515     	assign Cmd_RouteId = u_42be_11;
           	                               
139516     	assign Cmd_Status = u_42be_13;
           	                              
139517     	assign Cmd_User = u_42be_15;
           	                            
139518     	assign Req_Data = Rx_Data [37:0];
           	                                 
139519     	assign u_caf0 = Rx_Data [79:49];
           	                                
139520     	assign u_6201 = Rx_Data [79:49];
           	                                
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           	                                                 
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           	                           <font color = "red">-3-</font>  
           	                           <font color = "red">==></font>  
           	                           <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139260     ,	TxRdy
           <font color = "green">-1-</font> 	     
139261     ,	TxVld
           <font color = "green">==></font>
139262     );
           <font color = "red">-2-</font>  
139263     	input  [2:0]  Rx_1            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139265     	input  [13:0] Rx_11           ;
           	<font color = "green">-1-</font>                               
139266     	input  [1:0]  Rx_13           ;
           <font color = "green">	==></font>
139267     	input  [7:0]  Rx_15           ;
           	<font color = "red">-2-</font>                               
139268     	input  [1:0]  Rx_6            ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139270     	input         Rx_8            ;
           	<font color = "red">-1-</font>                               
139271     	input  [3:0]  Rx_9            ;
           <font color = "red">	==></font>
139272     	output        RxRdy           ;
           <font color = "red">	==></font>
139273     	input         RxVld           ;
           <font color = "red">	==></font>
139274     	input         Sys_Clk         ;
           <font color = "red">	==></font>
139275     	input         Sys_Clk_ClkS    ;
           <font color = "red">	==></font>
139276     	input         Sys_Clk_En      ;
           <font color = "red">	==></font>
139277     	input         Sys_Clk_EnS     ;
           <font color = "red">	==></font>
139278     	input         Sys_Clk_RetRstN ;
           <font color = "red">	==></font>
139279     	input         Sys_Clk_RstN    ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>8'b00000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b01000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b10000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139294     	reg  dontStop ;
           	<font color = "red">-1-</font>               
139295     	assign RxRdy = TxRdy;
           <font color = "green">	==></font>
139296     	assign Sys_Pwr_Idle = 1'b1;
           <font color = "red">	==></font>
139297     	assign Sys_Pwr_WakeUp = 1'b0;
           <font color = "red">	==></font>
139298     	assign Tx_1 = Rx_1;
           <font color = "red">	==></font>
139299     	assign Tx_10 = Rx_10;
           <font color = "red">	==></font>
139300     	assign Tx_11 = Rx_11;
           <font color = "red">	==></font>
139301     	assign Tx_13 = Rx_13;
           <font color = "red">	==></font>
139302     	assign Tx_15 = Rx_15;
           <font color = "red">	==></font>
139303     	assign Tx_6 = Rx_6;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>8'b00000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b00100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b01000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>8'b10000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139326     	AddrBase
           	<font color = "red">-1-</font>        
139327     ,	Cmd_Echo
           <font color = "red">==></font>
139328     ,	Cmd_KeyId
           <font color = "red">==></font>
139329     ,	Cmd_Len1
           <font color = "red">==></font>
139330     ,	Cmd_Lock
           <font color = "red">==></font>
139331     ,	Cmd_OpcT
           <font color = "green">==></font>
139332     ,	Cmd_RawAddr
           <font color = "red">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139397     	wire        u_6846_1        ;
           	<font color = "green">-1-</font>                             
139398     	wire [37:0] u_b984_0        ;
           <font color = "green">	==></font>
139399     	wire        u_b984_1        ;
           	<font color = "red">-2-</font>                             
139400     	wire [2:0]  u_ca1c_1        ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139435     	wire        Req_Lock        ;
           	<font color = "green">-1-</font>                             
139436     	wire [3:0]  Req_OpcT        ;
           <font color = "green">	==></font>
139437     	wire [31:0] Req_RawAddr     ;
           	<font color = "red">-2-</font>                             
139438     	wire [13:0] Req_RouteId     ;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139516     	assign Cmd_Status = u_42be_13;
           	<font color = "red">-1-</font>                              
139517     	assign Cmd_User = u_42be_15;
           <font color = "green">	==></font>
139518     	assign Req_Data = Rx_Data [37:0];
           <font color = "red">	==></font>
139519     	assign u_caf0 = Rx_Data [79:49];
           <font color = "red">	==></font>
139520     	assign u_6201 = Rx_Data [79:49];
           <font color = "red">	==></font>
139521     	assign PreInfo = { u_caf0 [3:0] , u_6201 [6:4] };
           <font color = "red">	==></font>
139522     	assign PldIn_Data = PreOne ? MyData : Req_Data;
           <font color = "red">	==></font>
139523     	assign u_b984_0 = PldIn_Data;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139528     		.Be( { 1'b1 , 3'b0 } )
           		<font color = "red">-1-</font>                      
139529     	,	.Data( { PreAbort ? { 4'b0000 , 3'b0 } : PreInfo , 25'b0 } )
           <font color = "red">	==></font>
139530     	,	.LastWord( 1'b0 )
           <font color = "red">	==></font>
139531     	,	.Payload( MyData )
           <font color = "red">	==></font>
139532     	,	.WordErr( 1'b0 )
           <font color = "green">	==></font>
139533     	);
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139731     	reg  [5:0]   u_58e2                  ;
           	<font color = "red">-1-</font>                                      
139732     	wire         u_59ef                  ;
           <font color = "red">	==></font>
139733     	wire         u_5de3                  ;
           <font color = "red">	==></font>
139734     	reg  [7:0]   u_5f7b                  ;
           <font color = "red">	==></font>
139735     	wire         u_6303                  ;
           <font color = "red">	==></font>
139736     	reg  [7:0]   u_6528                  ;
           <font color = "red">	==></font>
139737     	reg  [8:0]   u_6751                  ;
           <font color = "red">	==></font>
139738     	reg  [8:0]   u_677c                  ;
           <font color = "red">	==></font>
139739     	reg  [8:0]   u_6e8d                  ;
           <font color = "red">	==></font>
139740     	wire         u_72_Idle               ;
           <font color = "green">	==></font>
139741     	wire         u_72_WakeUp             ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b1000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0111 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0110 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139745     	wire         u_7883                  ;
           	<font color = "green">-1-</font>                                      
139746     	reg  [8:0]   u_78d0                  ;
           <font color = "green">	==></font>
139747     	reg  [3:0]   u_7900                  ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
139750     	reg  [7:0]   u_7fd1                  ;
           	<font color = "green">-1-</font>                                      
139751     	reg  [8:0]   u_80eb                  ;
           <font color = "green">	==></font>
139752     	reg  [3:0]   u_8685                  ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_190043">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_d1b85d51">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
