[
  {
    "employer_name": "AMD",
    "job_title": "FPGA HW/SW Codesign Engineer",
    "job_city": "US",
    "job_state": "CA",
    "job_posted_at": "1d",
    "job_description": "• Hands-on experience with FPGAs RTL Expertise: Expert in SystemVerilog/Verilog, synchronous design, and timing closure for high-speed logic Firmware/Software: Strong C/C++ skills for Bare-metal or RTOS programming on ARM/RISC-V cores.\n• Linux kernel-mode driver development experience is a strong plus Protocols: Deep knowledge of PCIe, AXI, DDR, and Ethernet.\n• Familiarity with CXL or UAL is highly desirable Verification: Familiarity with UVM-based verification frameworks and emulation platforms (Palladium, Protium, Zebu) Validation: Proficiency with ILAs, high-speed oscilloscopes, and protocol analyzers for hardware debugging Tools: Proficiency in Python, Tcl, Makefiles, and Shell scripting for automation AMD Partner Hub Authorized Distributors AMD University Program Bachelors or Masters degree in computer engineering/Electrical Engineering Participate in technical role in all phases of the product development cycle from new product exploration, architecture through implementation, prototyping, validation, productization and support including but not limited to architecture, design, and documentation for Ips Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be developed RTL Development: Design, verify, and validate high-performance logic using System Verilog/Verilog.\n• You will focus on the data and control path, implementing interfaces for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6.\n• Embedded System Development: Develop firmware and low-level system software for the on-chip ARM Cortex (APU/RPU) or RISC-V soft cores.\n• This includes managing inter-processor communication (IPC), DMA orchestration, and secure boot System Level Integration: Utilize the AMD (Xilinx) Vivado and Vitis ecosystems to integrate custom IP with the Network on Chip (NoC), Memory and other subsystemsPre-Si Verification: Perform pre-silicon verification and emulation to ensure functional correctness and performance Post-Si Validation: Lead the \"Bring-up\" process in the lab.\n• Perform post-silicon validation, debugging complex interactions between the embedded software, Hard IPs and FPGA hardware fabric Investor Relations Financial Information Board of Directors Governance Documents SEC Filings.",
    "job_apply_link": "https://careers-amd.icims.com/jobs/76472/login",
    "id": "amd-fpga-hw-sw-codesign-engineer-us"
  }
]