name: assignment
description: object assignment
should_fail: 0
tags: 8.12
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-8/8.12--assignment.sv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/tests/chapter-8/8.12--assignment.sv:8: syntax error, unexpected ';', expecting '(' or '['
