{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640097963706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640097963717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 15:46:03 2021 " "Processing started: Tue Dec 21 15:46:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640097963717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097963717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097963717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640097964789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640097964789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_FM-detection " "Found design unit 1: detect_FM-detection" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983668 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_FM " "Found entity 1: detect_FM" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097983668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt-rtl " "Found design unit 1: Cnt-rtl" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt " "Found entity 1: Cnt" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097983670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre-description " "Found design unit 1: anemometre-description" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983684 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre " "Found entity 1: anemometre" {  } { { "anemometre.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/anemometre.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097983684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simu_anemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simu_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simu_anemo-rtl " "Found design unit 1: simu_anemo-rtl" {  } { { "simu_anemo.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/simu_anemo.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983690 ""} { "Info" "ISGN_ENTITY_NAME" "1 simu_anemo " "Found entity 1: simu_anemo" {  } { { "simu_anemo.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/simu_anemo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640097983690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097983690 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "TopTp4De0Nano work simu_anemo.vhd(35) " "VHDL Use Clause error at simu_anemo.vhd(35): design library \"work\" does not contain primary unit \"TopTp4De0Nano\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "simu_anemo.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Anemometre/simu_anemo.vhd" 35 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1640097983690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640097983836 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 21 15:46:23 2021 " "Processing ended: Tue Dec 21 15:46:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640097983836 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640097983836 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640097983836 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640097983836 ""}
