  Loading design 'BDES'

Information: Starting test design rule checking. (TEST-222)
  ...full scan rules enabled...
  ...basic checks...
  ...basic sequential cell checks...
  ...checking combinational feedback loops...
  ...inferring test protocol...
Information: Inferred system/test clock port clk1 (45.0,55.0). (TEST-260)
Information: Inferred system/test clock port clk3 (45.0,55.0). (TEST-260)
  ...simulating parallel vector...
  ...simulating parallel vector...
  ...simulating serial scan-in...
  ...simulating parallel vector...
  ...binding scan-in state...
  ...simulating parallel vector...
  ...simulating capture clock rising edge at port clk1...
  ...simulating capture clock rising edge at port clk3...
  ...simulating capture clock falling edge at port clk1...
Information: Clock port clk1 captures data on both edges. (TEST-135)
  ...simulating capture clock falling edge at port clk3...
  ...creating capture clock groups...
Information: Inferred capture clock group : clk1, clk3. (TEST-262)
  ...binding scan-out state...
  ...simulating serial scan-out...
  ...simulating parallel vector...
Information: Test design rule checking completed. (TEST-123)

**************************************************
  Test Design Rule Violation Summary

  Total violations: 0
**************************************************



**************************************************
  Sequential Cell Summary

  0 out of 9 sequential cells have violations
**************************************************

SEQUENTIAL CELLS WITHOUT VIOLATIONS
   *   9 cells are valid scan cells

  Loading design 'BDES'
  Using test design rule information from previous check_test run
  Architecting Scan Chains

****************************************
Preview scan report
For    : 'Insert_scan' command
Design : BDES
Version: 1998.02
Date   : Sat Aug 29 16:27:16 1998
****************************************

Number of chains: 3
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

  (l) shows cell scan-out drives a lockup latch
  (s) shows cell is a scan segment
  (t) shows cell has a true scan attribute
  (w) shows cell scan-out drives a wire


Scan chain '1' (test_si1 --> en) contains 1 cell:

  en_reg                        (clk1, 55.0, falling)

  Scan signals:
    test_scan_out: en (no hookup pin)


Scan chain '2' (test_si2 --> test_so2) contains 4 cells:

  d2_1_port_reg                 (clk1, 45.0, rising)
  d2_2_port_reg                 
  d2_3_port_reg                 
  net18_reg                     

  No scan signals


Scan chain '3' (test_si3 --> test_so3) contains 4 cells:

  d1_1_port_reg                 (clk3, 45.0, rising)
  d1_2_port_reg                 
  d1_3_port_reg                 
  d1_4_port_reg                 

  No scan signals


****************************************

No segments


****************************************

No cells have scan true

No cells have scan false


  Loading design 'BDES'

Information: Starting test design rule checking for existing scan design. (TEST-220)
  ...full scan rules enabled...
  ...basic checks...
  ...basic sequential cell checks...
  ...checking combinational feedback loops...
  ...inferring test protocol...
Information: Inferred system/test clock port clk1 (45.0,55.0). (TEST-260)
Information: Inferred system/test clock port clk3 (45.0,55.0). (TEST-260)
  ...simulating parallel vector...
  ...simulating parallel vector...
  ...simulating serial scan-in...
  ...9 bits scanned-in to 9 cells (total scan-in 9)...
  ...simulating parallel vector...
  ...binding scan-in state...
  ...simulating parallel vector...
  ...simulating capture clock rising edge at port clk1...
  ...simulating capture clock rising edge at port clk3...
  ...simulating capture clock falling edge at port clk1...
Information: Clock port clk1 captures data on both edges. (TEST-135)
  ...simulating capture clock falling edge at port clk3...
  ...creating capture clock groups...
Information: Inferred capture clock group : clk1, clk3. (TEST-262)
  ...simulating parallel vector...
  ...binding scan-out state...
  ...simulating serial scan-out...
  ...data scanned-out from 6 cells (total scan-out 9)...
  ...simulating parallel vector...
Information: Test design rule checking completed. (TEST-123)

**************************************************
  Test Design Rule Violation Summary

  Total violations: 0
**************************************************



**************************************************
  Sequential Cell Summary

  0 out of 9 sequential cells have violations
**************************************************

SEQUENTIAL CELLS WITHOUT VIOLATIONS
   *   9 cells are valid scan cells

 
****************************************
Report : test
          -scan_path
Design : BDES
Version: 1998.02
Date   : Sat Aug 29 16:27:17 1998
****************************************

  (*) indicates change of polarity in scan data
  (c) indicates cell is scan controllable only
  (o) indicates cell is scan observable only
  (x) indicates cell cannot capture

Complete scan chain #1 (test_si1 --> en) contains 1 cells:

  test_si1	->
  en_reg	->
  en

Complete scan chain #2 (test_si2 --> test_so2) contains 4 cells:

  test_si2	->
  d2_1_port_reg	->
  d2_2_port_reg	->
  d2_3_port_reg	->
  net18_reg	->
  test_so2

Complete scan chain #3 (test_si3 --> test_so3) contains 4 cells:

  test_si3	->
  d1_1_port_reg	->
  d1_2_port_reg	->
  d1_3_port_reg	->
  d1_4_port_reg	->
  test_so3

