Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Mar 20 17:40:35 2023
| Host         : ajit-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 7 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.274       -1.274                      1               258402        0.057        0.000                      0               258402        0.264        0.000                       0                 97923  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk                                                       {0.000 4.000}        8.000           125.000         
clk_in_p                                                                                    {0.000 2.500}        5.000           200.000         
  clkfbout                                                                                  {0.000 2.500}        5.000           200.000         
  clkout0                                                                                   {0.000 6.250}        12.500          80.000          
  clkout1                                                                                   {0.000 5.000}        10.000          100.000         
  clkout2                                                                                   {0.000 2.500}        5.000           200.000         
  clkout3                                                                                   {0.000 4.000}        8.000           125.000         
    clkfbout_1                                                                              {0.000 4.000}        8.000           125.000         
    clkout0_1                                                                               {0.000 4.000}        8.000           125.000         
    clkout1_1                                                                               {2.000 6.000}        8.000           125.000         
      ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk                                                 {2.000 6.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
rgmii_rxc                                                                                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p                                                                                          4.292        0.000                      0                    2        0.153        0.000                      0                    2        1.100        0.000                       0                    14  
  clkfbout                                                                                                                                                                                                                                    3.929        0.000                       0                     2  
  clkout0                                                                                         0.005        0.000                      0               203937        0.057        0.000                      0               203937        5.482        0.000                       0                 77071  
  clkout1                                                                                         5.344        0.000                      0                 3235        0.071        0.000                      0                 3235        4.232        0.000                       0                  1072  
  clkout2                                                                                         3.523        0.000                      0                   27        0.158        0.000                      0                   27        0.264        0.000                       0                    22  
  clkout3                                                                                         0.084        0.000                      0                43660        0.070        0.000                      0                43660        2.000        0.000                       0                 16575  
    clkfbout_1                                                                                                                                                                                                                                6.929        0.000                       0                     2  
    clkout0_1                                                                                     3.099        0.000                      0                 3825        0.075        0.000                      0                 3825        3.232        0.000                       0                  1776  
    clkout1_1                                                                                     5.556        0.000                      0                   33        0.176        0.000                      0                   33        3.600        0.000                       0                    39  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.054        0.000                      0                  874        0.068        0.000                      0                  874       15.732        0.000                       0                   461  
rgmii_rxc                                                                                         4.202        0.000                      0                 1855        0.083        0.000                      0                 1855        3.232        0.000                       0                   889  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1                              clkout1                                      4.416        0.000                      0                   32                                                                        
clkout0                                clkout3                                     -1.274       -1.274                      1                    1        0.171        0.000                      0                    1  
clkout1                                clkout0_1                                    2.353        0.000                      0                   73                                                                        
clkout1_1                              clkout0_1                                    4.643        0.000                      0                    3        1.719        0.000                      0                    3  
rgmii_rxc                              clkout0_1                                   29.732        0.000                      0                   17                                                                        
clkout0_1                              ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk        0.351        0.000                      0                    5        0.343        0.000                      0                    5  
ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  rgmii_rxc                                    0.587        0.000                      0                    5        0.405        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clkout0                                                                                     clkout0                                                                                          10.718        0.000                      0                  290        0.278        0.000                      0                  290  
**async_default**                                                                           clkout0_1                                                                                   clkout0_1                                                                                         6.512        0.000                      0                   36        0.267        0.000                      0                   36  
**async_default**                                                                           clkout3                                                                                     clkout0_1                                                                                         4.206        0.000                      0                    1        1.427        0.000                      0                    1  
**async_default**                                                                           clkout3                                                                                     clkout3                                                                                           5.843        0.000                      0                  467        0.169        0.000                      0                  467  
**async_default**                                                                           rgmii_rxc                                                                                   clkout3                                                                                           4.734        0.000                      0                    1        1.166        0.000                      0                    1  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.134        0.000                      0                  100        0.273        0.000                      0                  100  
**async_default**                                                                           rgmii_rxc                                                                                   rgmii_rxc                                                                                         6.385        0.000                      0                   45        0.251        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.360ns (49.254%)  route 0.371ns (50.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.236     5.154 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.371     5.525    clock_gen_inst/dcm_locked_sync
    SLICE_X152Y85        LUT2 (Prop_lut2_I1_O)        0.124     5.649 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.649    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     9.549    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.368     9.918    
                         clock uncertainty           -0.043     9.874    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.066     9.940    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.360ns (49.254%)  route 0.371ns (50.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.236     5.154 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.371     5.525    clock_gen_inst/dcm_locked_sync
    SLICE_X152Y85        LUT2 (Prop_lut2_I1_O)        0.124     5.649 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.649    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     9.549    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.368     9.918    
                         clock uncertainty           -0.043     9.874    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.066     9.940    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.266ns (37.855%)  route 0.437ns (62.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.223     5.141 r  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.437     5.577    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.043     5.620 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.620    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     9.549    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.347     9.897    
                         clock uncertainty           -0.043     9.853    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.066     9.919    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.266ns (37.855%)  route 0.437ns (62.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.223     5.141 f  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.437     5.577    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.043     5.620 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.620    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     9.549    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.347     9.897    
                         clock uncertainty           -0.043     9.853    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.066     9.919    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.236ns (66.874%)  route 0.117ns (33.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.236     5.154 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.117     5.271    clock_gen_inst/dcm_locked_sync
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     9.549    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism              0.347     9.897    
                         clock uncertainty           -0.043     9.853    
    SLICE_X153Y85        FDRE (Setup_fdre_C_D)       -0.103     9.750    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.236ns (66.874%)  route 0.117ns (33.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.549 - 5.000 ) 
    Source Clock Delay      (SCD):    4.918ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.236     5.154 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.117     5.271    clock_gen_inst/dcm_locked_sync
    SLICE_X153Y85        FDRE                                         f  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     7.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     9.549    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism              0.347     9.897    
                         clock uncertainty           -0.043     9.853    
    SLICE_X153Y85        FDRE (Setup_fdre_C_D)       -0.103     9.750    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.213ns (46.927%)  route 0.241ns (53.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 7.200 - 5.000 ) 
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.133     2.726 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.241     2.967    clock_gen_inst/dcm_locked_sync
    SLICE_X152Y85        LUT2 (Prop_lut2_I1_O)        0.080     3.047 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     3.047    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     5.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     6.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     7.200    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.392     7.593    
                         clock uncertainty           -0.043     7.549    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.054     7.603    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          7.603    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.213ns (46.927%)  route 0.241ns (53.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 7.200 - 5.000 ) 
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.133     2.726 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.241     2.967    clock_gen_inst/dcm_locked_sync
    SLICE_X152Y85        LUT2 (Prop_lut2_I1_O)        0.080     3.047 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     3.047    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     5.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     6.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     7.200    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.392     7.593    
                         clock uncertainty           -0.043     7.549    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.054     7.603    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          7.603    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.159ns (36.245%)  route 0.280ns (63.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 7.200 - 5.000 ) 
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.124     2.717 r  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.280     2.996    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.035     3.031 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     3.031    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     5.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     6.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     7.200    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.381     7.582    
                         clock uncertainty           -0.043     7.538    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.054     7.592    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.159ns (36.245%)  route 0.280ns (63.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 7.200 - 5.000 ) 
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.124     2.717 f  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.280     2.996    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.035     3.031 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     3.031    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     5.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     6.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     6.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     7.200    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism              0.381     7.582    
                         clock uncertainty           -0.043     7.538    
    SLICE_X152Y85        FDRE (Setup_fdre_C_D)        0.054     7.592    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  4.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.107ns (63.728%)  route 0.061ns (36.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     2.200    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.107     2.307 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.061     2.368    clock_gen_inst/dcm_locked_sync
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism             -0.381     2.211    
    SLICE_X153Y85        FDRE (Hold_fdre_C_D)         0.004     2.215    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.107ns (63.728%)  route 0.061ns (36.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     2.200    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.107     2.307 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.061     2.368    clock_gen_inst/dcm_locked_sync
    SLICE_X153Y85        FDRE                                         f  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism             -0.381     2.211    
    SLICE_X153Y85        FDRE (Hold_fdre_C_D)         0.004     2.215    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.648%)  route 0.099ns (34.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     2.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     4.549    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.189     4.738 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.099     4.837    clock_gen_inst/dcm_locked_sync
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism             -0.347     4.570    
    SLICE_X153Y85        FDRE (Hold_fdre_C_D)         0.043     4.613    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.837    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.648%)  route 0.099ns (34.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     2.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     4.549    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.189     4.738 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.099     4.837    clock_gen_inst/dcm_locked_sync
    SLICE_X153Y85        FDRE                                         f  clock_gen_inst/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
                         clock pessimism             -0.347     4.570    
    SLICE_X153Y85        FDRE (Hold_fdre_C_D)         0.043     4.613    clock_gen_inst/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.837    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.886%)  route 0.229ns (64.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     2.200    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.100     2.300 r  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.229     2.529    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.028     2.557 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.557    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.381     2.211    
    SLICE_X152Y85        FDRE (Hold_fdre_C_D)         0.087     2.298    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.886%)  route 0.229ns (64.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     2.200    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.100     2.300 f  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.229     2.529    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.028     2.557 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.557    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.381     2.211    
    SLICE_X152Y85        FDRE (Hold_fdre_C_D)         0.087     2.298    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.171ns (46.480%)  route 0.197ns (53.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     2.200    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.107     2.307 f  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.197     2.504    clock_gen_inst/dcm_locked_sync
    SLICE_X152Y85        LUT2 (Prop_lut2_I1_O)        0.064     2.568 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.568    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.392     2.200    
    SLICE_X152Y85        FDRE (Hold_fdre_C_D)         0.087     2.287    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_gen_inst/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.171ns (46.480%)  route 0.197ns (53.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.450    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.476 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.724     2.200    clock_gen_inst/lock_sync/clk
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y85        FDRE (Prop_fdre_C_Q)         0.107     2.307 r  clock_gen_inst/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.197     2.504    clock_gen_inst/dcm_locked_sync
    SLICE_X152Y85        LUT2 (Prop_lut2_I1_O)        0.064     2.568 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.568    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.600    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.630 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          0.963     2.593    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.392     2.200    
    SLICE_X152Y85        FDRE (Hold_fdre_C_D)         0.087     2.287    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.214ns (36.853%)  route 0.367ns (63.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     2.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     4.549    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.178     4.727 r  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.367     5.094    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.036     5.130 r  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.130    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.347     4.570    
    SLICE_X152Y85        FDRE (Hold_fdre_C_D)         0.189     4.759    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                           5.130    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 clock_gen_inst/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_inst/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.214ns (36.853%)  route 0.367ns (63.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.549ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.173     2.908    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     2.991 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.558     4.549    clock_gen_inst/clkin1_bufg
    SLICE_X153Y85        FDRE                                         r  clock_gen_inst/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y85        FDRE (Prop_fdre_C_Q)         0.178     4.727 f  clock_gen_inst/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.367     5.094    clock_gen_inst/dcm_locked_reg
    SLICE_X152Y85        LUT2 (Prop_lut2_I0_O)        0.036     5.130 f  clock_gen_inst/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.130    clock_gen_inst/dcm_locked_edge_i_1_n_0
    SLICE_X152Y85        FDRE                                         f  clock_gen_inst/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.131    clock_gen_inst/clkin1
    BUFGCTRL_X0Y8        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.224 r  clock_gen_inst/bufg_clkin1/O
                         net (fo=12, routed)          1.694     4.918    clock_gen_inst/clkin1_bufg
    SLICE_X152Y85        FDRE                                         r  clock_gen_inst/dcm_locked_edge_reg/C
                         clock pessimism             -0.347     4.570    
    SLICE_X152Y85        FDRE (Hold_fdre_C_D)         0.189     4.759    clock_gen_inst/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                           5.130    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.409         5.000       3.592      BUFGCTRL_X0Y8    clock_gen_inst/bufg_clkin1/I0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 3.037ns (25.892%)  route 8.693ns (74.108%))
  Logic Levels:           20  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 17.549 - 12.500 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.461     5.673    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/clk
    RAMB18_X4Y110        RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y110        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     7.473 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mram_mem_array1/DOADO[3]
                         net (fo=1, routed)           0.458     7.931    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/_n0016[3]
    SLICE_X122Y277       LUT3 (Prop_lut3_I2_O)        0.043     7.974 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/bGen[0].tblk.tagInst/Mmux_dataout161/O
                         net (fo=2, routed)           0.705     8.678    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/tag_mem_read_data<0>[3]
    SLICE_X123Y273       LUT6 (Prop_lut6_I5_O)        0.043     8.721 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut<1>/O
                         net (fo=1, routed)           0.000     8.721    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_lut[1]
    SLICE_X123Y273       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.988 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.988    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy[3]
    SLICE_X123Y274       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.098 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mcompar_access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o_cy<4>_CARRY4/CO[2]
                         net (fo=4, routed)           0.347     9.445    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/access_tag_addr_reg[31]_tag_mem_read_data[0][18]_equal_1488_o
    SLICE_X125Y272       LUT5 (Prop_lut5_I4_O)        0.129     9.574 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out41/O
                         net (fo=1, routed)           0.637    10.211    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out4
    SLICE_X125Y265       LUT6 (Prop_lut6_I3_O)        0.043    10.254 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tagsInst/Mmux_access_acc_out43/O
                         net (fo=5, routed)           0.372    10.626    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/TagsAndArraysBlock.setAssociativeGen.tagsArraysInst/tags_acc[1]
    SLICE_X126Y264       LUT6 (Prop_lut6_I4_O)        0.043    10.669 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit1/O
                         net (fo=5, routed)           0.329    10.997    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/is_a_hit
    SLICE_X127Y263       LUT5 (Prop_lut5_I4_O)        0.043    11.040 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67<0>1/O
                         net (fo=3, routed)           0.323    11.364    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/idActions/_v67[0]
    SLICE_X128Y262       LUT6 (Prop_lut6_I5_O)        0.043    11.407 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var1111/O
                         net (fo=8, routed)           0.630    12.037    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/Mmux_accept_cpu_commands_var111
    SLICE_X129Y251       LUT6 (Prop_lut6_I5_O)        0.043    12.080 f  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1/O
                         net (fo=14, routed)          0.191    12.271    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/bypass_case1_1
    SLICE_X130Y251       LUT5 (Prop_lut5_I0_O)        0.043    12.314 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req11/O
                         net (fo=2, routed)           0.409    12.723    test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1
    SLICE_X131Y247       LUT4 (Prop_lut4_I3_O)        0.043    12.766 r  test_inst/mcore_inst/core_0_inst/munit_inst/dcache_inst/DcacheFrontendWithStallDaemon_instance/coreInst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req1/O
                         net (fo=10, routed)          0.683    13.449    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/NOBLOCK_CPU_to_DCACHE_command_pipe_read_req[0]
    SLICE_X127Y227       LUT6 (Prop_lut6_I0_O)        0.043    13.492 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.NOBLOCK_CPU_to_DCACHE_command_write_0_gI/BaseGen[0].gCase.SampleOnly.sgis/Mmux_sa_out_var11/O
                         net (fo=8, routed)           0.457    13.950    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.OutportGroup_0.sample_ack_unguarded
    SLICE_X126Y222       LUT6 (Prop_lut6_I4_O)        0.043    13.993 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3_SW0_SW0/O
                         net (fo=1, routed)           0.366    14.358    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N981
    SLICE_X126Y219       LUT6 (Prop_lut6_I5_O)        0.043    14.401 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_98.gj_load_store_daemon_cp_element_group_98/symbol_out_sig<1>3/O
                         net (fo=15, routed)          0.394    14.795    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_CP_347_elements[159]
    SLICE_X126Y218       LUT6 (Prop_lut6_I4_O)        0.043    14.838 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>2_SW0/O
                         net (fo=16, routed)          0.243    15.080    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/N1440
    SLICE_X127Y219       LUT6 (Prop_lut6_I5_O)        0.043    15.123 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4_1/O
                         net (fo=12, routed)          0.601    15.724    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.load_store_daemon_cp_element_group_13.gj_load_store_daemon_cp_element_group_13/symbol_out_sig<1>4
    SLICE_X122Y215       LUT6 (Prop_lut6_I5_O)        0.043    15.767 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv11/O
                         net (fo=13, routed)          0.555    16.322    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/load_store_daemon_CP_347.phi_stmt_8102_phi_seq_464_block.phi_stmt_8102_phi_seq_464/trigForkUpdate/TrigPlaces[0].placeBlock.pI/_n0029_inv1
    SLICE_X119Y219       LUT6 (Prop_lut6_I5_O)        0.043    16.365 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop11/O
                         net (fo=13, routed)          0.487    16.852    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.pop
    SLICE_X119Y214       LUT6 (Prop_lut6_I4_O)        0.043    16.895 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>1/O
                         net (fo=1, routed)           0.507    17.403    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<0>_0
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.167    17.549    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    RAMB18_X4Y87         RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism              0.343    17.892    
                         clock uncertainty           -0.069    17.824    
    RAMB18_X4Y87         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    17.408    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/load_store_daemon_instance/data_path.InportGroup_9.teu_iunit_register_file_to_loadstore_read_9/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                         -17.403    
  -------------------------------------------------------------------
                         slack                                  0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_62/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.127%)  route 0.096ns (44.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.655     2.541    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    SLICE_X130Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_62/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y250       FDRE (Prop_fdre_C_Q)         0.118     2.659 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_62/Q
                         net (fo=1, routed)           0.096     2.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[62]
    SLICE_X129Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.780     2.869    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    SLICE_X129Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62/C
                         clock pessimism             -0.210     2.658    
    SLICE_X129Y249       FDRE (Hold_fdre_C_D)         0.040     2.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_62/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.127%)  route 0.096ns (44.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.655     2.541    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    SLICE_X130Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_62/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y250       FDRE (Prop_fdre_C_Q)         0.118     2.659 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_62/Q
                         net (fo=1, routed)           0.096     2.755    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/data_path.InportGroup_0.DCACHE_to_CPU_slow_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[62]
    SLICE_X129Y249       FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.780     2.869    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/clk
    SLICE_X129Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62/C
                         clock pessimism             -0.210     2.658    
    SLICE_X129Y249       FDRE (Hold_fdre_C_D)         0.040     2.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/ls_inst/dcache_access_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_62
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.127%)  route 0.096ns (44.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.658     2.544    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X14Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y250        FDRE (Prop_fdre_C_Q)         0.118     2.662 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0/Q
                         net (fo=1, routed)           0.096     2.758    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0
    SLICE_X12Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.784     2.873    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X12Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0/C
                         clock pessimism             -0.210     2.662    
    SLICE_X12Y249        FDRE (Hold_fdre_C_D)         0.037     2.699    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.127%)  route 0.096ns (44.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.658     2.544    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X14Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y250        FDRE (Prop_fdre_C_Q)         0.118     2.662 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0/Q
                         net (fo=1, routed)           0.096     2.758    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchPTE_instance/data_path.ApIntOr_group_10.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_0
    SLICE_X12Y249        FDRE                                         f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.784     2.873    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X12Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0/C
                         clock pessimism             -0.210     2.662    
    SLICE_X12Y249        FDRE (Hold_fdre_C_D)         0.037     2.699    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/fetchAndUpdatePte_instance/data_path.fetchPTE_call_group_1.CallComplete/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.ulReg/read_data_0
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.680%)  route 0.195ns (60.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.579     2.465    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X79Y127        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.100     2.565 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0/Q
                         net (fo=1, routed)           0.195     2.760    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0
    SLICE_X87Y127        LUT6 (Prop_lut6_I3_O)        0.028     2.788 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/_v1<0>3/O
                         net (fo=1, routed)           0.000     2.788    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/_v1
    SLICE_X87Y127        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.803     2.892    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X87Y127        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0/C
                         clock pessimism             -0.230     2.661    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.060     2.721    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.680%)  route 0.195ns (60.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.579     2.465    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X79Y127        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y127        FDRE (Prop_fdre_C_Q)         0.100     2.565 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0/Q
                         net (fo=1, routed)           0.195     2.760    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.NOT_u1_u1_1884_wire_det_delay_rptr_1/data_regs<1>_0
    SLICE_X87Y127        LUT6 (Prop_lut6_I3_O)        0.028     2.788 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/_v1<0>3/O
                         net (fo=1, routed)           0.000     2.788    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/_v1
    SLICE_X87Y127        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.803     2.892    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X87Y127        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0/C
                         clock pessimism             -0.230     2.661    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.060     2.721    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.operator_DoubleToSingle_13758_block.call_stmt_13513_call/core_deterministic_pipeline_operator_DoubleToSingle_1220/data_path.needs_norm_rptr/data_regs<1>_0
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.671%)  route 0.173ns (63.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.535     2.421    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X76Y163        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y163        FDRE (Prop_fdre_C_Q)         0.100     2.521 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2/Q
                         net (fo=12, routed)          0.173     2.694    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2
    SLICE_X81Y163        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.737     2.826    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X81Y163        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16/C
                         clock pessimism             -0.210     2.615    
    SLICE_X81Y163        FDRE (Hold_fdre_C_CE)        0.010     2.625    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.671%)  route 0.173ns (63.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.535     2.421    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X76Y163        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y163        FDRE (Prop_fdre_C_Q)         0.100     2.521 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2/Q
                         net (fo=12, routed)          0.173     2.694    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/unload_ack_2
    SLICE_X81Y163        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.737     2.826    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X81Y163        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16/C
                         clock pessimism             -0.210     2.615    
    SLICE_X81Y163        FDRE (Hold_fdre_C_CE)        0.010     2.625    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/normalize_32_instance/data_path.W_fract_norm_11016_inst_block.W_fract_norm_11016_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_16
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer_2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.921%)  route 0.139ns (52.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.654     2.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X93Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.100     2.640 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer_2/Q
                         net (fo=2, routed)           0.139     2.780    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer[2]
    SLICE_X91Y100        LUT5 (Prop_lut5_I0_O)        0.028     2.808 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/Mmux_qDGt0.NTB.queue_vector[2]_qDGt0.NTB.queue_vector[2]_mux_19_OUT31/O
                         net (fo=1, routed)           0.000     2.808    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector[2]_qDGt0.NTB.queue_vector[2]_mux_19_OUT[2]
    SLICE_X91Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.819     2.908    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X91Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2/C
                         clock pessimism             -0.230     2.677    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.060     2.737    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer_2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.921%)  route 0.139ns (52.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.654     2.540    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X93Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.100     2.640 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer_2/Q
                         net (fo=2, routed)           0.139     2.780    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.write_pointer[2]
    SLICE_X91Y100        LUT5 (Prop_lut5_I0_O)        0.028     2.808 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/Mmux_qDGt0.NTB.queue_vector[2]_qDGt0.NTB.queue_vector[2]_mux_19_OUT31/O
                         net (fo=1, routed)           0.000     2.808    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector[2]_qDGt0.NTB.queue_vector[2]_mux_19_OUT[2]
    SLICE_X91Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.819     2.908    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X91Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2/C
                         clock pessimism             -0.230     2.677    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.060     2.737    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpsqrt32_bit_wise_call_group_13.fpsqrt32_bit_wise_call_group_13_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/qI/stageGen[0].qinst/qDGt0.NTB.queue_vector_2
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         12.500      10.475     RAMB36_X6Y7      bram/bbGen[1].bb/mem_array_reg_0_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.250       5.482      SLICE_X82Y92     acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.W_exec_first_434_delayed_9_0_415_inst_block.W_exec_first_434_delayed_9_0_415_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         6.250       5.482      SLICE_X22Y262    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_0_4191_block.call_stmt_2159_call/basemem/bmem/regBB.data_bb/Mram_mem_array1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.276ns (7.177%)  route 3.570ns (92.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 15.219 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.700     5.913    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/bus2ip_clk
    SLICE_X3Y92          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.223     6.136 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_reset.int_mgmt_host_reset_reg/Q
                         net (fo=346, routed)         2.987     9.123    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_mgmt_host_reset
    SLICE_X9Y107         LUT3 (Prop_lut3_I0_O)        0.053     9.176 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[30]_i_1__2/O
                         net (fo=28, routed)          0.583     9.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/man_reset.int_mgmt_host_reset_reg[0]
    SLICE_X11Y103        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        1.337    15.219    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X11Y103        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]/C
                         clock pessimism              0.345    15.565    
                         clock uncertainty           -0.066    15.498    
    SLICE_X11Y103        FDRE (Setup_fdre_C_R)       -0.396    15.102    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.132%)  route 0.137ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.670     2.556    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y117         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.656 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[5]/Q
                         net (fo=192, routed)         0.137     2.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/A5
    SLICE_X2Y119         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.886     2.975    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y119         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.408     2.566    
    SLICE_X2Y119         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     2.722    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ETH_KC_inst/axi_lite_controller/s_axi_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.849%)  route 0.145ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.729     2.615    ETH_KC_inst/axi_lite_controller/s_axi_aclk
    SLICE_X2Y98          FDRE                                         r  ETH_KC_inst/axi_lite_controller/s_axi_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.118     2.733 r  ETH_KC_inst/axi_lite_controller/s_axi_wdata_reg[19]/Q
                         net (fo=1, routed)           0.145     2.879    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data[19]
    SLICE_X3Y101         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.897     2.986    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X3Y101         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/C
                         clock pessimism             -0.230     2.755    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.047     2.802    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ETH_KC_inst/axi_lite_controller/s_axi_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.849%)  route 0.145ns (55.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.729     2.615    ETH_KC_inst/axi_lite_controller/s_axi_aclk
    SLICE_X2Y98          FDRE                                         r  ETH_KC_inst/axi_lite_controller/s_axi_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.118     2.733 f  ETH_KC_inst/axi_lite_controller/s_axi_wdata_reg[19]/Q
                         net (fo=1, routed)           0.145     2.879    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data[19]
    SLICE_X3Y101         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout2_buf/O
                         net (fo=1070, routed)        0.897     2.986    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X3Y101         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/C
                         clock pessimism             -0.230     2.755    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.047     2.802    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    clock_gen_inst/clock_generator/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y117    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X10Y117    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        3.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDSE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDSE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDSE (Setup_fdse_C_S)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDSE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDSE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDSE (Setup_fdse_C_S)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.204ns (20.774%)  route 0.778ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 10.433 - 5.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.691     5.904    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y82          FDPE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.204     6.108 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.778     6.886    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X7Y79          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.551    10.433    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.420    10.854    
                         clock uncertainty           -0.060    10.793    
    SLICE_X7Y79          FDRE (Setup_fdre_C_R)       -0.385    10.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.408    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.309ns (22.944%)  route 1.038ns (77.056%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 10.435 - 5.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.686     5.899    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.223     6.122 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/Q
                         net (fo=2, routed)           0.358     6.480    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.043     6.523 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3/O
                         net (fo=1, routed)           0.680     7.202    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.043     7.245 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.553    10.435    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.420    10.856    
                         clock uncertainty           -0.060    10.795    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.034    10.829    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.309ns (22.944%)  route 1.038ns (77.056%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 10.435 - 5.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.686     5.899    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.223     6.122 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/Q
                         net (fo=2, routed)           0.358     6.480    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[1]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.043     6.523 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3/O
                         net (fo=1, routed)           0.680     7.202    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.043     7.245 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X1Y80          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     6.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     8.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.553    10.435    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.420    10.856    
                         clock uncertainty           -0.060    10.795    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.034    10.829    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         10.829    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.157ns (72.130%)  route 0.061ns (27.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.720     2.606    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.091     2.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.061     2.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.066     2.824 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.958     3.047    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.440     2.606    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.060     2.666    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.157ns (72.130%)  route 0.061ns (27.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.720     2.606    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.091     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.061     2.758    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.066     2.824 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X1Y80          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.958     3.047    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.440     2.606    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.060     2.666    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.163%)  route 0.102ns (52.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.720     2.606    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.091     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.102     2.799    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X1Y81          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.959     3.048    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y81          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.428     2.619    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.011     2.630    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.163%)  route 0.102ns (52.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.720     2.606    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.091     2.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.102     2.799    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X1Y81          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.959     3.048    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y81          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.428     2.619    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.011     2.630    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.448%)  route 0.115ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.720     2.606    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.100     2.706 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.115     2.822    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.958     3.047    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.440     2.606    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.044     2.650    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.448%)  route 0.115ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.720     2.606    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.100     2.706 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.115     2.822    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X1Y80          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.958     3.047    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.440     2.606    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.044     2.650    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.264ns (73.812%)  route 0.094ns (26.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.902ns
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     1.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     3.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.553     5.435    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.162     5.597 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.094     5.691    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.102     5.793 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     5.793    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.689     5.902    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.466     5.435    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.154     5.589    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.589    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.264ns (73.812%)  route 0.094ns (26.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.902ns
    Source Clock Delay      (SCD):    5.435ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     1.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.005     3.799    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.882 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.553     5.435    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.162     5.597 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/Q
                         net (fo=2, routed)           0.094     5.691    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[10]
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.102     5.793 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     5.793    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X1Y80          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.689     5.902    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.466     5.435    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.154     5.589    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.589    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.262%)  route 0.176ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.718     2.604    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.100     2.704 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.176     2.880    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.958     3.047    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.410     2.636    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.040     2.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.262%)  route 0.176ns (63.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.718     2.604    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X7Y79          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.100     2.704 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.176     2.880    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X1Y80          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout2
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.958     3.047    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y80          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.410     2.636    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.040     2.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.400         2.500       2.100      SLICE_X1Y82      ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         2.500       2.150      SLICE_X7Y79      ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         f  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.141ns (14.638%)  route 6.654ns (85.362%))
  Logic Levels:           16  (LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 13.313 - 8.000 ) 
    Source Clock Delay      (SCD):    5.783ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.570     5.783    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/clk
    SLICE_X104Y73        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y73        FDRE (Prop_fdre_C_Q)         0.259     6.042 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout_reg[0]/Q
                         net (fo=44, routed)          0.641     6.683    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]
    SLICE_X114Y73        LUT3 (Prop_lut3_I1_O)        0.047     6.730 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][1]_i_9/O
                         net (fo=2, routed)           0.558     7.288    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[1].queue_array_reg[1][1]
    SLICE_X113Y73        LUT6 (Prop_lut6_I1_O)        0.134     7.422 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25/O
                         net (fo=1, routed)           0.436     7.857    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_25_n_0
    SLICE_X112Y74        LUT6 (Prop_lut6_I2_O)        0.043     7.900 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_16/O
                         net (fo=2, routed)           0.291     8.191    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_1
    SLICE_X113Y74        LUT6 (Prop_lut6_I1_O)        0.043     8.234 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_9/O
                         net (fo=1, routed)           0.345     8.579    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][8]_1
    SLICE_X112Y73        LUT6 (Prop_lut6_I0_O)        0.043     8.622 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][21]_i_5/O
                         net (fo=26, routed)          0.481     9.103    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][21]_0
    SLICE_X111Y71        LUT6 (Prop_lut6_I4_O)        0.043     9.146 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0/O
                         net (fo=1, routed)           0.447     9.593    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25__0_n_0
    SLICE_X112Y71        LUT6 (Prop_lut6_I2_O)        0.043     9.636 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_16/O
                         net (fo=1, routed)           0.318     9.954    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_29
    SLICE_X112Y72        LUT6 (Prop_lut6_I3_O)        0.043     9.997 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8/O
                         net (fo=1, routed)           0.441    10.438    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_8_n_0
    SLICE_X109Y72        LUT6 (Prop_lut6_I3_O)        0.043    10.481 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_4/O
                         net (fo=20, routed)          0.375    10.856    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_0
    SLICE_X108Y73        LUT6 (Prop_lut6_I0_O)        0.043    10.899 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][6]_i_2/O
                         net (fo=3, routed)           0.443    11.342    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array_reg[0][6]
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.043    11.385 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41/O
                         net (fo=1, routed)           0.435    11.820    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_41_n_0
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.043    11.863 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25/O
                         net (fo=1, routed)           0.404    12.267    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_25_n_0
    SLICE_X105Y73        LUT6 (Prop_lut6_I1_O)        0.043    12.310 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12/O
                         net (fo=1, routed)           0.247    12.558    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_12_n_0
    SLICE_X102Y73        LUT6 (Prop_lut6_I3_O)        0.043    12.601 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/dout[0]_i_3/O
                         net (fo=32, routed)          0.308    12.909    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/fsm_state_reg[0]_4
    SLICE_X100Y73        LUT4 (Prop_lut4_I3_O)        0.049    12.958 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[5].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.fe_logic/qDGt1.NTB.Wgen[0].queue_array[0][26]_i_3/O
                         net (fo=5, routed)           0.293    13.252    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/fsm_state_reg[1]_4
    SLICE_X99Y74         LUT6 (Prop_lut6_I3_O)        0.136    13.388 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.rdpReg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.190    13.577    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]_0[24]
    SLICE_X97Y73         FDRE                                         f  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.431    13.313    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/clk
    SLICE_X97Y73         FDRE                                         r  nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism              0.420    13.734    
                         clock uncertainty           -0.064    13.669    
    SLICE_X97Y73         FDRE (Setup_fdre_C_D)       -0.008    13.661    nic_instance/MemorySpace_memory_space_0/ifMoreThanOneLoad.LoadRepGen[0].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  0.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ETH_KC_inst/rx_queue/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.096%)  route 0.153ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    ETH_KC_inst/rx_queue/clk
    SLICE_X8Y76          FDRE                                         r  ETH_KC_inst/rx_queue/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.107     2.677 r  ETH_KC_inst/rx_queue/write_pointer_reg[3]/Q
                         net (fo=6, routed)           0.153     2.831    ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/Q[3]
    RAMB18_X0Y31         RAMB18E1                                     r  ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.954     3.042    ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    RAMB18_X0Y31         RAMB18E1                                     r  ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.428     2.614    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     2.761    ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ETH_KC_inst/rx_queue/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.096%)  route 0.153ns (58.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    ETH_KC_inst/rx_queue/clk
    SLICE_X8Y76          FDRE                                         r  ETH_KC_inst/rx_queue/write_pointer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.107     2.677 f  ETH_KC_inst/rx_queue/write_pointer_reg[3]/Q
                         net (fo=6, routed)           0.153     2.831    ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/Q[3]
    RAMB18_X0Y31         RAMB18E1                                     f  ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.954     3.042    ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/clk
    RAMB18_X0Y31         RAMB18E1                                     r  ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
                         clock pessimism             -0.428     2.614    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.147     2.761    ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.038%)  route 0.249ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.684     2.570    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/clk
    SLICE_X20Y78         FDRE                                         r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.107     2.677 f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/write_pointer_reg[1]/Q
                         net (fo=51, routed)          0.249     2.927    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/ADDRD1
    SLICE_X22Y77         RAMD32                                       f  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.920     3.009    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/WCLK
    SLICE_X22Y77         RAMD32                                       r  nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.410     2.598    
    SLICE_X22Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     2.856    nic_instance/ReceiveEngineDaemon_instance/data_path.W_pkt_cnt_1517_delayed_13_0_1521_inst_block.W_pkt_cnt_1517_delayed_13_0_1521_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y31     ETH_KC_inst/rx_queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.626ns (12.685%)  route 4.309ns (87.315%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 17.706 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.776    12.315    ETH_KC_inst/queueMac_inst/reset
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.043    12.358 r  ETH_KC_inst/queueMac_inst/pop_ack_INST_0/O
                         net (fo=20, routed)          0.742    13.100    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.043    13.143 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_6/O
                         net (fo=3, routed)           0.187    13.329    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state123_out
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.043    13.372 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_2/O
                         net (fo=5, routed)           0.560    13.932    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.043    13.975 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, routed)           0.507    14.482    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.053    14.535 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, routed)           0.352    14.887    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.135    15.022 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, routed)           0.186    15.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.043    15.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    15.251    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X2Y84          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.556    17.706    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X2Y84          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.652    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.066    18.349    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.626ns (12.685%)  route 4.309ns (87.315%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 17.706 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.776    12.315    ETH_KC_inst/queueMac_inst/reset
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.043    12.358 f  ETH_KC_inst/queueMac_inst/pop_ack_INST_0/O
                         net (fo=20, routed)          0.742    13.100    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.043    13.143 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_6/O
                         net (fo=3, routed)           0.187    13.329    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state123_out
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.043    13.372 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_2/O
                         net (fo=5, routed)           0.560    13.932    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_2_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I0_O)        0.043    13.975 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, routed)           0.507    14.482    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.053    14.535 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, routed)           0.352    14.887    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.135    15.022 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, routed)           0.186    15.208    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.043    15.251 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    15.251    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X2Y84          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.556    17.706    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X2Y84          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.652    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.066    18.349    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.395ns (8.673%)  route 4.159ns (91.327%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 17.697 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.978    12.516    ETH_KC_inst/queueMac_inst/reset
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.043    12.559 f  ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1/O
                         net (fo=3, routed)           0.593    13.152    ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.043    13.195 r  ETH_KC_inst/queueMac_inst/push_ack_INST_0/O
                         net (fo=2, routed)           0.495    13.690    ETH_KC_inst/DualClockedQueue_tx_loopback/read_req_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.043    13.733 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo_i_2/O
                         net (fo=4, routed)           0.450    14.183    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.043    14.226 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.644    14.870    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.547    17.697    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.652    18.350    
                         clock uncertainty           -0.075    18.274    
    SLICE_X6Y76          FDCE (Setup_fdce_C_CE)      -0.178    18.096    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.395ns (8.673%)  route 4.159ns (91.327%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 17.697 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.978    12.516    ETH_KC_inst/queueMac_inst/reset
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.043    12.559 r  ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1/O
                         net (fo=3, routed)           0.593    13.152    ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.043    13.195 f  ETH_KC_inst/queueMac_inst/push_ack_INST_0/O
                         net (fo=2, routed)           0.495    13.690    ETH_KC_inst/DualClockedQueue_tx_loopback/read_req_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.043    13.733 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo_i_2/O
                         net (fo=4, routed)           0.450    14.183    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.043    14.226 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.644    14.870    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X6Y76          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.547    17.697    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.652    18.350    
                         clock uncertainty           -0.075    18.274    
    SLICE_X6Y76          FDCE (Setup_fdce_C_CE)      -0.178    18.096    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.395ns (8.673%)  route 4.159ns (91.327%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 17.697 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.978    12.516    ETH_KC_inst/queueMac_inst/reset
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.043    12.559 f  ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1/O
                         net (fo=3, routed)           0.593    13.152    ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.043    13.195 r  ETH_KC_inst/queueMac_inst/push_ack_INST_0/O
                         net (fo=2, routed)           0.495    13.690    ETH_KC_inst/DualClockedQueue_tx_loopback/read_req_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.043    13.733 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo_i_2/O
                         net (fo=4, routed)           0.450    14.183    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.043    14.226 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.644    14.870    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.547    17.697    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.652    18.350    
                         clock uncertainty           -0.075    18.274    
    SLICE_X6Y76          FDCE (Setup_fdce_C_CE)      -0.178    18.096    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.395ns (8.673%)  route 4.159ns (91.327%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 17.697 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.978    12.516    ETH_KC_inst/queueMac_inst/reset
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.043    12.559 r  ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1/O
                         net (fo=3, routed)           0.593    13.152    ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.043    13.195 f  ETH_KC_inst/queueMac_inst/push_ack_INST_0/O
                         net (fo=2, routed)           0.495    13.690    ETH_KC_inst/DualClockedQueue_tx_loopback/read_req_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.043    13.733 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo_i_2/O
                         net (fo=4, routed)           0.450    14.183    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.043    14.226 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.644    14.870    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X6Y76          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.547    17.697    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.652    18.350    
                         clock uncertainty           -0.075    18.274    
    SLICE_X6Y76          FDCE (Setup_fdce_C_CE)      -0.178    18.096    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.096    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.583ns (12.129%)  route 4.224ns (87.871%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 17.706 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.776    12.315    ETH_KC_inst/queueMac_inst/reset
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.043    12.358 f  ETH_KC_inst/queueMac_inst/pop_ack_INST_0/O
                         net (fo=20, routed)          1.034    13.391    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043    13.434 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3/O
                         net (fo=5, routed)           0.369    13.804    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.043    13.847 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, routed)           0.507    14.354    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.053    14.407 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, routed)           0.352    14.759    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.135    14.894 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, routed)           0.186    15.079    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.043    15.122 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    15.122    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X2Y84          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.556    17.706    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X2Y84          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.652    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.066    18.349    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.583ns (12.129%)  route 4.224ns (87.871%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.706ns = ( 17.706 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.776    12.315    ETH_KC_inst/queueMac_inst/reset
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.043    12.358 r  ETH_KC_inst/queueMac_inst/pop_ack_INST_0/O
                         net (fo=20, routed)          1.034    13.391    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axis_mac_tvalid
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.043    13.434 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3/O
                         net (fo=5, routed)           0.369    13.804    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3_n_0
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.043    13.847 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1/O
                         net (fo=4, routed)           0.507    14.354    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_rep__7_i_1_n_0
    SLICE_X3Y85          LUT2 (Prop_lut2_I1_O)        0.053    14.407 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6/O
                         net (fo=1, routed)           0.352    14.759    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_6_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.135    14.894 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4/O
                         net (fo=1, routed)           0.186    15.079    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_4_n_0
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.043    15.122 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    15.122    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X2Y84          FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.556    17.706    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X2Y84          FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.652    18.359    
                         clock uncertainty           -0.075    18.283    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.066    18.349    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         18.349    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.395ns (8.830%)  route 4.078ns (91.170%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.978    12.516    ETH_KC_inst/queueMac_inst/reset
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.043    12.559 f  ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1/O
                         net (fo=3, routed)           0.593    13.152    ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.043    13.195 r  ETH_KC_inst/queueMac_inst/push_ack_INST_0/O
                         net (fo=2, routed)           0.495    13.690    ETH_KC_inst/DualClockedQueue_tx_loopback/read_req_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.043    13.733 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo_i_2/O
                         net (fo=4, routed)           0.450    14.183    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.043    14.226 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.563    14.789    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y77          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y77          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.652    18.351    
                         clock uncertainty           -0.075    18.275    
    SLICE_X7Y77          FDCE (Setup_fdce_C_CE)      -0.201    18.074    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.074    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.395ns (8.830%)  route 4.078ns (91.170%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X0Y100         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.223    10.539 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=265, routed)         1.978    12.516    ETH_KC_inst/queueMac_inst/reset
    SLICE_X10Y80         LUT5 (Prop_lut5_I4_O)        0.043    12.559 r  ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1/O
                         net (fo=3, routed)           0.593    13.152    ETH_KC_inst/queueMac_inst/push_ack_INST_0_i_1_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.043    13.195 f  ETH_KC_inst/queueMac_inst/push_ack_INST_0/O
                         net (fo=2, routed)           0.495    13.690    ETH_KC_inst/DualClockedQueue_tx_loopback/read_req_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I0_O)        0.043    13.733 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo_i_2/O
                         net (fo=4, routed)           0.450    14.183    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.043    14.226 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[4]_i_1/O
                         net (fo=10, routed)          0.563    14.789    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y77          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y77          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.652    18.351    
                         clock uncertainty           -0.075    18.275    
    SLICE_X7Y77          FDCE (Setup_fdce_C_CE)      -0.201    18.074    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.074    
                         arrival time                         -14.789    
  -------------------------------------------------------------------
                         slack                                  3.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.760%)  route 0.139ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y104        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100     4.593 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[12]/Q
                         net (fo=2, routed)           0.139     4.733    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/D
    SLICE_X18Y104        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/WCLK
    SLICE_X18Y104        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X18Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.760%)  route 0.139ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y104        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100     4.593 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[12]/Q
                         net (fo=2, routed)           0.139     4.733    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/D
    SLICE_X18Y104        RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/WCLK
    SLICE_X18Y104        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X18Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.733    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.760%)  route 0.139ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.642     4.492    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y107        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.100     4.592 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/Q
                         net (fo=2, routed)           0.139     4.732    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/D
    SLICE_X18Y107        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.862     5.260    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/WCLK
    SLICE_X18Y107        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.524    
    SLICE_X18Y107        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.656    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.656    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.760%)  route 0.139ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.260ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.642     4.492    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y107        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.100     4.592 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]/Q
                         net (fo=2, routed)           0.139     4.732    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/D
    SLICE_X18Y107        RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.862     5.260    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/WCLK
    SLICE_X18Y107        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.524    
    SLICE_X18Y107        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.656    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[27].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.656    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.981%)  route 0.144ns (59.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y106        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.100     4.593 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]/Q
                         net (fo=2, routed)           0.144     4.737    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/D
    SLICE_X18Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/WCLK
    SLICE_X18Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X18Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.981%)  route 0.144ns (59.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y106        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.100     4.593 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]/Q
                         net (fo=2, routed)           0.144     4.737    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/D
    SLICE_X18Y106        RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/WCLK
    SLICE_X18Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X18Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.243%)  route 0.142ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y106        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.100     4.593 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[20]/Q
                         net (fo=2, routed)           0.142     4.736    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/D
    SLICE_X16Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/WCLK
    SLICE_X16Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X16Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.654    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.243%)  route 0.142ns (58.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y106        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.100     4.593 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[20]/Q
                         net (fo=2, routed)           0.142     4.736    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/D
    SLICE_X16Y106        RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/WCLK
    SLICE_X16Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X16Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.654    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.722%)  route 0.146ns (59.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y106        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.100     4.593 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/Q
                         net (fo=2, routed)           0.146     4.739    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/D
    SLICE_X16Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/WCLK
    SLICE_X16Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X16Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.722%)  route 0.146ns (59.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.643     4.493    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X15Y106        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.100     4.593 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/Q
                         net (fo=2, routed)           0.146     4.739    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/D
    SLICE_X16Y106        RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.863     5.261    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/WCLK
    SLICE_X16Y106        RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.735     4.525    
    SLICE_X16Y106        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.657    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y30     ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X16Y106    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X16Y107    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        2.039ns  (logic 0.414ns (20.300%)  route 1.625ns (79.700%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 19.542 - 10.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X0Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204    12.520 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=8, routed)           0.476    12.996    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X0Y146         LUT6 (Prop_lut6_I0_O)        0.124    13.120 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.249    13.369    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y145         LUT6 (Prop_lut6_I4_O)        0.043    13.412 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.564    13.976    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X2Y145         LUT2 (Prop_lut2_I0_O)        0.043    14.019 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.336    14.355    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    10.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    11.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    13.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    15.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    18.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    18.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    19.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.748    20.291    
                         clock uncertainty           -0.075    20.215    
    SLICE_X0Y146         FDRE (Setup_fdre_C_R)       -0.304    19.911    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  5.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.118     6.644 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/Q
                         net (fo=1, routed)           0.096     6.740    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
                         clock pessimism             -0.767     6.526    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.038     6.564    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.118     6.644 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/Q
                         net (fo=1, routed)           0.096     6.740    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1
    SLICE_X2Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
                         clock pessimism             -0.767     6.526    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.038     6.564    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.008%)  route 0.170ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     6.626 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.170     6.797    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.753     6.540    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.060     6.600    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           6.797    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (37.008%)  route 0.170ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     6.626 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.170     6.797    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X2Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.753     6.540    
    SLICE_X2Y146         FDRE (Hold_fdre_C_D)         0.060     6.600    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -6.600    
                         arrival time                           6.797    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.265ns  (logic 0.155ns (58.507%)  route 0.110ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.091     6.617 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.110     6.727    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[4]
    SLICE_X0Y146         LUT6 (Prop_lut6_I4_O)        0.064     6.791 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     6.791    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.767     6.526    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.061     6.587    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.265ns  (logic 0.155ns (58.507%)  route 0.110ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.091     6.617 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.110     6.727    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[4]
    SLICE_X0Y146         LUT6 (Prop_lut6_I4_O)        0.064     6.791 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     6.791    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.767     6.526    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.061     6.587    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.265ns  (logic 0.155ns (58.507%)  route 0.110ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.091     6.617 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.110     6.727    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[4]
    SLICE_X0Y146         LUT6 (Prop_lut6_I4_O)        0.064     6.791 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     6.791    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.767     6.526    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.061     6.587    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.265ns  (logic 0.155ns (58.507%)  route 0.110ns (41.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.091     6.617 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/Q
                         net (fo=8, routed)           0.110     6.727    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[4]
    SLICE_X0Y146         LUT6 (Prop_lut6_I4_O)        0.064     6.791 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     6.791    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X0Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.767     6.526    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.061     6.587    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     6.626 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.136     6.763    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X1Y146         LUT4 (Prop_lut4_I3_O)        0.028     6.791 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000     6.791    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism             -0.767     6.526    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.060     6.586    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 7.294 - 2.000 ) 
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.767ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     6.626 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.136     6.763    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X1Y146         LUT4 (Prop_lut4_I3_O)        0.028     6.791 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000     6.791    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X1Y146         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism             -0.767     6.526    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.060     6.586    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.791    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X2Y146     ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X2Y146     ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    

Slack (MET) :             29.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.705ns (17.980%)  route 3.216ns (82.020%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.400     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.043     6.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.471     6.654    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X106Y88        LUT6 (Prop_lut6_I4_O)        0.043     6.697 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     6.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X106Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.953 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.953    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X106Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.645     7.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X102Y89        LUT5 (Prop_lut5_I4_O)        0.043     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.699     8.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X103Y92        LUT3 (Prop_lut3_I1_O)        0.043     8.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.446    36.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.557    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X103Y92        FDRE (Setup_fdre_C_D)        0.034    37.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.492    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                 29.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.655     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.091     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X110Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.893     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X110Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.494     2.203    
    SLICE_X110Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.264%)  route 0.060ns (39.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.655     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.091     2.283 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X110Y82        RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.893     2.697    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X110Y82        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.494     2.203    
    SLICE_X110Y82        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.925%)  route 0.107ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.657     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X112Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.091     2.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.107     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X110Y83        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.894     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y83        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.475     2.223    
    SLICE_X110Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.925%)  route 0.107ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.657     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X112Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.091     2.285 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.107     2.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X110Y83        RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.894     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y83        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.475     2.223    
    SLICE_X110Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.411%)  route 0.101ns (52.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.655     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.091     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X110Y83        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.894     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y83        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.493     2.205    
    SLICE_X110Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.411%)  route 0.101ns (52.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.655     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X111Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.091     2.283 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X110Y83        RAMD32                                       f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.894     2.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X110Y83        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.493     2.205    
    SLICE_X110Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.683     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X125Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y80        FDRE (Prop_fdre_C_Q)         0.100     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X125Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.922     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X125Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.506     2.220    
    SLICE_X125Y80        FDRE (Hold_fdre_C_D)         0.047     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.683     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X125Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y80        FDRE (Prop_fdre_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X125Y80        FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.922     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X125Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.506     2.220    
    SLICE_X125Y80        FDRE (Hold_fdre_C_D)         0.047     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.680     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X123Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y71        FDCE (Prop_fdce_C_Q)         0.100     2.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X123Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.918     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X123Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.505     2.217    
    SLICE_X123Y71        FDCE (Hold_fdce_C_D)         0.047     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.680     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X123Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y71        FDCE (Prop_fdce_C_Q)         0.100     2.317 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X123Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.918     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X123Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.505     2.217    
    SLICE_X123Y71        FDCE (Hold_fdce_C_D)         0.047     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y7  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X108Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X110Y83  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[1]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[2]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[3]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.309ns (8.631%)  route 3.271ns (91.369%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.564     2.557    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_mac_aclk
    SLICE_X0Y127         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.223     2.780 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rx_enable_int_reg/Q
                         net (fo=357, routed)         2.308     5.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_enable
    SLICE_X21Y117        LUT6 (Prop_lut6_I5_O)        0.043     5.131 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2/O
                         net (fo=2, routed)           0.517     5.648    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_2_n_0
    SLICE_X21Y114        LUT4 (Prop_lut4_I0_O)        0.043     5.691 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1/O
                         net (fo=8, routed)           0.446     6.137    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0
    SLICE_X21Y112        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.583    10.361    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/rx_axi_clk
    SLICE_X21Y112        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]/C
                         clock pessimism              0.215    10.576    
                         clock uncertainty           -0.035    10.541    
    SLICE_X21Y112        FDRE (Setup_fdre_C_CE)      -0.201    10.340    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx/pause_value_reg[4]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.129%)  route 0.191ns (61.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.313     1.260    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y106        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDCE (Prop_fdce_C_Q)         0.118     1.378 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.191     1.570    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[4][0]
    RAMB18_X1Y42         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.383     1.533    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y42         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.229     1.304    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.487    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.129%)  route 0.191ns (61.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.313     1.260    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y106        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDCE (Prop_fdce_C_Q)         0.118     1.378 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.191     1.570    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[4][0]
    RAMB18_X1Y42         RAMB18E1                                     f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.383     1.533    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y42         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.229     1.304    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.487    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.006%)  route 0.192ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.313     1.260    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y106        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDCE (Prop_fdce_C_Q)         0.118     1.378 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.192     1.571    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[4][1]
    RAMB18_X1Y42         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.383     1.533    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y42         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.229     1.304    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.487    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.006%)  route 0.192ns (61.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.313     1.260    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y106        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDCE (Prop_fdce_C_Q)         0.118     1.378 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.192     1.571    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[4][1]
    RAMB18_X1Y42         RAMB18E1                                     f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.383     1.533    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y42         RAMB18E1                                     r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.229     1.304    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.487    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.275     1.222    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y108         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/Q
                         net (fo=2, routed)           0.137     1.459    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X6Y110         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.461    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y110         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     1.235    
    SLICE_X6Y110         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.367    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.275     1.222    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X7Y108         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.100     1.322 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/Q
                         net (fo=2, routed)           0.137     1.459    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X6Y110         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.461    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y110         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     1.235    
    SLICE_X6Y110         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.367    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.275     1.222    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y108         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.100     1.322 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.136     1.458    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X6Y108         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.312     1.462    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X6Y108         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     1.236    
    SLICE_X6Y108         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.365    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.386%)  route 0.136ns (57.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.275     1.222    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y108         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.100     1.322 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.136     1.458    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X6Y108         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.312     1.462    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X6Y108         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.226     1.236    
    SLICE_X6Y108         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.365    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.854%)  route 0.139ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.303     1.250    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X9Y108         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.100     1.350 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.139     1.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X8Y109         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.341     1.491    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X8Y109         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.227     1.264    
    SLICE_X8Y109         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.393    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.854%)  route 0.139ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.303     1.250    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X9Y108         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.100     1.350 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.139     1.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X8Y109         RAMD64E                                      f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.341     1.491    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X8Y109         RAMD64E                                      r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.227     1.264    
    SLICE_X8Y109         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.393    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I       n/a            1.851         8.000       6.149      BUFR_X0Y9     ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         4.000       3.232      SLICE_X8Y109  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         4.000       3.232      SLICE_X6Y110  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.416ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.650ns  (logic 0.302ns (18.304%)  route 1.348ns (81.696%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.348     1.607    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.650 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.650    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.650ns  (logic 0.302ns (18.304%)  route 1.348ns (81.696%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.348     1.607    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.650 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.650    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.650ns  (logic 0.302ns (18.304%)  route 1.348ns (81.696%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.348     1.607    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.650 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.650    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.650ns  (logic 0.302ns (18.304%)  route 1.348ns (81.696%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.348     1.607    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.650 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.650    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.642ns  (logic 0.302ns (18.393%)  route 1.340ns (81.607%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.340     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.642 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.642ns  (logic 0.302ns (18.393%)  route 1.340ns (81.607%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.340     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.642 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.642ns  (logic 0.302ns (18.393%)  route 1.340ns (81.607%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.340     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.642 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.642ns  (logic 0.302ns (18.393%)  route 1.340ns (81.607%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.340     1.599    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.642 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.642    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__0_n_0
    SLICE_X12Y101        FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y101        FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.642    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.532ns  (logic 0.302ns (19.711%)  route 1.230ns (80.289%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.230     1.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.043     1.532 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.532    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0_n_0
    SLICE_X16Y98         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y98         FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.532ns  (logic 0.302ns (19.711%)  route 1.230ns (80.289%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.230     1.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X16Y98         LUT6 (Prop_lut6_I4_O)        0.043     1.532 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.532    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__0_n_0
    SLICE_X16Y98         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y98         FDRE (Setup_fdre_C_D)        0.066     6.066    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.066    
                         arrival time                          -1.532    
  -------------------------------------------------------------------
                         slack                                  4.534    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            1  Failing Endpoint ,  Worst Slack       -1.274ns,  Total Violation       -1.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.274ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        1.285ns  (logic 0.223ns (17.360%)  route 1.062ns (82.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 93.320 - 88.000 ) 
    Source Clock Delay      (SCD):    5.786ns = ( 93.286 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832    88.332 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081    89.413    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    89.490 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    91.620    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    91.713 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.573    93.286    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.223    93.509 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       1.062    94.570    reset_sync
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    88.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    89.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    89.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    91.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    91.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.438    93.320    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.195    93.516    
                         clock uncertainty           -0.189    93.327    
    SLICE_X90Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    93.296    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         93.296    
                         arrival time                         -94.570    
  -------------------------------------------------------------------
                         slack                                 -1.274    

Slack (VIOLATED) :        -1.274ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        1.285ns  (logic 0.223ns (17.360%)  route 1.062ns (82.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 93.320 - 88.000 ) 
    Source Clock Delay      (SCD):    5.786ns = ( 93.286 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832    88.332 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081    89.413    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    89.490 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    91.620    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    91.713 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.573    93.286    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.223    93.509 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       1.062    94.570    reset_sync
    SLICE_X90Y86         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    88.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    89.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    89.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    91.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    91.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.438    93.320    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.195    93.516    
                         clock uncertainty           -0.189    93.327    
    SLICE_X90Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    93.296    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         93.296    
                         arrival time                         -94.570    
  -------------------------------------------------------------------
                         slack                                 -1.274    

Slack (VIOLATED) :        -0.904ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        0.873ns  (logic 0.124ns (14.212%)  route 0.749ns (85.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 90.533 - 88.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 90.475 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    87.946 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553    88.499    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    88.552 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    89.559    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    89.589 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.886    90.475    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.124    90.599 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       0.749    91.347    reset_sync
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    88.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503    88.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050    88.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    89.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    89.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.647    90.533    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.131    90.665    
                         clock uncertainty           -0.189    90.476    
    SLICE_X90Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.033    90.443    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         90.443    
                         arrival time                         -91.347    
  -------------------------------------------------------------------
                         slack                                 -0.904    

Slack (VIOLATED) :        -0.904ns  (required time - arrival time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (clkout3 rise@88.000ns - clkout0 rise@87.500ns)
  Data Path Delay:        0.873ns  (logic 0.124ns (14.212%)  route 0.749ns (85.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 90.533 - 88.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 90.475 - 87.500 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   87.500    87.500 r  
    AD12                                              0.000    87.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    87.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446    87.946 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553    88.499    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    88.552 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    89.559    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    89.589 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.886    90.475    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.124    90.599 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       0.749    91.347    reset_sync
    SLICE_X90Y86         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   88.000    88.000 r  
    AD12                                              0.000    88.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000    88.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367    88.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503    88.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050    88.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940    89.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    89.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.647    90.533    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism              0.131    90.665    
                         clock uncertainty           -0.189    90.476    
    SLICE_X90Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.033    90.443    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         90.443    
                         arrival time                         -91.347    
  -------------------------------------------------------------------
                         slack                                 -0.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.100ns (13.166%)  route 0.660ns (86.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.648     2.534    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.100     2.634 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       0.660     3.294    reset_sync
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.885     2.974    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.131     2.842    
                         clock uncertainty            0.189     3.031    
    SLICE_X90Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     3.123    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.100ns (13.166%)  route 0.660ns (86.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.648     2.534    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.100     2.634 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       0.660     3.294    reset_sync
    SLICE_X90Y86         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.885     2.974    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.131     2.842    
                         clock uncertainty            0.189     3.031    
    SLICE_X90Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     3.123    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.178ns (16.057%)  route 0.931ns (83.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.785ns
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     1.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     3.799    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.882 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.438     5.320    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.178     5.498 r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       0.931     6.429    reset_sync
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.572     5.785    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.195     5.589    
                         clock uncertainty            0.189     5.778    
    SLICE_X90Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.155     5.933    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -5.933    
                         arrival time                           6.429    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            reset2_mac_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.178ns (16.057%)  route 0.931ns (83.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.785ns
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     1.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     1.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     3.799    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.882 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.438     5.320    virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X91Y87         FDRE                                         r  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y87         FDRE (Prop_fdre_C_Q)         0.178     5.498 f  virtual_reset/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=70733, routed)       0.931     6.429    reset_sync
    SLICE_X90Y86         SRL16E                                       f  reset2_mac_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.572     5.785    clock_mac
    SLICE_X90Y86         SRL16E                                       r  reset2_mac_reg_srl2/CLK
                         clock pessimism             -0.195     5.589    
                         clock uncertainty            0.189     5.778    
    SLICE_X90Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.155     5.933    reset2_mac_reg_srl2
  -------------------------------------------------------------------
                         required time                         -5.933    
                         arrival time                           6.429    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.681ns  (logic 0.345ns (9.373%)  route 3.336ns (90.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.597     2.856    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[3]
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.043     2.899 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_3/O
                         net (fo=1, routed)           0.739     3.638    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[6]
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.043     3.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
    SLICE_X15Y99         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034     6.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.681ns  (logic 0.345ns (9.373%)  route 3.336ns (90.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.597     2.856    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[3]
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.043     2.899 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_3/O
                         net (fo=1, routed)           0.739     3.638    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[6]
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.043     3.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
    SLICE_X15Y99         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034     6.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.681ns  (logic 0.345ns (9.373%)  route 3.336ns (90.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.597     2.856    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[3]
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.043     2.899 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_3/O
                         net (fo=1, routed)           0.739     3.638    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[6]
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.043     3.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
    SLICE_X15Y99         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034     6.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.681ns  (logic 0.345ns (9.373%)  route 3.336ns (90.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         2.597     2.856    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[3]
    SLICE_X20Y96         LUT4 (Prop_lut4_I2_O)        0.043     2.899 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_3/O
                         net (fo=1, routed)           0.739     3.638    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[6]
    SLICE_X15Y99         LUT6 (Prop_lut6_I2_O)        0.043     3.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     3.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_0
    SLICE_X15Y99         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y99         FDRE (Setup_fdre_C_D)        0.034     6.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.610ns  (logic 0.302ns (8.367%)  route 3.308ns (91.633%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=152, routed)         2.606     2.865    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DPRA5
    SLICE_X14Y108        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.043     2.908 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.701     3.610    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst58_out
    SLICE_X17Y98         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y98         FDRE (Setup_fdre_C_D)       -0.008     5.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.610ns  (logic 0.302ns (8.367%)  route 3.308ns (91.633%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=152, routed)         2.606     2.865    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DPRA5
    SLICE_X14Y108        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.043     2.908 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.701     3.610    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst58_out
    SLICE_X17Y98         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y98         FDRE (Setup_fdre_C_D)       -0.008     5.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.610ns  (logic 0.302ns (8.367%)  route 3.308ns (91.633%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=152, routed)         2.606     2.865    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DPRA5
    SLICE_X14Y108        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.043     2.908 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.701     3.610    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst58_out
    SLICE_X17Y98         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y98         FDRE (Setup_fdre_C_D)       -0.008     5.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.610ns  (logic 0.302ns (8.367%)  route 3.308ns (91.633%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=152, routed)         2.606     2.865    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DPRA5
    SLICE_X14Y108        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.043     2.908 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.701     3.610    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst58_out
    SLICE_X17Y98         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y98         FDRE (Setup_fdre_C_D)       -0.008     5.992    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[65]
  -------------------------------------------------------------------
                         required time                          5.992    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.465ns  (logic 0.302ns (8.716%)  route 3.163ns (91.284%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         2.829     3.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DPRA1
    SLICE_X18Y109        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     3.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.334     3.465    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst62_out
    SLICE_X19Y104        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y104        FDRE (Setup_fdre_C_D)       -0.019     5.981    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.465ns  (logic 0.302ns (8.716%)  route 3.163ns (91.284%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93                                       0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=167, routed)         2.829     3.088    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DPRA1
    SLICE_X18Y109        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     3.131 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.334     3.465    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[62].RAM64X1D_inst62_out
    SLICE_X19Y104        FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y104        FDRE (Setup_fdre_C_D)       -0.019     5.981    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[69]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  2.516    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.868ns  (logic 0.259ns (29.833%)  route 0.609ns (70.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.532ns = ( 17.532 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.259    12.575 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.609    13.184    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.382    17.532    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.490    18.023    
                         clock uncertainty           -0.194    17.829    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.002    17.827    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.868ns  (logic 0.259ns (29.833%)  route 0.609ns (70.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.532ns = ( 17.532 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.259    12.575 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.609    13.184    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y129         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.382    17.532    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.490    18.023    
                         clock uncertainty           -0.194    17.829    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.002    17.827    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.521%)  route 0.312ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 17.542 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.204    12.520 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.312    12.832    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.392    17.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.490    18.033    
                         clock uncertainty           -0.194    17.839    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)       -0.114    17.725    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.521%)  route 0.312ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 17.542 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.204    12.520 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.312    12.832    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.392    17.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.490    18.033    
                         clock uncertainty           -0.194    17.839    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)       -0.114    17.725    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.524ns  (logic 0.147ns (28.045%)  route 0.377ns (71.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 12.517 - 8.000 ) 
    Source Clock Delay      (SCD):    5.294ns = ( 7.294 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.147     7.441 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.377     7.818    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.667    12.517    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.474    12.992    
                         clock uncertainty           -0.194    12.798    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.009    12.789    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.524ns  (logic 0.147ns (28.045%)  route 0.377ns (71.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 12.517 - 8.000 ) 
    Source Clock Delay      (SCD):    5.294ns = ( 7.294 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.147     7.441 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.377     7.818    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y129         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.667    12.517    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.474    12.992    
                         clock uncertainty           -0.194    12.798    
    SLICE_X2Y129         FDRE (Setup_fdre_C_D)       -0.009    12.789    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.507ns  (logic 0.223ns (43.945%)  route 0.284ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 17.542 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y145         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.223    12.539 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.284    12.823    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.392    17.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.490    18.033    
                         clock uncertainty           -0.194    17.839    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)       -0.022    17.817    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.507ns  (logic 0.223ns (43.945%)  route 0.284ns (56.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.542ns = ( 17.542 - 8.000 ) 
    Source Clock Delay      (SCD):    10.316ns = ( 12.316 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     3.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     6.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     6.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     8.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     8.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    10.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    10.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.528    12.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y145         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.223    12.539 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.284    12.823    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.392    17.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.490    18.033    
                         clock uncertainty           -0.194    17.839    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)       -0.022    17.817    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                         -12.823    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.113ns (38.282%)  route 0.182ns (61.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 12.526 - 8.000 ) 
    Source Clock Delay      (SCD):    5.294ns = ( 7.294 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.113     7.407 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.182     7.589    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.676    12.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.474    13.001    
                         clock uncertainty           -0.194    12.807    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)       -0.044    12.763    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.113ns (38.282%)  route 0.182ns (61.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 12.526 - 8.000 ) 
    Source Clock Delay      (SCD):    5.294ns = ( 7.294 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.896     7.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.113     7.407 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.182     7.589    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.676    12.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.474    13.001    
                         clock uncertainty           -0.194    12.807    
    SLICE_X1Y144         FDRE (Setup_fdre_C_D)       -0.044    12.763    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                  5.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y145         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     6.626 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.146     6.773    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.896     5.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.474     4.819    
                         clock uncertainty            0.194     5.013    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.040     5.053    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           6.773    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.575%)  route 0.146ns (59.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y145         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     6.626 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.146     6.773    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.896     5.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.474     4.819    
                         clock uncertainty            0.194     5.013    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.040     5.053    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           6.773    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.268%)  route 0.153ns (62.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.091     6.617 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.153     6.771    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.896     5.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.474     4.819    
                         clock uncertainty            0.194     5.013    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.000     5.013    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.268%)  route 0.153ns (62.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.294ns
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.091     6.617 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.153     6.771    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.896     5.294    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.474     4.819    
                         clock uncertainty            0.194     5.013    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.000     5.013    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.416ns  (logic 0.178ns (42.742%)  route 0.238ns (57.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.316ns
    Source Clock Delay      (SCD):    9.542ns = ( 11.542 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     3.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005     5.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776     7.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    10.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    11.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y145         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.178    11.720 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.238    11.959    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.490     9.825    
                         clock uncertainty            0.194    10.019    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.108    10.127    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                        -10.127    
                         arrival time                          11.959    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.416ns  (logic 0.178ns (42.742%)  route 0.238ns (57.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.316ns
    Source Clock Delay      (SCD):    9.542ns = ( 11.542 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     3.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005     5.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776     7.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    10.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    11.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y145         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.178    11.720 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.238    11.959    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.490     9.825    
                         clock uncertainty            0.194    10.019    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.108    10.127    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                        -10.127    
                         arrival time                          11.959    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.421ns  (logic 0.162ns (38.464%)  route 0.259ns (61.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.316ns
    Source Clock Delay      (SCD):    9.542ns = ( 11.542 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     3.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005     5.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776     7.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    10.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    11.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.162    11.704 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.259    11.964    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.490     9.825    
                         clock uncertainty            0.194    10.019    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.035    10.054    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                        -10.054    
                         arrival time                          11.964    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.421ns  (logic 0.162ns (38.464%)  route 0.259ns (61.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.316ns
    Source Clock Delay      (SCD):    9.542ns = ( 11.542 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     3.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     3.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005     5.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776     7.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336    10.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.392    11.542    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.162    11.704 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.259    11.964    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X1Y144         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.528    10.316    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y144         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.490     9.825    
                         clock uncertainty            0.194    10.019    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.035    10.054    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                        -10.054    
                         arrival time                          11.964    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.434ns  (logic 0.118ns (27.179%)  route 0.316ns (72.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.118     6.644 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.316     6.961    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.885     5.283    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.474     4.808    
                         clock uncertainty            0.194     5.002    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.037     5.039    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           6.961    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.921ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.434ns  (logic 0.118ns (27.179%)  route 0.316ns (72.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    4.526ns = ( 6.526 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.676     6.526    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y146         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.118     6.644 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.316     6.961    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y129         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.885     5.283    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y129         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.474     4.808    
                         clock uncertainty            0.194     5.002    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.037     5.039    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -5.039    
                         arrival time                           6.961    
  -------------------------------------------------------------------
                         slack                                  1.921    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.732ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.302ns  (logic 0.352ns (15.292%)  route 1.950ns (84.708%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.557     0.780    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[15]
    SLICE_X20Y111        LUT4 (Prop_lut4_I0_O)        0.043     0.823 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.585     1.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I2_O)        0.043     1.451 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.259    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.302 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.302    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 29.732    

Slack (MET) :             29.732ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.302ns  (logic 0.352ns (15.292%)  route 1.950ns (84.708%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.557     0.780    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[15]
    SLICE_X20Y111        LUT4 (Prop_lut4_I0_O)        0.043     0.823 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.585     1.408    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I2_O)        0.043     1.451 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.259    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.302 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.302    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.302    
  -------------------------------------------------------------------
                         slack                                 29.732    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.268ns  (logic 0.352ns (15.517%)  route 1.916ns (84.483%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=3, routed)           0.747     0.970    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[14]
    SLICE_X19Y112        LUT4 (Prop_lut4_I2_O)        0.043     1.013 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, routed)           0.362     1.375    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I1_O)        0.043     1.418 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.225    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.268 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.268    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.766ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.268ns  (logic 0.352ns (15.517%)  route 1.916ns (84.483%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y112                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
    SLICE_X19Y112        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=3, routed)           0.747     0.970    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[14]
    SLICE_X19Y112        LUT4 (Prop_lut4_I2_O)        0.043     1.013 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5/O
                         net (fo=1, routed)           0.362     1.375    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_5_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I1_O)        0.043     1.418 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.225    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.268 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.268    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                 29.766    

Slack (MET) :             29.875ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.159ns  (logic 0.446ns (20.660%)  route 1.713ns (79.340%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=3, routed)           0.462     0.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[5]
    SLICE_X19Y111        LUT4 (Prop_lut4_I3_O)        0.124     0.822 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, routed)           0.443     1.265    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.308 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.116    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.159 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.159    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 29.875    

Slack (MET) :             29.875ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.159ns  (logic 0.446ns (20.660%)  route 1.713ns (79.340%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.236     0.236 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=3, routed)           0.462     0.698    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[5]
    SLICE_X19Y111        LUT4 (Prop_lut4_I3_O)        0.124     0.822 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, routed)           0.443     1.265    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.308 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.116    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.159 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.159    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 29.875    

Slack (MET) :             29.885ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.149ns  (logic 0.450ns (20.939%)  route 1.699ns (79.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=3, routed)           0.448     0.684    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[8]
    SLICE_X19Y111        LUT4 (Prop_lut4_I0_O)        0.128     0.812 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, routed)           0.443     1.255    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.298 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.106    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.149 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                 29.885    

Slack (MET) :             29.885ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.149ns  (logic 0.450ns (20.939%)  route 1.699ns (79.061%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.236     0.236 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=3, routed)           0.448     0.684    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[8]
    SLICE_X19Y111        LUT4 (Prop_lut4_I0_O)        0.128     0.812 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, routed)           0.443     1.255    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_4_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I0_O)        0.043     1.298 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.106    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.149 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                 29.885    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.144ns  (logic 0.388ns (18.095%)  route 1.756ns (81.905%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=3, routed)           0.364     0.623    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[11]
    SLICE_X20Y111        LUT4 (Prop_lut4_I2_O)        0.043     0.666 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.585     1.250    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I2_O)        0.043     1.293 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.101    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.144 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.144    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.144    
  -------------------------------------------------------------------
                         slack                                 29.890    

Slack (MET) :             29.890ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.144ns  (logic 0.388ns (18.095%)  route 1.756ns (81.905%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111                                     0.000     0.000 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.259     0.259 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=3, routed)           0.364     0.623    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[11]
    SLICE_X20Y111        LUT4 (Prop_lut4_I2_O)        0.043     0.666 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.585     1.250    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X16Y111        LUT4 (Prop_lut4_I2_O)        0.043     1.293 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.808     2.101    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_value_to_tx_reg[8]
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.043     2.144 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.144    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X15Y97         FDRE                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X15Y97         FDRE (Setup_fdre_C_D)        0.034    32.034    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.034    
                         arrival time                          -2.144    
  -------------------------------------------------------------------
                         slack                                 29.890    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 7.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.844     5.242    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     5.463 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.463    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505     6.967 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.967    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     6.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.788    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.474     8.263    
                         clock uncertainty           -0.194     8.069    
                         output delay                -0.750     7.319    
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 11.788 - 6.000 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 9.242 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     4.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     5.052 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     6.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.089 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     7.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.172 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     8.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.844     9.242    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     9.463 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.463    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505    10.967 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.967    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     6.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     7.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     8.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     9.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639    10.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192    10.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    11.788 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.788    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.474    12.263    
                         clock uncertainty           -0.194    12.069    
                         output delay                -0.750    11.319    
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 7.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.844     5.242    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     5.463 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.463    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505     6.967 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.967    rgmii_txd[3]
    L28                                                               f  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     6.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.788    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.474     8.263    
                         clock uncertainty           -0.194     8.069    
                         output delay                -0.750     7.319    
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.726ns  (logic 1.726ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 11.788 - 6.000 ) 
    Source Clock Delay      (SCD):    5.242ns = ( 9.242 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     4.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     5.052 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     6.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.089 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     7.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.172 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     8.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.844     9.242    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y171        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     9.463 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.463    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    L28                  OBUF (Prop_obuf_I_O)         1.505    10.967 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.967    rgmii_txd[3]
    L28                                                               f  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     6.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     7.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     8.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     9.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639    10.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192    10.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    11.788 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.788    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.474    12.263    
                         clock uncertainty           -0.194    12.069    
                         output delay                -0.750    11.319    
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 11.788 - 6.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 9.243 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     4.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     5.052 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     6.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.089 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     7.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.172 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     8.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.845     9.243    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     9.464 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.464    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502    10.966 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.966    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     6.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     7.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     8.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     9.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639    10.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192    10.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    11.788 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.788    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.474    12.263    
                         clock uncertainty           -0.194    12.069    
                         output delay                -0.750    11.319    
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 11.788 - 6.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 9.243 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     4.446 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     4.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     5.052 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     6.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.089 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     7.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.172 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     8.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.398 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.845     9.243    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     9.464 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     9.464    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502    10.966 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.966    rgmii_txd[2]
    M29                                                               f  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     6.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     6.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     6.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     7.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     8.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     9.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639    10.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192    10.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107    11.788 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.788    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.474    12.263    
                         clock uncertainty           -0.194    12.069    
                         output delay                -0.750    11.319    
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 7.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.845     5.243    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     5.464 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.464    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502     6.966 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.966    rgmii_txd[2]
    M29                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     6.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.788    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.474     8.263    
                         clock uncertainty           -0.194     8.069    
                         output delay                -0.750     7.319    
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.723ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 7.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.845     5.243    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y170        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     5.464 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     5.464    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    M29                  OBUF (Prop_obuf_I_O)         1.502     6.966 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.966    rgmii_txd[2]
    M29                                                               f  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     6.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.788    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.474     8.263    
                         clock uncertainty           -0.194     8.069    
                         output delay                -0.750     7.319    
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 7.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.847     5.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.221     5.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     5.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.492     6.958 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.958    rgmii_tx_ctl
    M27                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     6.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.788    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.474     8.263    
                         clock uncertainty           -0.194     8.069    
                         output delay                -0.750     7.319    
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.788ns = ( 7.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.847     5.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.221     5.466 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     5.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.492     6.958 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.958    rgmii_tx_ctl
    M27                                                               f  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     2.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     2.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     3.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     4.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     5.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     6.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     6.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.107     7.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.788    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.474     8.263    
                         clock uncertainty           -0.194     8.069    
                         output delay                -0.750     7.319    
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  0.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 8.984 - 2.000 ) 
    Source Clock Delay      (SCD):    4.491ns = ( 8.491 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.920 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     5.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.886 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     6.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     7.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.850 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.641     8.491    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     8.683 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.683    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063     9.746 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.746    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.984 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.984    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.474     8.510    
                         clock uncertainty            0.194     8.704    
                         output delay                 0.700     9.404    
  -------------------------------------------------------------------
                         required time                         -9.404    
                         arrival time                           9.746    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 8.984 - 2.000 ) 
    Source Clock Delay      (SCD):    4.491ns = ( 8.491 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.920 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     5.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.886 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     6.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     7.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.850 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.641     8.491    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192     8.683 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.683    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063     9.746 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.746    rgmii_txd[1]
    N25                                                               f  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.984 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.984    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.474     8.510    
                         clock uncertainty            0.194     8.704    
                         output delay                 0.700     9.404    
  -------------------------------------------------------------------
                         required time                         -9.404    
                         arrival time                           9.746    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 12.984 - 6.000 ) 
    Source Clock Delay      (SCD):    4.491ns = ( 12.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.641    12.491    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192    12.683 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    12.683    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063    13.746 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.746    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     6.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     6.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     7.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     8.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     9.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    10.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    10.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847    11.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    11.466 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    11.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    12.984 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.984    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.474    12.510    
                         clock uncertainty            0.194    12.704    
                         output delay                 0.700    13.404    
  -------------------------------------------------------------------
                         required time                        -13.404    
                         arrival time                          13.746    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.255ns  (logic 1.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 12.984 - 6.000 ) 
    Source Clock Delay      (SCD):    4.491ns = ( 12.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.641    12.491    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y164        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192    12.683 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    12.683    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    N25                  OBUF (Prop_obuf_I_O)         1.063    13.746 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.746    rgmii_txd[1]
    N25                                                               f  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     6.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     6.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     7.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     8.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     9.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    10.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    10.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847    11.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    11.466 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    11.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    12.984 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.984    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.474    12.510    
                         clock uncertainty            0.194    12.704    
                         output delay                 0.700    13.404    
  -------------------------------------------------------------------
                         required time                        -13.404    
                         arrival time                          13.746    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 8.984 - 2.000 ) 
    Source Clock Delay      (SCD):    4.489ns = ( 8.489 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.920 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     5.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.886 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     6.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     7.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.850 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.639     8.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192     8.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.074     9.756 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.756    rgmii_txd[0]
    N27                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.984 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.984    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.474     8.510    
                         clock uncertainty            0.194     8.704    
                         output delay                 0.700     9.404    
  -------------------------------------------------------------------
                         required time                         -9.404    
                         arrival time                           9.756    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 8.984 - 2.000 ) 
    Source Clock Delay      (SCD):    4.489ns = ( 8.489 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.920 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     5.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.886 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     6.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     7.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.850 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.639     8.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192     8.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.074     9.756 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.756    rgmii_txd[0]
    N27                                                               f  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.984 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.984    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.474     8.510    
                         clock uncertainty            0.194     8.704    
                         output delay                 0.700     9.404    
  -------------------------------------------------------------------
                         required time                         -9.404    
                         arrival time                           9.756    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 12.984 - 6.000 ) 
    Source Clock Delay      (SCD):    4.489ns = ( 12.489 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.639    12.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192    12.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    12.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.074    13.756 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.756    rgmii_txd[0]
    N27                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     6.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     6.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     7.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     8.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     9.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    10.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    10.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847    11.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    11.466 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    11.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    12.984 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.984    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.474    12.510    
                         clock uncertainty            0.194    12.704    
                         output delay                 0.700    13.404    
  -------------------------------------------------------------------
                         required time                        -13.404    
                         arrival time                          13.756    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.266ns  (logic 1.266ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 12.984 - 6.000 ) 
    Source Clock Delay      (SCD):    4.489ns = ( 12.489 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.639    12.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y168        ODDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        ODDR (Prop_oddr_C_Q)         0.192    12.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    12.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    N27                  OBUF (Prop_obuf_I_O)         1.074    13.756 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.756    rgmii_txd[0]
    N27                                                               f  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     6.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     6.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     6.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     7.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     8.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     8.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     9.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     9.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196    10.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    10.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847    11.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    11.466 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    11.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518    12.984 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.984    rgmii_txc
    K30                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.474    12.510    
                         clock uncertainty            0.194    12.704    
                         output delay                 0.700    13.404    
  -------------------------------------------------------------------
                         required time                        -13.404    
                         arrival time                          13.756    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 8.984 - 2.000 ) 
    Source Clock Delay      (SCD):    4.489ns = ( 8.489 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.920 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     5.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.886 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     6.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     7.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.850 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.639     8.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.192     8.681 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.081     9.762 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.762    rgmii_tx_ctl
    M27                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.984 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.984    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.474     8.510    
                         clock uncertainty            0.194     8.704    
                         output delay                 0.700     9.404    
  -------------------------------------------------------------------
                         required time                         -9.404    
                         arrival time                           9.762    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise@2.000ns - clkout0_1 fall@4.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 8.984 - 2.000 ) 
    Source Clock Delay      (SCD):    4.489ns = ( 8.489 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 fall edge)
                                                      4.000     4.000 f  
    AD12                                              0.000     4.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     4.367 f  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     4.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.920 f  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     5.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.886 f  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     6.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.697 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     7.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.850 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.639     8.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y167        ODDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        ODDR (Prop_oddr_C_Q)         0.192     8.681 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.681    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    M27                  OBUF (Prop_obuf_I_O)         1.081     9.762 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.762    rgmii_tx_ctl
    M27                                                               f  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     2.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     2.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     2.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     4.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     5.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     6.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     6.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847     7.245    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     7.466 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     7.466    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.518     8.984 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.984    rgmii_txc
    K30                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.474     8.510    
                         clock uncertainty            0.194     8.704    
                         output delay                 0.700     9.404    
  -------------------------------------------------------------------
                         required time                         -9.404    
                         arrival time                           9.762    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 13.428 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U30                                               0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     3.330 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.330    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.813 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     5.428    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.428    
                         clock uncertainty           -0.025     5.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     5.400    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 13.428 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U30                                               0.000     2.500 f  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     3.330 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.330    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.813 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     5.428    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.428    
                         clock uncertainty           -0.025     5.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     5.400    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U30                                               0.000    -1.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830    -0.670 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.670    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.813 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     1.428    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty           -0.025     1.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     1.400    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U30                                               0.000    -1.500 f  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830    -0.670 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.670    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.813 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.813    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y119        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     1.428    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty           -0.025     1.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     1.400    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R28                                               0.000     2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818     3.318 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.801 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.801    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     5.397    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 13.425 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R28                                               0.000     2.500 f  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818     3.318 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.318    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.801 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.801    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.425    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty           -0.025     5.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     5.397    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.397    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    R28                                               0.000    -1.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818    -0.682 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.682    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.801 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.801    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     1.425    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty           -0.025     1.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     1.397    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 2.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 9.425 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    R28                                               0.000    -1.500 f  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    R28                  IBUF (Prop_ibuf_I_O)         0.818    -0.682 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.682    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.801 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.801    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y128        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     1.425    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y128        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty           -0.025     1.400    
    ILOGIC_X0Y128        IDDR (Setup_iddr_C_D)       -0.003     1.397    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.294ns  (logic 2.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 13.423 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U28                                               0.000     2.500 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     3.311 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.311    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.794 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.113     5.423    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.423    
                         clock uncertainty           -0.025     5.398    
    ILOGIC_X0Y123        IDDR (Setup_iddr_C_D)       -0.003     5.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.294ns  (logic 2.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 13.423 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U28                                               0.000     2.500 f  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000     2.500    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     3.311 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.311    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.794 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.794    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    U27                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     4.641 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.828    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     5.310 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.113     5.423    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.423    
                         clock uncertainty           -0.025     5.398    
    ILOGIC_X0Y123        IDDR (Setup_iddr_C_D)       -0.003     5.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.356 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U25                                               0.000    -6.800 f  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -5.676 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.356 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -4.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U25                                               0.000    -2.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -1.676 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.356 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -0.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -0.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U25                                               0.000    -2.800 f  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -1.676 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.676    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.356 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.356    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -0.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -0.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.446ns  (logic 2.446ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T25                                               0.000    -6.800 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -5.674 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.674    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.354 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.354    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -4.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.446ns  (logic 2.446ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    T25                                               0.000    -6.800 f  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -5.674 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.674    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.354 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.354    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.922    
                         clock uncertainty            0.025    -4.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -4.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.762    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 2.446ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    T25                                               0.000    -2.800 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -2.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -1.674 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.674    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.354 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.354    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -0.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -0.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 2.446ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    T25                                               0.000    -2.800 f  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -2.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.126    -1.674 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.674    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.354 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.354    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y122        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -0.922    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y122        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y122        IDDR (Hold_iddr_C_D)         0.135    -0.762    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.461ns  (logic 2.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U28                                               0.000    -6.800 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.142    -5.658 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.339 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.339    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.330    -4.925    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.925    
                         clock uncertainty            0.025    -4.900    
    ILOGIC_X0Y123        IDDR (Hold_iddr_C_D)         0.135    -4.765    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.461ns  (logic 2.461ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_KC_inst/TEMAC_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U28                                               0.000    -6.800 f  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -6.800    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.142    -5.658 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.339 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.339    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y123        IDDR                                         f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    U27                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -6.749 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.395    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -5.255 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.330    -4.925    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y123        IDDR                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.925    
                         clock uncertainty            0.025    -4.900    
    ILOGIC_X0Y123        IDDR (Hold_iddr_C_D)         0.135    -4.765    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.765    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       10.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.277%)  route 1.237ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 18.049 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.237     7.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X34Y41         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.667    18.049    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X34Y41         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                         clock pessimism              0.422    18.472    
                         clock uncertainty           -0.069    18.403    
    SLICE_X34Y41         FDCE (Recov_fdce_C_CLR)     -0.212    18.191    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.223ns (16.204%)  route 1.153ns (83.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.550ns = ( 18.050 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.153     7.390    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.668    18.050    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X32Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.422    18.473    
                         clock uncertainty           -0.069    18.404    
    SLICE_X32Y42         FDCE (Recov_fdce_C_CLR)     -0.212    18.192    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.192    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 10.802    

Slack (MET) :             10.802ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clkout0 rise@12.500ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.223ns (16.204%)  route 1.153ns (83.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.550ns = ( 18.050 - 12.500 ) 
    Source Clock Delay      (SCD):    6.014ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.801     6.014    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.223     6.237 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.153     7.390    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X32Y42         FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   12.500    12.500 r  
    AD12                                              0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    13.235 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986    14.221    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.294 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    16.299    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.382 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       1.668    18.050    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X32Y42         FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.422    18.473    
                         clock uncertainty           -0.069    18.404    
    SLICE_X32Y42         FDCE (Recov_fdce_C_CLR)     -0.212    18.192    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.192    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 10.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.081%)  route 0.156ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.644     2.530    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y87         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.630 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.156     2.786    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X62Y85         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.880     2.969    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X62Y85         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.410     2.558    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.050     2.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.081%)  route 0.156ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.644     2.530    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y87         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.630 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.156     2.786    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X62Y85         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.880     2.969    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X62Y85         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.410     2.558    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.050     2.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.081%)  route 0.156ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.644     2.530    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y87         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.630 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.156     2.786    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X62Y85         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.880     2.969    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y85         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.410     2.558    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.050     2.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.081%)  route 0.156ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.644     2.530    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y87         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.630 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.156     2.786    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X62Y85         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.880     2.969    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y85         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.410     2.558    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.050     2.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.081%)  route 0.156ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.644     2.530    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y87         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.630 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.156     2.786    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X62Y85         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.880     2.969    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y85         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism             -0.410     2.558    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.050     2.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.081%)  route 0.156ns (60.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.644     2.530    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y87         FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.630 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.156     2.786    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X62Y85         FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.880     2.969    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X62Y85         FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
                         clock pessimism             -0.410     2.558    
    SLICE_X62Y85         FDCE (Remov_fdce_C_CLR)     -0.050     2.508    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.810%)  route 0.145ns (59.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.735     2.621    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y40         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.100     2.721 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.145     2.866    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X37Y44         FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.997     3.086    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X37Y44         FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.430     2.655    
    SLICE_X37Y44         FDPE (Remov_fdpe_C_PRE)     -0.072     2.583    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.223%)  route 0.155ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.680     2.566    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.100     2.666 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.155     2.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X40Y89         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.921     3.010    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y89         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.410     2.599    
    SLICE_X40Y89         FDCE (Remov_fdce_C_CLR)     -0.069     2.530    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.223%)  route 0.155ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.680     2.566    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.100     2.666 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.155     2.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X40Y89         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.921     3.010    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y89         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.410     2.599    
    SLICE_X40Y89         FDCE (Remov_fdce_C_CLR)     -0.069     2.530    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.223%)  route 0.155ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.680     2.566    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y89         FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDPE (Prop_fdpe_C_Q)         0.100     2.666 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          0.155     2.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X40Y89         FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout1_buf/O
                         net (fo=77069, routed)       0.921     3.010    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X40Y89         FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/C
                         clock pessimism             -0.410     2.599    
    SLICE_X40Y89         FDCE (Remov_fdce_C_CLR)     -0.069     2.530    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.330ns (27.846%)  route 0.855ns (72.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.476ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.688    10.476    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X0Y79          FDRE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.204    10.680 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    11.139    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.126    11.265 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396    11.661    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X4Y77          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.727    18.426    
                         clock uncertainty           -0.075    18.350    
    SLICE_X4Y77          FDPE (Recov_fdpe_C_PRE)     -0.178    18.172    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.330ns (27.846%)  route 0.855ns (72.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.476ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.688    10.476    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X0Y79          FDRE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.204    10.680 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    11.139    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.126    11.265 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396    11.661    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X4Y77          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.727    18.426    
                         clock uncertainty           -0.075    18.350    
    SLICE_X4Y77          FDPE (Recov_fdpe_C_PRE)     -0.178    18.172    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.330ns (27.846%)  route 0.855ns (72.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.476ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.688    10.476    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X0Y79          FDRE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.204    10.680 r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    11.139    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X0Y79          LUT2 (Prop_lut2_I1_O)        0.126    11.265 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396    11.661    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X4Y77          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.727    18.426    
                         clock uncertainty           -0.075    18.350    
    SLICE_X4Y77          FDPE (Recov_fdpe_C_PRE)     -0.178    18.172    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.266ns (26.061%)  route 0.755ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.477ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.689    10.477    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.223    10.700 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.359    11.058    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.043    11.101 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396    11.497    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X4Y77          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.727    18.426    
                         clock uncertainty           -0.075    18.350    
    SLICE_X4Y77          FDPE (Recov_fdpe_C_PRE)     -0.178    18.172    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.266ns (26.061%)  route 0.755ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.477ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.689    10.477    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.223    10.700 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.359    11.058    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.043    11.101 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396    11.497    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X4Y77          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.727    18.426    
                         clock uncertainty           -0.075    18.350    
    SLICE_X4Y77          FDPE (Recov_fdpe_C_PRE)     -0.178    18.172    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.266ns (26.061%)  route 0.755ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.698ns = ( 17.698 - 8.000 ) 
    Source Clock Delay      (SCD):    10.477ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.689    10.477    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDPE (Prop_fdpe_C_Q)         0.223    10.700 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.359    11.058    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.043    11.101 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396    11.497    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X4Y77          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.548    17.698    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.727    18.426    
                         clock uncertainty           -0.075    18.350    
    SLICE_X4Y77          FDPE (Recov_fdpe_C_PRE)     -0.178    18.172    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.223ns (30.302%)  route 0.513ns (69.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.697ns = ( 17.697 - 8.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.683    10.471    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.223    10.694 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.513    11.207    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X6Y76          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.547    17.697    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y76          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.750    18.448    
                         clock uncertainty           -0.075    18.372    
    SLICE_X6Y76          FDCE (Recov_fdce_C_CLR)     -0.187    18.185    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.185    
                         arrival time                         -11.207    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.223ns (31.396%)  route 0.487ns (68.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 17.703 - 8.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.683    10.471    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.223    10.694 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.487    11.181    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/out[1]
    SLICE_X2Y80          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.553    17.703    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.727    18.431    
                         clock uncertainty           -0.075    18.355    
    SLICE_X2Y80          FDPE (Recov_fdpe_C_PRE)     -0.187    18.168    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.168    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.223ns (31.396%)  route 0.487ns (68.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.703ns = ( 17.703 - 8.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.683    10.471    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.223    10.694 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.487    11.181    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/out[1]
    SLICE_X2Y80          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.553    17.703    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X2Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.727    18.431    
                         clock uncertainty           -0.075    18.355    
    SLICE_X2Y80          FDPE (Recov_fdpe_C_PRE)     -0.187    18.168    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         18.168    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.223ns (32.016%)  route 0.474ns (67.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.701ns = ( 17.701 - 8.000 ) 
    Source Clock Delay      (SCD):    10.471ns
    Clock Pessimism Removal (CPR):    0.750ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.683    10.471    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.223    10.694 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.474    11.167    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X4Y79          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.551    17.701    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X4Y79          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.750    18.452    
                         clock uncertainty           -0.075    18.376    
    SLICE_X4Y79          FDCE (Recov_fdce_C_CLR)     -0.212    18.164    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.164    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  6.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.069     4.510    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.069     4.510    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.069     4.510    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.069     4.510    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.069     4.510    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDCE (Remov_fdce_C_CLR)     -0.069     4.510    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.510    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.424%)  route 0.111ns (52.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=12, routed)          0.111     4.777    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y78          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y78          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X5Y78          FDPE (Remov_fdpe_C_PRE)     -0.072     4.507    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.507    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.492%)  route 0.147ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.147     4.813    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X6Y78          FDCE (Remov_fdce_C_CLR)     -0.050     4.529    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.492%)  route 0.147ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.147     4.813    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X6Y78          FDCE (Remov_fdce_C_CLR)     -0.050     4.529    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.492%)  route 0.147ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.773ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761     2.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     3.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.716     4.566    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y77          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDPE (Prop_fdpe_C_Q)         0.100     4.666 f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.147     4.813    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y78          FDCE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.955     5.353    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y78          FDCE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.773     4.579    
    SLICE_X6Y78          FDCE (Remov_fdce_C_CLR)     -0.050     4.529    ETH_KC_inst/DualClockedQueue_tx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 0.204ns (2.726%)  route 7.279ns (97.274%))
  Logic Levels:           0  
  Clock Path Skew:        4.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.702ns = ( 17.702 - 8.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.637     5.850    ETH_KC_inst/example_resets/glbl_reset_gen/clk
    SLICE_X9Y85          FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDPE (Prop_fdpe_C_Q)         0.204     6.054 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=81, routed)          7.279    13.332    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
    SLICE_X6Y80          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.776    13.658    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.731 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    16.067    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.552    17.702    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
    SLICE_X6Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism              0.330    18.033    
                         clock uncertainty           -0.226    17.806    
    SLICE_X6Y80          FDPE (Recov_fdpe_C_PRE)     -0.268    17.538    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         17.538    
                         arrival time                         -13.332    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.113ns (2.325%)  route 4.748ns (97.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 12.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.931     3.020    ETH_KC_inst/example_resets/glbl_reset_gen/clk
    SLICE_X9Y85          FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDPE (Prop_fdpe_C_Q)         0.113     3.133 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=81, routed)          4.748     7.880    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
    SLICE_X6Y80          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.761    10.647    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.697 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    11.824    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.850 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.719    12.569    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
    SLICE_X6Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism              0.202    12.772    
                         clock uncertainty           -0.226    12.545    
    SLICE_X6Y80          FDPE (Recov_fdpe_C_PRE)     -0.147    12.398    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  4.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.427ns  (arrival time - required time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.091ns (2.198%)  route 4.049ns (97.802%))
  Logic Levels:           0  
  Clock Path Skew:        2.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.355ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.692     2.578    ETH_KC_inst/example_resets/glbl_reset_gen/clk
    SLICE_X9Y85          FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDPE (Prop_fdpe_C_Q)         0.091     2.669 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=81, routed)          4.049     6.718    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
    SLICE_X6Y80          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.030     3.119    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.172 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     4.368    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     4.398 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        0.957     5.355    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
    SLICE_X6Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism             -0.202     5.152    
                         clock uncertainty            0.226     5.379    
    SLICE_X6Y80          FDPE (Remov_fdpe_C_PRE)     -0.088     5.291    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -5.291    
                         arrival time                           6.718    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.522ns  (arrival time - required time)
  Source:                 ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 0.162ns (2.560%)  route 6.167ns (97.440%))
  Logic Levels:           0  
  Clock Path Skew:        4.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.475ns
    Source Clock Delay      (SCD):    5.384ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     1.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     1.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005     3.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     3.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.502     5.384    ETH_KC_inst/example_resets/glbl_reset_gen/clk
    SLICE_X9Y85          FDPE                                         r  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDPE (Prop_fdpe_C_Q)         0.162     5.546 f  ETH_KC_inst/example_resets/glbl_reset_gen/reset_sync4/Q
                         net (fo=81, routed)          6.167    11.713    ETH_KC_inst/DualClockedQueue_tx_loopback/reset
    SLICE_X6Y80          FDPE                                         f  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.936     6.149    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.226 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     8.695    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     8.788 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1774, routed)        1.687    10.475    ETH_KC_inst/DualClockedQueue_tx_loopback/read_clk
    SLICE_X6Y80          FDPE                                         r  ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg/C
                         clock pessimism             -0.330    10.144    
                         clock uncertainty            0.226    10.371    
    SLICE_X6Y80          FDPE (Remov_fdpe_C_PRE)     -0.180    10.191    ETH_KC_inst/DualClockedQueue_tx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                        -10.191    
                         arrival time                          11.713    
  -------------------------------------------------------------------
                         slack                                  1.522    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.266ns (16.503%)  route 1.346ns (83.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 13.208 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.644     5.857    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y97         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDPE (Prop_fdpe_C_Q)         0.223     6.080 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.454    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X18Y98         LUT2 (Prop_lut2_I0_O)        0.043     6.497 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.971     7.468    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X36Y105        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.326    13.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y105        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.345    13.554    
                         clock uncertainty           -0.064    13.489    
    SLICE_X36Y105        FDPE (Recov_fdpe_C_PRE)     -0.178    13.311    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.359ns (22.833%)  route 1.213ns (77.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 13.208 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.644     5.857    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y98         FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.236     6.093 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.242     6.335    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y98         LUT2 (Prop_lut2_I1_O)        0.123     6.458 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.971     7.429    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X36Y105        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.326    13.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y105        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.345    13.554    
                         clock uncertainty           -0.064    13.489    
    SLICE_X36Y105        FDPE (Recov_fdpe_C_PRE)     -0.178    13.311    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.259ns (14.244%)  route 1.559ns (85.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 13.376 - 8.000 ) 
    Source Clock Delay      (SCD):    5.795ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.582     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X116Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y82        FDRE (Prop_fdre_C_Q)         0.259     6.054 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.559     7.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X122Y80        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.494    13.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X122Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.420    13.797    
                         clock uncertainty           -0.064    13.732    
    SLICE_X122Y80        FDCE (Recov_fdce_C_CLR)     -0.154    13.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         13.578    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.266ns (18.570%)  route 1.166ns (81.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 13.208 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.644     5.857    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y97         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDPE (Prop_fdpe_C_Q)         0.223     6.080 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.454    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X18Y98         LUT2 (Prop_lut2_I0_O)        0.043     6.497 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.792     7.289    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X36Y102        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.326    13.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.345    13.554    
                         clock uncertainty           -0.064    13.489    
    SLICE_X36Y102        FDPE (Recov_fdpe_C_PRE)     -0.178    13.311    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.266ns (18.570%)  route 1.166ns (81.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 13.208 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.644     5.857    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y97         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDPE (Prop_fdpe_C_Q)         0.223     6.080 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.375     6.454    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X18Y98         LUT2 (Prop_lut2_I0_O)        0.043     6.497 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.792     7.289    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X36Y102        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.326    13.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.345    13.554    
                         clock uncertainty           -0.064    13.489    
    SLICE_X36Y102        FDPE (Recov_fdpe_C_PRE)     -0.178    13.311    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.359ns (25.774%)  route 1.034ns (74.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 13.208 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.644     5.857    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y98         FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.236     6.093 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.242     6.335    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y98         LUT2 (Prop_lut2_I1_O)        0.123     6.458 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.792     7.250    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X36Y102        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.326    13.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.345    13.554    
                         clock uncertainty           -0.064    13.489    
    SLICE_X36Y102        FDPE (Recov_fdpe_C_PRE)     -0.178    13.311    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.359ns (25.774%)  route 1.034ns (74.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns = ( 13.208 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.644     5.857    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X18Y98         FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.236     6.093 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.242     6.335    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X18Y98         LUT2 (Prop_lut2_I1_O)        0.123     6.458 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.792     7.250    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X36Y102        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.326    13.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.345    13.554    
                         clock uncertainty           -0.064    13.489    
    SLICE_X36Y102        FDPE (Recov_fdpe_C_PRE)     -0.178    13.311    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.330ns (21.850%)  route 1.180ns (78.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.736     5.949    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X73Y44         FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.204     6.153 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.612    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X73Y44         LUT2 (Prop_lut2_I1_O)        0.126     6.738 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.721     7.459    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X65Y33         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.593    13.475    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y33         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.422    13.898    
                         clock uncertainty           -0.064    13.833    
    SLICE_X65Y33         FDPE (Recov_fdpe_C_PRE)     -0.178    13.655    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.330ns (21.850%)  route 1.180ns (78.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.475ns = ( 13.475 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.736     5.949    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X73Y44         FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.204     6.153 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.612    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X73Y44         LUT2 (Prop_lut2_I1_O)        0.126     6.738 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.721     7.459    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X65Y33         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.593    13.475    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y33         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.422    13.898    
                         clock uncertainty           -0.064    13.833    
    SLICE_X65Y33         FDPE (Recov_fdpe_C_PRE)     -0.178    13.655    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.330ns (23.928%)  route 1.049ns (76.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.478ns = ( 13.478 - 8.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.736     5.949    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X73Y44         FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.204     6.153 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.612    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X73Y44         LUT2 (Prop_lut2_I1_O)        0.126     6.738 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.590     7.328    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X65Y36         FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.596    13.478    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y36         FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.422    13.901    
                         clock uncertainty           -0.064    13.836    
    SLICE_X65Y36         FDPE (Recov_fdpe_C_PRE)     -0.178    13.658    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.658    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  6.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.078%)  route 0.269ns (72.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.633     2.519    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y102        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDPE (Prop_fdpe_C_Q)         0.100     2.619 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=20, routed)          0.269     2.889    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X28Y99         FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.930     3.019    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y99         FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.230     2.788    
    SLICE_X28Y99         FDCE (Remov_fdce_C_CLR)     -0.069     2.719    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.627%)  route 0.098ns (49.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.656     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y83        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.100     2.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.098     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X109Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.894     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.428     2.554    
    SLICE_X109Y83        FDCE (Remov_fdce_C_CLR)     -0.069     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.627%)  route 0.098ns (49.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.656     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y83        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.100     2.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.098     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X109Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.894     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.428     2.554    
    SLICE_X109Y83        FDCE (Remov_fdce_C_CLR)     -0.069     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.627%)  route 0.098ns (49.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     0.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     1.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.656     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y83        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDPE (Prop_fdpe_C_Q)         0.100     2.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.098     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X109Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.894     2.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.428     2.554    
    SLICE_X109Y83        FDCE (Remov_fdce_C_CLR)     -0.069     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 0.223ns (3.885%)  route 5.518ns (96.115%))
  Logic Levels:           0  
  Clock Path Skew:        2.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.576     2.569    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y112         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.223     2.792 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=311, routed)         5.518     8.310    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
    SLICE_X14Y87         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     8.735 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.986     9.721    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.794 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.005    11.799    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.882 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.503    13.385    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
    SLICE_X14Y87         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000    13.385    
                         clock uncertainty           -0.154    13.231    
    SLICE_X14Y87         FDPE (Recov_fdpe_C_PRE)     -0.187    13.044    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         13.044    
                         arrival time                          -8.310    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clkout3 rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.124ns (3.390%)  route 3.534ns (96.610%))
  Logic Levels:           0  
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 10.578 - 8.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.308     1.458    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y112         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.124     1.582 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=311, routed)         3.534     5.116    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
    SLICE_X14Y87         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     8.367 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.503     8.870    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     8.920 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.940     9.860    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.886 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.692    10.578    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
    SLICE_X14Y87         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000    10.578    
                         clock uncertainty           -0.154    10.424    
    SLICE_X14Y87         FDPE (Recov_fdpe_C_PRE)     -0.102    10.322    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.100ns (3.259%)  route 2.969ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        1.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.273     1.220    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y112         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.100     1.320 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=311, routed)         2.969     4.289    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
    SLICE_X14Y87         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           0.553     0.999    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.052 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.007     2.059    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.089 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       0.932     3.021    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
    SLICE_X14Y87         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000     3.021    
                         clock uncertainty            0.154     3.175    
    SLICE_X14Y87         FDPE (Remov_fdpe_C_PRE)     -0.052     3.123    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.178ns (3.696%)  route 4.639ns (96.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.853ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     1.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.519     2.297    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X1Y112         FDRE                                         r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.178     2.475 f  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=311, routed)         4.639     7.114    ETH_KC_inst/DualClockedQueue_rx_loopback/reset
    SLICE_X14Y87         FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_inst/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  clock_gen_inst/clkin1_buf/O
                         net (fo=2, routed)           1.081     1.913    clock_gen_inst/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.990 r  clock_gen_inst/clock_generator/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.130     4.120    clock_gen_inst/clock_generator/clkout3
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.213 r  clock_gen_inst/clock_generator/clkout4_buf/O
                         net (fo=16573, routed)       1.640     5.853    ETH_KC_inst/DualClockedQueue_rx_loopback/read_clk
    SLICE_X14Y87         FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg/C
                         clock pessimism              0.000     5.853    
                         clock uncertainty            0.154     6.007    
    SLICE_X14Y87         FDPE (Remov_fdpe_C_PRE)     -0.115     5.892    ETH_KC_inst/DualClockedQueue_rx_loopback/read_reset_reg
  -------------------------------------------------------------------
                         required time                         -5.892    
                         arrival time                           7.114    
  -------------------------------------------------------------------
                         slack                                  1.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.309ns (11.985%)  route 2.269ns (88.015%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.517ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.580     4.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y90        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDRE (Prop_fdre_C_Q)         0.223     4.740 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=49, routed)          1.498     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X110Y86        LUT4 (Prop_lut4_I0_O)        0.043     6.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.762 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 30.134    

Slack (MET) :             30.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.352ns (13.886%)  route 2.183ns (86.114%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.581     4.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDRE (Prop_fdre_C_Q)         0.223     4.741 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.483     5.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X101Y92        LUT6 (Prop_lut6_I2_O)        0.043     5.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y86        LUT4 (Prop_lut4_I3_O)        0.043     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 30.177    

Slack (MET) :             30.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.352ns (13.886%)  route 2.183ns (86.114%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.581     4.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDRE (Prop_fdre_C_Q)         0.223     4.741 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.483     5.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X101Y92        LUT6 (Prop_lut6_I2_O)        0.043     5.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y86        LUT4 (Prop_lut4_I3_O)        0.043     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 30.177    

Slack (MET) :             30.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.352ns (13.886%)  route 2.183ns (86.114%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 36.940 - 33.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.581     4.518    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y92        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y92        FDRE (Prop_fdre_C_Q)         0.223     4.741 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.483     5.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X101Y92        LUT6 (Prop_lut6_I2_O)        0.043     5.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     6.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y86        LUT4 (Prop_lut4_I3_O)        0.043     6.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.438     6.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X110Y85        LUT1 (Prop_lut1_I0_O)        0.043     6.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.333     7.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X115Y85        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407    35.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    35.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         1.450    36.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X115Y85        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.537    37.477    
                         clock uncertainty           -0.035    37.442    
    SLICE_X115Y85        FDCE (Recov_fdce_C_CLR)     -0.212    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 30.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.512%)  route 0.098ns (45.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.098     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X125Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X125Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X125Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.512%)  route 0.098ns (45.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.098     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X125Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X125Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X125Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.512%)  route 0.098ns (45.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.098     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X125Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X125Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X125Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.988%)  route 0.101ns (46.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X124Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X124Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X124Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.988%)  route 0.101ns (46.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X124Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X124Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X124Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.988%)  route 0.101ns (46.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X124Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X124Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X124Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.988%)  route 0.101ns (46.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X124Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.920     2.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X124Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.494     2.230    
    SLICE_X124Y71        FDCE (Remov_fdce_C_CLR)     -0.069     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.917%)  route 0.151ns (56.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X122Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.918     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X122Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.475     2.247    
    SLICE_X122Y71        FDCE (Remov_fdce_C_CLR)     -0.050     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.917%)  route 0.151ns (56.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X122Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.918     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X122Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.475     2.247    
    SLICE_X122Y71        FDCE (Remov_fdce_C_CLR)     -0.050     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.917%)  route 0.151ns (56.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.511     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.681     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X126Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y71        FDPE (Prop_fdpe_C_Q)         0.118     2.336 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     2.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X122Y71        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.774     1.774    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=460, routed)         0.918     2.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X122Y71        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.475     2.247    
    SLICE_X122Y71        FDCE (Remov_fdce_C_CLR)     -0.050     2.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.330ns (24.603%)  route 1.011ns (75.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 10.364 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X23Y109        FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_fdre_C_Q)         0.204     2.843 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.529     3.372    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X23Y106        LUT2 (Prop_lut2_I1_O)        0.126     3.498 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.980    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X21Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.586    10.364    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.215    10.579    
                         clock uncertainty           -0.035    10.544    
    SLICE_X21Y107        FDPE (Recov_fdpe_C_PRE)     -0.178    10.366    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.330ns (24.603%)  route 1.011ns (75.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 10.364 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X23Y109        FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_fdre_C_Q)         0.204     2.843 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.529     3.372    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X23Y106        LUT2 (Prop_lut2_I1_O)        0.126     3.498 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.980    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X21Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.586    10.364    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.215    10.579    
                         clock uncertainty           -0.035    10.544    
    SLICE_X21Y107        FDPE (Recov_fdpe_C_PRE)     -0.178    10.366    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.330ns (24.603%)  route 1.011ns (75.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 10.364 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X23Y109        FDRE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y109        FDRE (Prop_fdre_C_Q)         0.204     2.843 r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.529     3.372    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X23Y106        LUT2 (Prop_lut2_I1_O)        0.126     3.498 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.980    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X21Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.586    10.364    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.215    10.579    
                         clock uncertainty           -0.035    10.544    
    SLICE_X21Y107        FDPE (Recov_fdpe_C_PRE)     -0.178    10.366    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.223ns (19.188%)  route 0.939ns (80.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 10.371 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.223     2.862 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.939     3.801    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y109        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.593    10.371    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y109        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.215    10.586    
                         clock uncertainty           -0.035    10.551    
    SLICE_X36Y109        FDCE (Recov_fdce_C_CLR)     -0.212    10.339    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.223ns (19.188%)  route 0.939ns (80.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 10.371 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.223     2.862 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.939     3.801    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X36Y109        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.593    10.371    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y109        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.215    10.586    
                         clock uncertainty           -0.035    10.551    
    SLICE_X36Y109        FDCE (Recov_fdce_C_CLR)     -0.212    10.339    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.223ns (19.188%)  route 0.939ns (80.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 10.371 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.223     2.862 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.939     3.801    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y109        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.593    10.371    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y109        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.215    10.586    
                         clock uncertainty           -0.035    10.551    
    SLICE_X36Y109        FDCE (Recov_fdce_C_CLR)     -0.212    10.339    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         10.339    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.266ns (23.854%)  route 0.849ns (76.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 10.364 - 8.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.647     2.640    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y106        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDPE (Prop_fdpe_C_Q)         0.223     2.863 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.367     3.230    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.043     3.273 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.755    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X21Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.586    10.364    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.215    10.579    
                         clock uncertainty           -0.035    10.544    
    SLICE_X21Y107        FDPE (Recov_fdpe_C_PRE)     -0.178    10.366    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.266ns (23.854%)  route 0.849ns (76.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 10.364 - 8.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.647     2.640    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y106        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDPE (Prop_fdpe_C_Q)         0.223     2.863 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.367     3.230    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.043     3.273 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.755    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X21Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.586    10.364    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.215    10.579    
                         clock uncertainty           -0.035    10.544    
    SLICE_X21Y107        FDPE (Recov_fdpe_C_PRE)     -0.178    10.366    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.611ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.266ns (23.854%)  route 0.849ns (76.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 10.364 - 8.000 ) 
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.647     2.640    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y106        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDPE (Prop_fdpe_C_Q)         0.223     2.863 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.367     3.230    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X23Y106        LUT2 (Prop_lut2_I0_O)        0.043     3.273 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.482     3.755    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X21Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.586    10.364    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.215    10.579    
                         clock uncertainty           -0.035    10.544    
    SLICE_X21Y107        FDPE (Recov_fdpe_C_PRE)     -0.178    10.366    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  6.611    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.915%)  route 0.843ns (79.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 10.372 - 8.000 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.646     2.639    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.223     2.862 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=20, routed)          0.843     3.705    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.594    10.372    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X36Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.215    10.587    
                         clock uncertainty           -0.035    10.552    
    SLICE_X36Y107        FDCE (Recov_fdce_C_CLR)     -0.212    10.340    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  6.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.249    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.249    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.249    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.249    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.249    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDCE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDCE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.249    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDPE (Remov_fdpe_C_PRE)     -0.052     1.247    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.366%)  route 0.142ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.311     1.258    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDPE (Prop_fdpe_C_Q)         0.100     1.358 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.142     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X22Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.352     1.502    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.203     1.299    
    SLICE_X22Y107        FDPE (Remov_fdpe_C_PRE)     -0.052     1.247    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (37.996%)  route 0.148ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.313     1.260    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y106        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDPE (Prop_fdpe_C_Q)         0.091     1.351 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.148     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X20Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.351     1.501    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.203     1.298    
    SLICE_X20Y107        FDPE (Remov_fdpe_C_PRE)     -0.090     1.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (37.996%)  route 0.148ns (62.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.313     1.260    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y106        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y106        FDPE (Prop_fdpe_C_Q)         0.091     1.351 f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.148     1.500    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X20Y107        FDPE                                         f  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  ETH_KC_inst/TEMAC_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=882, routed)         0.351     1.501    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y107        FDPE                                         r  ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.203     1.298    
    SLICE_X20Y107        FDPE (Remov_fdpe_C_PRE)     -0.090     1.208    ETH_KC_inst/DualClockedQueue_rx_loopback/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.291    





