<stg><name>mibench</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %OUT_r) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %OUT_addr = getelementptr [100 x i32]* %OUT_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @mibench_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %icmp_ln7 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln7, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %OUT_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln9 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln9, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln10_1 = zext i7 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr [100 x i16]* %A, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="7">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="7">
<![CDATA[
:2  %A_load = load i16* %A_addr, align 2

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr = getelementptr [100 x i16]* %B, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="7">
<![CDATA[
:7  %B_load = load i16* %B_addr, align 2

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C_addr = getelementptr [100 x i16]* %C, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="7">
<![CDATA[
:10  %C_load = load i16* %C_addr, align 2

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %shl_ln10 = shl i16 %A_load, 3

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %shl_ln10_1 = shl i16 %A_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln10_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %sub_ln10 = sub i16 %shl_ln10, %shl_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="7">
<![CDATA[
:7  %B_load = load i16* %B_addr, align 2

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %add_ln10 = add i16 43, %sub_ln10

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="7">
<![CDATA[
:10  %C_load = load i16* %C_addr, align 2

]]></Node>
<StgValue><ssdm name="C_load"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %shl_ln10_2 = shl i16 %B_load, 1

]]></Node>
<StgValue><ssdm name="shl_ln10_2"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %add_ln10_1 = add i16 %add_ln10, %shl_ln10_2

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %add_ln10_2 = add i16 %add_ln10_1, %C_load

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %mul_ln10 = mul i16 %C_load, %add_ln10_2

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp3 = add i16 %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %tmp5 = add i16 44, %sub_ln10

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %tmp4 = add i16 %tmp5, %shl_ln10

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp = add i16 %tmp4, %tmp3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp1 = mul i16 %A_load, %tmp

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %add_ln10_3 = add i16 %mul_ln10, %tmp1

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="16">
<![CDATA[
:21  %zext_ln10 = zext i16 %add_ln10_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %OUT_addr_1 = getelementptr [100 x i32]* %OUT_r, i64 0, i64 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="OUT_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:23  store i32 %zext_ln10, i32* %OUT_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %OUT_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="OUT_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="OUT_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="A" to="specbitsmap_ln0" fromId="67" toId="7">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="8">
</dataflow>
<dataflow id="75" from="B" to="specbitsmap_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="77" from="C" to="specbitsmap_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="79" from="OUT_r" to="specbitsmap_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="80" from="OUT_r" to="OUT_addr" fromId="70" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="OUT_addr" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_81" to="OUT_addr" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specbitsmap_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="mibench_str" to="spectopmodule_ln0" fromId="89" toId="13">
</dataflow>
<dataflow id="92" from="StgValue_91" to="i_0" fromId="91" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="br_ln7" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="94" from="i" to="i_0" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln0" to="i_0" fromId="30" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="96" from="i_0" to="icmp_ln7" fromId="15" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="icmp_ln7" fromId="97" toId="16">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="99" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_101" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_101" to="empty" fromId="101" toId="17">
</dataflow>
<dataflow id="105" from="i_0" to="i" fromId="15" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_106" to="i" fromId="106" toId="18">
</dataflow>
<dataflow id="108" from="icmp_ln7" to="br_ln7" fromId="16" toId="19">
</dataflow>
<dataflow id="109" from="OUT_addr" to="v" fromId="11" toId="21">
</dataflow>
<dataflow id="110" from="k" to="k_0" fromId="25" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln9" to="k_0" fromId="55" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="112" from="StgValue_91" to="k_0" fromId="91" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln9" to="k_0" fromId="20" toId="22">
</dataflow>
<dataflow id="114" from="k_0" to="icmp_ln9" fromId="22" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_97" to="icmp_ln9" fromId="97" toId="23">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="99" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_101" to="empty_2" fromId="101" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_101" to="empty_2" fromId="101" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_101" to="empty_2" fromId="101" toId="24">
</dataflow>
<dataflow id="120" from="k_0" to="k" fromId="22" toId="25">
</dataflow>
<dataflow id="121" from="StgValue_106" to="k" fromId="106" toId="25">
</dataflow>
<dataflow id="122" from="icmp_ln9" to="br_ln9" fromId="23" toId="26">
</dataflow>
<dataflow id="123" from="k_0" to="zext_ln10_1" fromId="22" toId="27">
</dataflow>
<dataflow id="124" from="A" to="A_addr" fromId="67" toId="28">
</dataflow>
<dataflow id="125" from="StgValue_81" to="A_addr" fromId="81" toId="28">
</dataflow>
<dataflow id="126" from="zext_ln10_1" to="A_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="A_addr" to="A_load" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="A_addr" to="A_load" fromId="28" toId="31">
</dataflow>
<dataflow id="129" from="B" to="B_addr" fromId="68" toId="32">
</dataflow>
<dataflow id="130" from="StgValue_81" to="B_addr" fromId="81" toId="32">
</dataflow>
<dataflow id="131" from="zext_ln10_1" to="B_addr" fromId="27" toId="32">
</dataflow>
<dataflow id="132" from="B_addr" to="B_load" fromId="32" toId="33">
</dataflow>
<dataflow id="133" from="C" to="C_addr" fromId="69" toId="34">
</dataflow>
<dataflow id="134" from="StgValue_81" to="C_addr" fromId="81" toId="34">
</dataflow>
<dataflow id="135" from="zext_ln10_1" to="C_addr" fromId="27" toId="34">
</dataflow>
<dataflow id="136" from="C_addr" to="C_load" fromId="34" toId="35">
</dataflow>
<dataflow id="137" from="A_load" to="shl_ln10" fromId="31" toId="36">
</dataflow>
<dataflow id="139" from="StgValue_138" to="shl_ln10" fromId="138" toId="36">
</dataflow>
<dataflow id="140" from="A_load" to="shl_ln10_1" fromId="31" toId="37">
</dataflow>
<dataflow id="142" from="StgValue_141" to="shl_ln10_1" fromId="141" toId="37">
</dataflow>
<dataflow id="143" from="shl_ln10" to="sub_ln10" fromId="36" toId="38">
</dataflow>
<dataflow id="144" from="shl_ln10_1" to="sub_ln10" fromId="37" toId="38">
</dataflow>
<dataflow id="145" from="B_addr" to="B_load" fromId="32" toId="39">
</dataflow>
<dataflow id="147" from="StgValue_146" to="add_ln10" fromId="146" toId="40">
</dataflow>
<dataflow id="148" from="sub_ln10" to="add_ln10" fromId="38" toId="40">
</dataflow>
<dataflow id="149" from="C_addr" to="C_load" fromId="34" toId="41">
</dataflow>
<dataflow id="150" from="B_load" to="shl_ln10_2" fromId="39" toId="42">
</dataflow>
<dataflow id="151" from="StgValue_141" to="shl_ln10_2" fromId="141" toId="42">
</dataflow>
<dataflow id="152" from="add_ln10" to="add_ln10_1" fromId="40" toId="43">
</dataflow>
<dataflow id="153" from="shl_ln10_2" to="add_ln10_1" fromId="42" toId="43">
</dataflow>
<dataflow id="154" from="add_ln10_1" to="add_ln10_2" fromId="43" toId="44">
</dataflow>
<dataflow id="155" from="C_load" to="add_ln10_2" fromId="41" toId="44">
</dataflow>
<dataflow id="156" from="C_load" to="mul_ln10" fromId="41" toId="45">
</dataflow>
<dataflow id="157" from="add_ln10_2" to="mul_ln10" fromId="44" toId="45">
</dataflow>
<dataflow id="158" from="A_load" to="tmp3" fromId="31" toId="46">
</dataflow>
<dataflow id="159" from="B_load" to="tmp3" fromId="39" toId="46">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp5" fromId="160" toId="47">
</dataflow>
<dataflow id="162" from="sub_ln10" to="tmp5" fromId="38" toId="47">
</dataflow>
<dataflow id="163" from="tmp5" to="tmp4" fromId="47" toId="48">
</dataflow>
<dataflow id="164" from="shl_ln10" to="tmp4" fromId="36" toId="48">
</dataflow>
<dataflow id="165" from="tmp4" to="tmp" fromId="48" toId="49">
</dataflow>
<dataflow id="166" from="tmp3" to="tmp" fromId="46" toId="49">
</dataflow>
<dataflow id="167" from="A_load" to="tmp1" fromId="31" toId="50">
</dataflow>
<dataflow id="168" from="tmp" to="tmp1" fromId="49" toId="50">
</dataflow>
<dataflow id="169" from="mul_ln10" to="add_ln10_3" fromId="45" toId="51">
</dataflow>
<dataflow id="170" from="tmp1" to="add_ln10_3" fromId="50" toId="51">
</dataflow>
<dataflow id="171" from="add_ln10_3" to="zext_ln10" fromId="51" toId="52">
</dataflow>
<dataflow id="172" from="OUT_r" to="OUT_addr_1" fromId="70" toId="53">
</dataflow>
<dataflow id="173" from="StgValue_81" to="OUT_addr_1" fromId="81" toId="53">
</dataflow>
<dataflow id="174" from="zext_ln10_1" to="OUT_addr_1" fromId="27" toId="53">
</dataflow>
<dataflow id="175" from="zext_ln10" to="store_ln10" fromId="52" toId="54">
</dataflow>
<dataflow id="176" from="OUT_addr_1" to="store_ln10" fromId="53" toId="54">
</dataflow>
<dataflow id="177" from="OUT_addr" to="v" fromId="11" toId="56">
</dataflow>
<dataflow id="178" from="v" to="ret_ln25" fromId="56" toId="57">
</dataflow>
<dataflow id="179" from="icmp_ln7" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="180" from="icmp_ln9" to="StgValue_3" fromId="23" toId="3">
</dataflow>
</dataflows>


</stg>
