#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 25 12:34:24 2019
# Process ID: 7455
# Current directory: /home/users/manabe/2019/auto_drive/lsd/hdl/project
# Command line: vivado
# Log file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado.log
# Journal file: /home/users/manabe/2019/auto_drive/lsd/hdl/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/users/manabe/2019/auto_drive/lsd/hdl/project2/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/katayama/study/hdmi/for_manabe/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 6778.027 ; gain = 167.246 ; free physical = 125855 ; free virtual = 131161
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: HDMI_Top
WARNING: [Synth 8-976] start_v_0 has already been declared [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:41]
WARNING: [Synth 8-2654] second declaration of start_v_0 ignored [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:41]
INFO: [Synth 8-994] start_v_0 is declared here [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6816.383 ; gain = 0.000 ; free physical = 125759 ; free virtual = 131071
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_Top' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:1]
	Parameter H_ACTIVE_PIXEL bound to: 11'b01010000000 
	Parameter H_FRONT_PORCH bound to: 11'b00000010000 
	Parameter H_SYNC_WIDTH bound to: 11'b00001100000 
	Parameter H_BACK_PORCH bound to: 11'b00000110000 
	Parameter H_TOTAL bound to: 11'b01100100000 
	Parameter H_WIDTH bound to: 11'b00000001011 
	Parameter V_ACTIVE_LINE bound to: 11'b00111100000 
	Parameter V_FRONT_PORCH bound to: 11'b00000001010 
	Parameter V_SYNC_WIDTH bound to: 11'b00000000010 
	Parameter V_BACK_PORCH bound to: 11'b00000100001 
	Parameter V_TOTAL bound to: 11'b01000001101 
	Parameter V_WIDTH bound to: 11'b00000001010 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:159]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:157]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'xorshift128plus' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/xorshift128plus.v:15]
	Parameter INITIAL_STATE_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter INITIAL_STATE_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter BIT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xorshift128plus' (1#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/xorshift128plus.v:15]
INFO: [Synth 8-6157] synthesizing module 'simple_lsd' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:13]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter ANGLE_BITW bound to: 8 - type: integer 
	Parameter START_VCNT bound to: 0 - type: integer 
	Parameter ATAN_LATENCY bound to: 4 - type: integer 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter TAU bound to: 16 - type: integer 
	Parameter RHO bound to: 655 - type: integer 
	Parameter THRES bound to: 10 - type: integer 
	Parameter RAM_SIZE bound to: 16384 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter COUNT_BITW bound to: 19 - type: integer 
	Parameter WORD_SIZE bound to: 76 - type: integer 
	Parameter EXPAND bound to: 8'b00000000 
	Parameter SEGID_THRES bound to: 16384 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/rgb2ycbcr.v:16]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter FRAC_BITW bound to: 10 - type: integer 
	Parameter SUM_BITW bound to: 21 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter BIAS bound to: 9'sb010000000 
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 3 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster' (2#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (3#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/rgb2ycbcr.v:16]
INFO: [Synth 8-6157] synthesizing module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:14]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_SIZE bound to: 3 - type: integer 
	Parameter V_BITW bound to: 9 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_PIXS bound to: 9 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
	Parameter CENTER bound to: 1 - type: integer 
	Parameter SUM_BITW bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_patch' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_HEIGHT bound to: 3 - type: integer 
	Parameter PATCH_WIDTH bound to: 3 - type: integer 
	Parameter CENTER_V bound to: 1 - type: integer 
	Parameter CENTER_H bound to: 1 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY bound to: 797 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 797 - type: integer 
	Parameter INITIAL_SIZE bound to: 796 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter RAM_SIZE bound to: 797 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc' (4#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc' (5#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay' (6#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 802 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 801 - type: integer 
	Parameter V_LATENCY bound to: 1 - type: integer 
	Parameter H_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized0' (6#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch' (7#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
WARNING: [Synth 8-689] width (9) of port connection 'out_vcnt' does not match port width (10) of module 'stream_patch' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:57]
INFO: [Synth 8-6157] synthesizing module 'tree_adder' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v:14]
	Parameter IN_NUM bound to: 9 - type: integer 
	Parameter BIT_WIDTH bound to: 12 - type: integer 
	Parameter ADD_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tree_adder' (8#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/tree_adder.v:14]
WARNING: [Synth 8-689] width (9) of port connection 'out_vcnt' does not match port width (10) of module 'coord_adjuster' [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:110]
INFO: [Synth 8-6155] done synthesizing module 'gaussian' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/gaussian.v:14]
WARNING: [Synth 8-689] width (10) of port connection 'in_vcnt' does not match port width (9) of module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:80]
WARNING: [Synth 8-689] width (10) of port connection 'out_vcnt' does not match port width (9) of module 'gaussian' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:81]
INFO: [Synth 8-6157] synthesizing module 'stream_patch__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_HEIGHT bound to: 2 - type: integer 
	Parameter PATCH_WIDTH bound to: 2 - type: integer 
	Parameter CENTER_V bound to: 0 - type: integer 
	Parameter CENTER_H bound to: 0 - type: integer 
	Parameter PADDING bound to: 1 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter LATENCY bound to: 798 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 798 - type: integer 
	Parameter INITIAL_SIZE bound to: 797 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized0' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter RAM_SIZE bound to: 798 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized0' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized0' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch__parameterized0' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 1 - type: integer 
	Parameter FIFO_SIZE bound to: 3 - type: integer 
	Parameter INITIAL_SIZE bound to: 2 - type: integer 
	Parameter ADDR_BITW bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 1 - type: integer 
	Parameter RAM_SIZE bound to: 3 - type: integer 
	Parameter ADDR_BITW bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized1' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized1' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized1' (9#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'arctan_calc' [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:2]
	Parameter FLAG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accurate_atan' [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_x_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_x_inv_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_y_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'din_y_inv_reg' and it is trimmed from '9' to '8' bits. [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'accurate_atan' (10#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'arctan_calc' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/atan_calc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 5 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 4 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized1' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
INFO: [Synth 8-6157] synthesizing module 'stream_patch__parameterized1' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter PATCH_HEIGHT bound to: 2 - type: integer 
	Parameter PATCH_WIDTH bound to: 4 - type: integer 
	Parameter CENTER_V bound to: 1 - type: integer 
	Parameter CENTER_H bound to: 1 - type: integer 
	Parameter PADDING bound to: 0 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter PATCH_BITW bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter LATENCY bound to: 796 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 9 - type: integer 
	Parameter FIFO_SIZE bound to: 796 - type: integer 
	Parameter INITIAL_SIZE bound to: 795 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 9 - type: integer 
	Parameter RAM_SIZE bound to: 796 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized2' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized2' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized2' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
INFO: [Synth 8-6157] synthesizing module 'coord_adjuster__parameterized2' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
	Parameter FRAME_HEIGHT bound to: 525 - type: integer 
	Parameter FRAME_WIDTH bound to: 800 - type: integer 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter V_BITW bound to: 10 - type: integer 
	Parameter H_BITW bound to: 10 - type: integer 
	Parameter EQUIV_LATENCY bound to: 2 - type: integer 
	Parameter V_LATENCY bound to: 0 - type: integer 
	Parameter H_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coord_adjuster__parameterized2' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/coord_adjuster.v:14]
WARNING: [Synth 8-5856] 3D RAM patch_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'stream_patch__parameterized1' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/stream_patch.v:15]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
	Parameter BIT_WIDTH bound to: 15 - type: integer 
	Parameter LATENCY bound to: 797 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dc__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
	Parameter BIT_WIDTH bound to: 15 - type: integer 
	Parameter FIFO_SIZE bound to: 797 - type: integer 
	Parameter INITIAL_SIZE bound to: 796 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_dc__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
	Parameter WORD_SIZE bound to: 15 - type: integer 
	Parameter RAM_SIZE bound to: 797 - type: integer 
	Parameter ADDR_BITW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_dc__parameterized3' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_dc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dc__parameterized3' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/fifo_dc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized3' (11#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/delay.v:15]
WARNING: [Synth 8-689] width (32) of port connection 'in_data' does not match port width (15) of module 'delay__parameterized3' [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:247]
INFO: [Synth 8-6157] synthesizing module 'ram_sc' [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v:15]
	Parameter WORD_SIZE bound to: 76 - type: integer 
	Parameter RAM_SIZE bound to: 16384 - type: integer 
	Parameter ADDR_BITW bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_sc' (12#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/common/ram_sc.v:15]
INFO: [Synth 8-6155] done synthesizing module 'simple_lsd' (13#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/simple_lsd.v:13]
WARNING: [Synth 8-689] width (1) of port connection 'out_start_v' does not match port width (10) of module 'simple_lsd' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:85]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/.Xil/Vivado-7455-cuckoo/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (14#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/.Xil/Vivado-7455-cuckoo/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HDMI_Timing' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/HDMI_timing.v:1]
	Parameter H_ACTIVE_PIXEL bound to: 11'b01010000000 
	Parameter H_FRONT_PORCH bound to: 11'b00000010000 
	Parameter H_SYNC_WIDTH bound to: 11'b00001100000 
	Parameter H_BACK_PORCH bound to: 11'b00000110000 
	Parameter H_TOTAL bound to: 11'b01100100000 
	Parameter H_WIDTH bound to: 11'b00000001011 
	Parameter V_ACTIVE_LINE bound to: 11'b00111100000 
	Parameter V_FRONT_PORCH bound to: 11'b00000001010 
	Parameter V_SYNC_WIDTH bound to: 11'b00000000010 
	Parameter V_BACK_PORCH bound to: 11'b00000100001 
	Parameter V_TOTAL bound to: 11'b01000001101 
	Parameter V_WIDTH bound to: 11'b00000001010 
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Timing' (15#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/HDMI_timing.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'h_cnt' does not match port width (11) of module 'HDMI_Timing' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:135]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/users/manabe/2019/auto_drive/lsd/hdl/project/.Xil/Vivado-7455-cuckoo/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (16#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/.Xil/Vivado-7455-cuckoo/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 5 connections, but only 4 given [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:140]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_Top' (17#1) [/home/users/manabe/2019/auto_drive/lsd/hdl/project/top.v:1]
WARNING: [Synth 8-3331] design HDMI_Top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6877.133 ; gain = 60.750 ; free physical = 125773 ; free virtual = 131087
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6877.133 ; gain = 60.750 ; free physical = 125779 ; free virtual = 131094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6877.133 ; gain = 60.750 ; free physical = 125779 ; free virtual = 131094
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi_1'
INFO: [Project 1-454] Reading design checkpoint '/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_1/U0'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi_1/U0'
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7277.582 ; gain = 0.000 ; free physical = 125450 ; free virtual = 130800
Parsing XDC File [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led4_b'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led4_g'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led4_r'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_cec'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_clk_n'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_clk_p'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[0]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[1]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_n[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_d_p[2]'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_hpd'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_scl'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'hdmi_rx_sda'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_cec'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_hpdn'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_scl'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_sda'. [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc:185]
Finished Parsing XDC File [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/users/katayama/study/hdmi/PYNQ-Z1_C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/HDMI_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7286.582 ; gain = 0.000 ; free physical = 125443 ; free virtual = 130793
Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_1/U0'
Finished Parsing XDC File [/home/users/manabe/2019/auto_drive/lsd/hdl/project/project_1/project_1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi_1/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7288.582 ; gain = 0.000 ; free physical = 125454 ; free virtual = 130805
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7770.605 ; gain = 954.223 ; free physical = 125237 ; free virtual = 130590
82 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 7770.605 ; gain = 954.223 ; free physical = 125237 ; free virtual = 130590
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 17:37:48 2019...
