================================================================================ 
Commit: 909d957bd4f4e140a458c89e5175be86853bf56e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:50:19 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1471_00
Lavanya
Hsd-es-id: N/A
Original commit date: Mon Nov 16 17:51:27 2020 -0800
Change-Id: I6ab7370d882268be8631ce83f53abe27cc83100e
Original commit hash: ab65d2058639ba2ca1a5d4b04d2416078ab27923

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0db312047dee3ac4cd8180933247ad7f45bbb85a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:49:35 2021 -0800 
-------------------------------------------------------------------------------- 
[TCSS] DTBT ACPI Code optimization.

[
Hsd-es-id: 16012077486
Original commit date: Fri Oct 9 02:58:27 2020 +0530
Change-Id: I26d692a32c3b2d7710d2043baf6a14024bbfcd45
Original commit hash: 17001d86067337525d9bbce6772228a67f6206ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 6a05e9205e1f5b4ea31450e3d464b9807a07f63b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:49:27 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Add PcieSegmentAccessLib

PcieSegmentAccessLib is a wrapper for PciSegmentLib which converts the
PciSegmentLib interface to REGISTER_ACCESS API. This will allow for
easier implementation of IPs that can access PCI config via different
mechanism then standard ECAM access.

Hsd-es-id: 16011413012
Original commit date: Tue Sep 22 15:03:14 2020 +0200
Change-Id: Iac9aad901cd29917206dd53cc60dcf6485074c35
Original commit hash: 47879733cbe60f14cebfa230d9d6695227c2c844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciSegmentRegAccessLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPciSegmentRegAccessLib/PeiPciSegmentRegAccessLib.inf

================================================================================ 
Commit: b35ba8da97988179c343baea3c9ba57fc182db9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:49:22 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSiSsidLib: PCIe Root port SSID programming

SSID registers of every PCIe root port have to be set up correctly.
Corrected function flow to allow programming them.

Hsd-es-id: 18013057951
Original commit date: Thu Sep 24 16:26:17 2020 +0200
Change-Id: I191046afe6c396c4b1f8162aea23c6f9219b5ef1
Original commit hash: b53fdca595a16ad2b47b659de8efc04910e0c7e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: 4e3f6cf2f1b5ef03a97b5173bcac2e4910bb11a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:49:12 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 16 01:26:35 2020 -0800
Change-Id: I9b2106653a3e5748655288b09832d441affb5178
Original commit hash: 524e6c36286730a428dc2ec1f6ae5bc288d2e41b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f69d5a8a7724feadca0907dd39c7fa4873c8d9ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:49:07 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: System Hang on DMI ASPM L1 - set appropriate Squelch Direction Propagation Override

Squelch Direction Propagation Override and Squelch Direction Control is project dependedt.
This change applies programming in accordance with project.

Hsd-es-id: 14012895473
Original commit date: Thu Nov 5 11:58:41 2020 +0100
Change-Id: I73e132592d3258ab0291ab3ae8d27d4b4fe7115b
Original commit hash: b268c6b025dc362a3667af4097eb818bf0801e27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 4f7db97bb25f9eba39a15021d237b58c2c260082 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:48:41 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit df22faefa495e7ad9b4a24e3423b24b58bd30bd5)

Mon Nov 16 02:19:57 2020 +0000
Original commit date: Mon Nov 16 02:19:57 2020 +0000
Original commit hash: 426304755dcc136612e24cbc118548b1f6780938

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 30cb2a693e4f878916c3ebf9f5381eabfb19fcbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 5 10:48:36 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/VTd: Add Flag for Disable PEI VTd DMA Protection by PMR

A PCD PcdVTdDisablePeiPmrProtection is added for disable PEI VTd DMA
 protection by PMR.
When PEI VTd DMA PMR protection is disabled, it will not install
 EdkiiVTdInfoPpi for execute DMA protection in IntelVTdPmrPei driver.
 And it will also not execute DMA protection in PlatformVTdInfoSamplePei
 driver.
Enable pre-boot VTd DMA protection for ADL-S by default.

[
Hsd-es-id: 22011643113
Original commit date: Tue Nov 10 11:45:47 2020 +0800
Change-Id: Ida5017f856c4d618ae27105cab53b0a8fea7f0bc
Original commit hash: e1e3ff92999326d534568d836542cabbd4889ead

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
