0.6
2018.3
Dec  7 2018
00:33:28
E:/lab030201/lab030201.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/lab030201/lab030201.srcs/sim_1/new/ALUCtr_tb.v,1558496070,verilog,,,,ALUCtr_tb,,,,,,,,
E:/lab030201/lab030201.srcs/sources_1/new/ctr.v,1558495443,verilog,,E:/lab030201/lab030201.srcs/sim_1/new/ALUCtr_tb.v,,ctr,,,,,,,,
