#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Aug 15 21:40:39 2025
# Process ID: 18172
# Current directory: D:/Work/rfsoc_project/project3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17832 D:\Work\rfsoc_project\project3\project_1.xpr
# Log file: D:/Work/rfsoc_project/project3/vivado.log
# Journal file: D:/Work/rfsoc_project/project3\vivado.jou
# Running On: XD_CHU, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68434 MB
#-----------------------------------------------------------
start_gui
open_project D:/Work/rfsoc_project/project3/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Work/rfsoc_project/project3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins dds_compiler_0/aclk]
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins clk_wiz_1/clk_out1]
disconnect_bd_net /clk_wiz_0_locked [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s0_axis_aresetn] [get_bd_pins clk_wiz_1/locked]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk] [get_bd_pins clk_wiz_1/clk_out1]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_param general.maxthreads 32
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Work/rfsoc_project/project3/app1/design_1_wrapper.xsa
write_hw_platform -fixed -include_bit -force -file D:/Work/rfsoc_project/project3/app/design_1_wrapper.xsa
