<faster>
	<architecture>
		<system id="fpga_0" friendly_name="fpga_0" device="XC5VLX30T-FF665">

			<ipCore id="xps_mailbox_0" type="IP" name="xps_mailbox_0" class="xps_mailbox">
				<param name="C_SPLB0_BASEADDR" val="0x81e00000"/>
				<param name="C_SPLB0_HIGHADDR" val="0x81e0ffff"/>
				<param name="C_SPLB1_BASEADDR" val="0x82000000"/>
				<param name="C_SPLB1_HIGHADDR" val="0x8200ffff"/>
			</ipCore>

			<communication id="mb_plb_1" type="BUS_PLB" name="mb_plb_1" class="plb_v46">
			</communication>


			<communication id="mb_plb" type="BUS_PLB" name="mb_plb" class="plb_v46">
			</communication>


			<ipCore id="proc_sys_reset_0" type="IP" name="proc_sys_reset_0" class="proc_sys_reset">
			</ipCore>

			<processingElement id="microblaze_1" type="MICROBLAZE" name="microblaze_1" class="microblaze">
			</processingElement>

			<processingElement id="microblaze_0" type="MICROBLAZE" name="microblaze_0" class="microblaze">
			</processingElement>

			<ipCore id="mdm_0" type="IP" name="mdm_0" class="mdm">
				<param name="C_BASEADDR" val="0x84400000"/>
				<param name="C_HIGHADDR" val="0x8440ffff"/>
			</ipCore>

			<memory id="lmb_bram_1" type="BRAM" name="lmb_bram_1" class="bram_block">
			</memory>

			<memory id="lmb_bram" type="BRAM" name="lmb_bram" class="bram_block">
			</memory>

			<memory id="ilmb_cntlr_1" type="MEMORY_CONTROLLER" name="ilmb_cntlr_1" class="lmb_bram_if_cntlr">
				<param name="C_BASEADDR" val="0x00000000"/>
				<param name="C_HIGHADDR" val="0x0000ffff"/>
			</memory>

			<memory id="ilmb_cntlr" type="MEMORY_CONTROLLER" name="ilmb_cntlr" class="lmb_bram_if_cntlr">
				<param name="C_BASEADDR" val="0x00000000"/>
				<param name="C_HIGHADDR" val="0x0000ffff"/>
			</memory>

			<communication id="ilmb_1" type="BUS" name="ilmb_1" class="lmb_v10">
			</communication>

			<communication id="ilmb" type="BUS" name="ilmb" class="lmb_v10"> 
			</communication>

			<memory id="dlmb_cntlr_1" type="MEMORY_CONTROLLER" name="dlmb_cntlr_1" class="lmb_bram_if_cntlr"> 
				<param name="C_BASEADDR" val="0x00000000"/>
				<param name="C_HIGHADDR" val="0x0000ffff"/>
			</memory>

			<memory id="dlmb_cntlr" type="MEMORY_CONTROLLER" name="dlmb_cntlr" class="lmb_bram_if_cntlr">
				<param name="C_BASEADDR" val="0x00000000"/>
				<param name="C_HIGHADDR" val="0x0000ffff"/>
			</memory>

			<communication id="dlmb_1" type="BUS" name="dlmb_1" class="lmb_v10">
			</communication>

			<communication id="dlmb" type="BUS" name="dlmb" class="lmb_v10">
			</communication>

			<clock id="clock_generator_0" type="CLOCK_GENERATOR" name="clock_generator_0" class="clock_generator">
			</clock>

			<memory id="ddr2_sdram" type="TODEFINE" name="ddr2_sdram" class="mpmc">
				<param name="C_MPMC_BASEADDR" val="0x90000000"/>
				<param name="C_MPMC_HIGHADDR" val="0x9fffffff"/>
			</memory>

			<ipCore id="Intr_Main" type="IP" name="Intr_Main" class="xps_intc">
				<param name="C_BASEADDR" val="0x81800000"/>
				<param name="C_HIGHADDR" val="0x8180ffff"/>
			</ipCore>			

			<ipCore id="Intr_Access" type="IP" name="Intr_Access" class="xps_intc">
				<param name="C_BASEADDR" val="0x81800000"/>
				<param name="C_HIGHADDR" val="0x8180ffff"/>
			</ipCore>
				
			<processingElement id="ReconfArea" type="RECONFIGURABLE" name="ReconfArea" class="math">
				<param name="C_BASEADDR" val="0xc9400000"/>
				<param name="C_HIGHADDR" val="0xc940ffff"/>
			</processingElement>

			<ipCore id="xps_hwicap_0" type="IP" name="xps_hwicap_0" class="xps_hwicap">
				<param name="C_BASEADDR" val="0x86800000"/>
				<param name="C_HIGHADDR" val="0x8680ffff"/>
			</ipCore>

			<ipCore id="npi_coreA_0" type="CUSTOM_IP" name="npi_coreA_0" class="npi_coreA">
				<param name="C_BASEADDR" val="0xc3800000"/>
				<param name="C_HIGHADDR" val="0xc380ffff"/>
			</ipCore>

			<ipCore id="npi_coreC_0" type="CUSTOM_IP" name="npi_coreC_0" class="npi_coreC">
				<param name="C_BASEADDR" val="0xc3820000"/>
				<param name="C_HIGHADDR" val="0xc382ffff"/>
			</ipCore>
	
			<ipCore id="npi_coreD_0" type="CUSTOM_IP" name="npi_coreD_0" class="npi_coreD">
				<param name="C_BASEADDR" val="0xc3840000"/>
				<param name="C_HIGHADDR" val="0xc384ffff"/>
			</ipCore>

			<ipCore id="npi_coreE_0" type="CUSTOM_IP" name="npi_coreE_0" class="npi_coreE">
				<param name="C_BASEADDR" val="0xc3860000"/>
				<param name="C_HIGHADDR" val="0xc386ffff"/>
			</ipCore>
		</system>	
	</architecture>
	<connection>
		<physical>
			<pinout>
				<pin id="fpga_0_clk_1_sys_clk_pin" sigis="CLK" dir="I" clk_freq="100000000"/>
	 			<pin id="fpga_0_rst_1_sys_rst_pin" sigis="RST" dir="I" rst_polarity="0"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_Clk_pin" dir="O" vec="[1:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin" dir="O" vec="[1:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_CE_pin" dir="O" vec="[1:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin" dir="O" vec="[1:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_ODT_pin" dir="O" vec="[1:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin" dir="O"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin" dir="O"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_WE_n_pin" dir="O"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin" dir="O" vec="[1:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_Addr_pin" dir="O" vec="[12:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_DQ_pin" dir="IO" vec="[63:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_DM_pin" dir="O" vec="[7:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_DQS_pin" dir="IO" vec="[7:0]"/>
				<pin id="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin" dir="IO" vec="[7:0]"/>
			</pinout>
			<link src="fpga_0_clk_1_sys_clk_pin" tgt="clock_generator_0">
				<srcint id="self"/>
				<tgtint id="CLKIN"/>
			</link>
			<link src="fpga_0_rst_1_sys_rst_pin" tgt="proc_sys_reset_0">
				<srcint id="self"/>
				<tgtint id="Ext_Reset_In"/>
			</link>
			<link src="fpga_0_rst_1_sys_rst_pin" tgt="clock_generator_0">
				<srcint id="self"/>
				<tgtint id="RST"/>
			</link>

			<link src="fpga_0_DDR2_SDRAM_DDR2_Clk_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_Clk"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_Clk_n"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_CE_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_CE"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_CS_n_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_CS_n"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_ODT_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_ODT"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_RAS_n"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_CAS_n"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_WE_n_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_WE_n"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_BankAddr"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_Addr_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_Addr"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_DQ_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_DQ"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_DM_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_DM"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_DQS_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_DQS"/>
			</link>
			<link src="fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin" tgt="ddr2_sdram">
				<srcint id="self"/>
				<tgtint id="DDR2_DQS_n"/>
			</link>				
		</physical>
		<virtual>
			<link src="microblaze_0" tgt="mb_plb" type="BUS">
				<srcint id="DPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="microblaze_0" tgt="ilmb" type="LMB">
				<srcint id="ILMB"/>
				<tgtint id="self"/>
			</link>
			<link src="microblaze_0" tgt="dlmb" type="LMB">
				<srcint id="DLMB"/>
				<tgtint id="self"/>
			</link>
			<link src="microblaze_0" tgt="mdm_0" type="DEBUG">
				<srcint id="DEBUG"/>
				<tgtint id="MBDEBUG_0"/>
			</link>
			<link src="microblaze_0" tgt="Intr_Access" type="PORT">
				<srcint id="INTERRUPT"/>
				<tgtint id="Irq"/>
			</link>



			<link src="dlmb_cntlr" tgt="dlmb" type="LMB">
				<srcint id="SLMB"/>
				<tgtint id="self"/>
			</link>
			<link src="dlmb_cntlr" tgt="lmb_bram" type="BUS">
				<srcint id="BRAM_PORT"/>
				<tgtint id="PORTB"/>
			</link>
			<link src="ilmb_cntlr" tgt="ilmb" type="LMB">
				<srcint id="SLMB"/>
				<tgtint id="self"/>
			</link>
			<link src="ilmb_cntlr" tgt="lmb_bram" type="BUS">
				<srcint id="BRAM_PORT"/>
				<tgtint id="PORTA"/>
			</link>



			<link src="microblaze_1" tgt="mb_plb_1" type="PLB">
				<srcint id="DPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="microblaze_1" tgt="ilmb_1" type="LMB">
				<srcint id="ILMB"/>
				<tgtint id="self"/>
			</link>
			<link src="microblaze_1" tgt="dlmb_1" type="LMB">
				<srcint id="DLMB"/>
				<tgtint id="self"/>
			</link>
			<link src="microblaze_1" tgt="mdm_0" type="DEBUG">
				<srcint id="DEBUG"/>
				<tgtint id="MBDEBUG_1"/>
			</link>
			<link src="microblaze_1" tgt="Intr_Main" type="PORT">
				<srcint id="INTERRUPT"/>
				<tgtint id="Irq"/>
			</link>



			<link src="dlmb_cntlr_1" tgt="dlmb_1" type="LMB">
				<srcint id="SLMB"/>
				<tgtint id="self"/>
			</link>
			<link src="dlmb_cntlr_1" tgt="lmb_bram_1" type="BUS">
				<srcint id="BRAM_PORT"/>
				<tgtint id="PORTB"/>
			</link>
			<link src="ilmb_cntlr_1" tgt="ilmb_1" type="LMB">
				<srcint id="SLMB"/>
				<tgtint id="self"/>
			</link>
			<link src="ilmb_cntlr_1" tgt="lmb_bram_1" type="BUS">
				<srcint id="BRAM_PORT"/>
				<tgtint id="PORTA"/>
			</link>


			<link src="mdm_0" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="mdm_0" tgt="proc_sys_reset_0" type="">
				<srcint id="Debug_SYS_Rst"/>
				<tgtint id="MB_Debug_Sys_Rst"/>
			</link>



			<link src="Intr_Access" tgt="mb_plb" type="PLB">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="Intr_Main" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>


		
			<link src="xps_mailbox_0" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB1"/>
				<tgtint id="self"/>
			</link>
			<link src="xps_mailbox_0" tgt="mb_plb" type="PLB">
				<srcint id="SPLB0"/>
				<tgtint id="self"/>
			</link>
			<link src="xps_mailbox_0" tgt="Intr_Main" type="PORT">
				<srcint id="Interrupt_1"/>
				<tgtint id="Intr"/>
			</link>
			<link src="xps_mailbox_0" tgt="Intr_Access" type="PORT">
				<srcint id="Interrupt_0"/>
				<tgtint id="Intr"/>
			</link>



			<link src="ddr2_sdram" tgt="mb_plb" type="PLB">
				<srcint id="SPLB1"/>
				<tgtint id="self"/>
			</link>
			<link src="ddr2_sdram" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB0"/>
				<tgtint id="self"/>
			</link>



			<link src="clock_generator_0" tgt="ddr2_sdram" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="MPMC_Clk0_DIV2"/>
			</link>
			<link src="clock_generator_0" tgt="ddr2_sdram" type="">
				<srcint id="CLKOUT1"/>
				<tgtint id="MPMC_Clk90"/>
			</link>
			<link src="clock_generator_0" tgt="ddr2_sdram" type="">
				<srcint id="CLKOUT2"/>
				<tgtint id="MPMC_Clk0"/>
			</link>
			<link src="clock_generator_0" tgt="ddr2_sdram" type="">
				<srcint id="CLKOUT2"/>
				<tgtint id="MPMC_Clk_200MHz"/>
			</link>
			<link src="clock_generator_0" tgt="npi_coreA_0" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="XIL_NPI_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="npi_coreD_0" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="XIL_NPI_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="npi_coreE_0" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="XIL_NPI_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="dlmb" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="LMB_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="dlmb_1" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="LMB_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="ilmb" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="LMB_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="ilmb_1" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="LMB_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="mb_plb" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="PLB_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="mb_plb_1" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="PLB_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="xps_mailbox_0" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="FSL_Clk"/>
			</link>
			<link src="clock_generator_0" tgt="proc_sys_reset_0" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="Slowest_sync_clk"/>
			</link>
			<link src="clock_generator_0" tgt="proc_sys_reset_0" type="">
				<srcint id="LOCKED"/>
				<tgtint id="Dcm_locked"/>
			</link>



			<link src="proc_sys_reset_0" tgt="microblaze_0" type="">
				<srcint id="MB_Reset"/>
				<tgtint id="MB_RESET"/>
			</link>
			<link src="proc_sys_reset_0" tgt="microblaze_1" type="">
				<srcint id="MB_Reset"/>
				<tgtint id="MB_RESET"/>
			</link>
			<link src="proc_sys_reset_0" tgt="mb_plb" type="">
				<srcint id="Bus_Struct_Reset"/>
				<tgtint id="SYS_Rst"/>
			</link>
			<link src="proc_sys_reset_0" tgt="mb_plb_1" type="">
				<srcint id="Bus_Struct_Reset"/>
				<tgtint id="SYS_Rst"/>
			</link>
			<link src="proc_sys_reset_0" tgt="ilmb" type="">
				<srcint id="Bus_Struct_Reset"/>
				<tgtint id="SYS_Rst"/>
			</link>
			<link src="proc_sys_reset_0" tgt="ilmb_1" type="">
				<srcint id="Bus_Struct_Reset"/>
				<tgtint id="SYS_Rst"/>
			</link>
			<link src="proc_sys_reset_0" tgt="dlmb" type="">
				<srcint id="Bus_Struct_Reset"/>
				<tgtint id="SYS_Rst"/>
			</link>
			<link src="proc_sys_reset_0" tgt="dlmb_1" type="">
				<srcint id="Bus_Struct_Reset"/>
				<tgtint id="SYS_Rst"/>
			</link>
			<link src="proc_sys_reset_0" tgt="ddr2_sdram" type="">
				<srcint id="Peripheral_Reset"/>
				<tgtint id="MPMC_Rst"/>
			</link>


			<link src="npi_coreE_0" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="npi_coreE_0" tgt="Intr_Main" type="PORT">
				<srcint id="INT_DONE"/>
				<tgtint id="Intr"/>
			</link>
			<link src="npi_coreE_0" tgt="ddr2_sdram" type="PIM">
				<srcint id="XIL_NPI"/>
				<tgtint id="MPMC_PIM4"/>
			</link>



			<link src="npi_coreD_0" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="npi_coreD_0" tgt="Intr_Main" type="PORT">
				<srcint id="INT_DONE"/>
				<tgtint id="Intr"/>
			</link>
			<link src="npi_coreD_0" tgt="ddr2_sdram" type="PIM">
				<srcint id="XIL_NPI"/>
				<tgtint id="MPMC_PIM3"/>
			</link>

			<link src="npi_coreA_0" tgt="mb_plb_1" type="PLB">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>
			<link src="npi_coreA_0" tgt="Intr_Main" type="PORT">
				<srcint id="INT_DONE"/>
				<tgtint id="Intr"/>
			</link>
			<link src="npi_coreA_0" tgt="ddr2_sdram" type="PIM">
				<srcint id="XIL_NPI"/>
				<tgtint id="MPMC_PIM2"/>
			</link>

			<link src="clock_generator_0" tgt="xps_hwicap_0" type="">
				<srcint id="CLKOUT0"/>
				<tgtint id="ICAP_Clk"/>
			</link>
			<link src="xps_hwicap_0" tgt="mb_plb_1" type="">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>

			<link src="ReconfArea" tgt="mb_plb_1" type="">
				<srcint id="SPLB"/>
				<tgtint id="self"/>
			</link>
		</virtual>
</connection>
<applications>

	<application name="TestApp_Memory_microblaze_0" proc="microblaze_0" linkerscript="TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld">
		<header path="Software/Software_Cores.h"/>
		<source path="Software/microblaze_0_Cores.c"/>
		<source path="Software/microblaze_0_Main.c"/>
		<source path="Software/MailBox_SW.c"/>
	</application>

	<application name="TestApp_Memory_microblaze_1" proc="microblaze_1" linkerscript="TestApp_Memory_microblaze_1/src/TestApp_Memory_LinkScr.ld">
		<header path="Software/Hardware_Cores.h"/>
		<header path="Software/Software_Cores.h"/>
		<source path="Software/scheduler.c"/>
		<source path="Software/scheduler_HW_Cores.c"/>
		<source path="Software/scheduler_HW_Interrupt.c"/>
		<source path="Software/scheduler_SW_Cores.c"/>
		<path path="drivers/em_bridge_npi_v1_00_a/src/"/>
		<source path="Software/scheduler_MailBox_SW.c"/>
	</application>
</applications>
</faster>
