
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022890  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000016f0  080229d0  080229d0  000239d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  080240c0  080240c0  000250c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08024198  08024198  00026334  2**0
                  CONTENTS
  5 .ARM          00000008  08024198  08024198  00025198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080241a0  080241a0  00026334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080241a0  080241a0  000251a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080241a4  080241a4  000251a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000334  20000000  080241a8  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000270c  20000334  080244dc  00026334  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002a40  080244dc  00026a40  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00026334  2**0
                  CONTENTS, READONLY
 13 .debug_info   00048b70  00000000  00000000  0002635e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000ae6b  00000000  00000000  0006eece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003578  00000000  00000000  00079d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000288e  00000000  00000000  0007d2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a710  00000000  00000000  0007fb46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00043e1e  00000000  00000000  000aa256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cedf1  00000000  00000000  000ee074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001bce65  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ecd0  00000000  00000000  001bcea8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001cbb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000334 	.word	0x20000334
 800015c:	00000000 	.word	0x00000000
 8000160:	080229b8 	.word	0x080229b8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000338 	.word	0x20000338
 800017c:	080229b8 	.word	0x080229b8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_frsub>:
 8000c0c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c10:	e002      	b.n	8000c18 <__addsf3>
 8000c12:	bf00      	nop

08000c14 <__aeabi_fsub>:
 8000c14:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c18 <__addsf3>:
 8000c18:	0042      	lsls	r2, r0, #1
 8000c1a:	bf1f      	itttt	ne
 8000c1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c20:	ea92 0f03 	teqne	r2, r3
 8000c24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2c:	d06a      	beq.n	8000d04 <__addsf3+0xec>
 8000c2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c36:	bfc1      	itttt	gt
 8000c38:	18d2      	addgt	r2, r2, r3
 8000c3a:	4041      	eorgt	r1, r0
 8000c3c:	4048      	eorgt	r0, r1
 8000c3e:	4041      	eorgt	r1, r0
 8000c40:	bfb8      	it	lt
 8000c42:	425b      	neglt	r3, r3
 8000c44:	2b19      	cmp	r3, #25
 8000c46:	bf88      	it	hi
 8000c48:	4770      	bxhi	lr
 8000c4a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c52:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c56:	bf18      	it	ne
 8000c58:	4240      	negne	r0, r0
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c62:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4249      	negne	r1, r1
 8000c6a:	ea92 0f03 	teq	r2, r3
 8000c6e:	d03f      	beq.n	8000cf0 <__addsf3+0xd8>
 8000c70:	f1a2 0201 	sub.w	r2, r2, #1
 8000c74:	fa41 fc03 	asr.w	ip, r1, r3
 8000c78:	eb10 000c 	adds.w	r0, r0, ip
 8000c7c:	f1c3 0320 	rsb	r3, r3, #32
 8000c80:	fa01 f103 	lsl.w	r1, r1, r3
 8000c84:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__addsf3+0x78>
 8000c8a:	4249      	negs	r1, r1
 8000c8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c90:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c94:	d313      	bcc.n	8000cbe <__addsf3+0xa6>
 8000c96:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c9a:	d306      	bcc.n	8000caa <__addsf3+0x92>
 8000c9c:	0840      	lsrs	r0, r0, #1
 8000c9e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ca2:	f102 0201 	add.w	r2, r2, #1
 8000ca6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ca8:	d251      	bcs.n	8000d4e <__addsf3+0x136>
 8000caa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cb2:	bf08      	it	eq
 8000cb4:	f020 0001 	biceq.w	r0, r0, #1
 8000cb8:	ea40 0003 	orr.w	r0, r0, r3
 8000cbc:	4770      	bx	lr
 8000cbe:	0049      	lsls	r1, r1, #1
 8000cc0:	eb40 0000 	adc.w	r0, r0, r0
 8000cc4:	3a01      	subs	r2, #1
 8000cc6:	bf28      	it	cs
 8000cc8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ccc:	d2ed      	bcs.n	8000caa <__addsf3+0x92>
 8000cce:	fab0 fc80 	clz	ip, r0
 8000cd2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cd6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cda:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cde:	bfaa      	itet	ge
 8000ce0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce4:	4252      	neglt	r2, r2
 8000ce6:	4318      	orrge	r0, r3
 8000ce8:	bfbc      	itt	lt
 8000cea:	40d0      	lsrlt	r0, r2
 8000cec:	4318      	orrlt	r0, r3
 8000cee:	4770      	bx	lr
 8000cf0:	f092 0f00 	teq	r2, #0
 8000cf4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cf8:	bf06      	itte	eq
 8000cfa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cfe:	3201      	addeq	r2, #1
 8000d00:	3b01      	subne	r3, #1
 8000d02:	e7b5      	b.n	8000c70 <__addsf3+0x58>
 8000d04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d0c:	bf18      	it	ne
 8000d0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d12:	d021      	beq.n	8000d58 <__addsf3+0x140>
 8000d14:	ea92 0f03 	teq	r2, r3
 8000d18:	d004      	beq.n	8000d24 <__addsf3+0x10c>
 8000d1a:	f092 0f00 	teq	r2, #0
 8000d1e:	bf08      	it	eq
 8000d20:	4608      	moveq	r0, r1
 8000d22:	4770      	bx	lr
 8000d24:	ea90 0f01 	teq	r0, r1
 8000d28:	bf1c      	itt	ne
 8000d2a:	2000      	movne	r0, #0
 8000d2c:	4770      	bxne	lr
 8000d2e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d32:	d104      	bne.n	8000d3e <__addsf3+0x126>
 8000d34:	0040      	lsls	r0, r0, #1
 8000d36:	bf28      	it	cs
 8000d38:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d3c:	4770      	bx	lr
 8000d3e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d42:	bf3c      	itt	cc
 8000d44:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d48:	4770      	bxcc	lr
 8000d4a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d56:	4770      	bx	lr
 8000d58:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d5c:	bf16      	itet	ne
 8000d5e:	4608      	movne	r0, r1
 8000d60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d64:	4601      	movne	r1, r0
 8000d66:	0242      	lsls	r2, r0, #9
 8000d68:	bf06      	itte	eq
 8000d6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d6e:	ea90 0f01 	teqeq	r0, r1
 8000d72:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_ui2f>:
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e004      	b.n	8000d88 <__aeabi_i2f+0x8>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_i2f>:
 8000d80:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d84:	bf48      	it	mi
 8000d86:	4240      	negmi	r0, r0
 8000d88:	ea5f 0c00 	movs.w	ip, r0
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d94:	4601      	mov	r1, r0
 8000d96:	f04f 0000 	mov.w	r0, #0
 8000d9a:	e01c      	b.n	8000dd6 <__aeabi_l2f+0x2a>

08000d9c <__aeabi_ul2f>:
 8000d9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000da0:	bf08      	it	eq
 8000da2:	4770      	bxeq	lr
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e00a      	b.n	8000dc0 <__aeabi_l2f+0x14>
 8000daa:	bf00      	nop

08000dac <__aeabi_l2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000db8:	d502      	bpl.n	8000dc0 <__aeabi_l2f+0x14>
 8000dba:	4240      	negs	r0, r0
 8000dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc0:	ea5f 0c01 	movs.w	ip, r1
 8000dc4:	bf02      	ittt	eq
 8000dc6:	4684      	moveq	ip, r0
 8000dc8:	4601      	moveq	r1, r0
 8000dca:	2000      	moveq	r0, #0
 8000dcc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dd0:	bf08      	it	eq
 8000dd2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dda:	fabc f28c 	clz	r2, ip
 8000dde:	3a08      	subs	r2, #8
 8000de0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de4:	db10      	blt.n	8000e08 <__aeabi_l2f+0x5c>
 8000de6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dea:	4463      	add	r3, ip
 8000dec:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df0:	f1c2 0220 	rsb	r2, r2, #32
 8000df4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000df8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dfc:	eb43 0002 	adc.w	r0, r3, r2
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f102 0220 	add.w	r2, r2, #32
 8000e0c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e10:	f1c2 0220 	rsb	r2, r2, #32
 8000e14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e18:	fa21 f202 	lsr.w	r2, r1, r2
 8000e1c:	eb43 0002 	adc.w	r0, r3, r2
 8000e20:	bf08      	it	eq
 8000e22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e26:	4770      	bx	lr

08000e28 <__gesf2>:
 8000e28:	f04f 3cff 	mov.w	ip, #4294967295
 8000e2c:	e006      	b.n	8000e3c <__cmpsf2+0x4>
 8000e2e:	bf00      	nop

08000e30 <__lesf2>:
 8000e30:	f04f 0c01 	mov.w	ip, #1
 8000e34:	e002      	b.n	8000e3c <__cmpsf2+0x4>
 8000e36:	bf00      	nop

08000e38 <__cmpsf2>:
 8000e38:	f04f 0c01 	mov.w	ip, #1
 8000e3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e4c:	bf18      	it	ne
 8000e4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e52:	d011      	beq.n	8000e78 <__cmpsf2+0x40>
 8000e54:	b001      	add	sp, #4
 8000e56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e5a:	bf18      	it	ne
 8000e5c:	ea90 0f01 	teqne	r0, r1
 8000e60:	bf58      	it	pl
 8000e62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e66:	bf88      	it	hi
 8000e68:	17c8      	asrhi	r0, r1, #31
 8000e6a:	bf38      	it	cc
 8000e6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e70:	bf18      	it	ne
 8000e72:	f040 0001 	orrne.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	d102      	bne.n	8000e84 <__cmpsf2+0x4c>
 8000e7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e82:	d105      	bne.n	8000e90 <__cmpsf2+0x58>
 8000e84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e88:	d1e4      	bne.n	8000e54 <__cmpsf2+0x1c>
 8000e8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e8e:	d0e1      	beq.n	8000e54 <__cmpsf2+0x1c>
 8000e90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__aeabi_cfrcmple>:
 8000e98:	4684      	mov	ip, r0
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	4661      	mov	r1, ip
 8000e9e:	e7ff      	b.n	8000ea0 <__aeabi_cfcmpeq>

08000ea0 <__aeabi_cfcmpeq>:
 8000ea0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ea2:	f7ff ffc9 	bl	8000e38 <__cmpsf2>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	bf48      	it	mi
 8000eaa:	f110 0f00 	cmnmi.w	r0, #0
 8000eae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000eb0 <__aeabi_fcmpeq>:
 8000eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb4:	f7ff fff4 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000eb8:	bf0c      	ite	eq
 8000eba:	2001      	moveq	r0, #1
 8000ebc:	2000      	movne	r0, #0
 8000ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_fcmplt>:
 8000ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec8:	f7ff ffea 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ecc:	bf34      	ite	cc
 8000ece:	2001      	movcc	r0, #1
 8000ed0:	2000      	movcs	r0, #0
 8000ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_fcmple>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff ffe0 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ee0:	bf94      	ite	ls
 8000ee2:	2001      	movls	r0, #1
 8000ee4:	2000      	movhi	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_fcmpge>:
 8000eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef0:	f7ff ffd2 	bl	8000e98 <__aeabi_cfrcmple>
 8000ef4:	bf94      	ite	ls
 8000ef6:	2001      	movls	r0, #1
 8000ef8:	2000      	movhi	r0, #0
 8000efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efe:	bf00      	nop

08000f00 <__aeabi_fcmpgt>:
 8000f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f04:	f7ff ffc8 	bl	8000e98 <__aeabi_cfrcmple>
 8000f08:	bf34      	ite	cc
 8000f0a:	2001      	movcc	r0, #1
 8000f0c:	2000      	movcs	r0, #0
 8000f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f12:	bf00      	nop

08000f14 <__aeabi_f2iz>:
 8000f14:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f18:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f1c:	d30f      	bcc.n	8000f3e <__aeabi_f2iz+0x2a>
 8000f1e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f22:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f26:	d90d      	bls.n	8000f44 <__aeabi_f2iz+0x30>
 8000f28:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f30:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f34:	fa23 f002 	lsr.w	r0, r3, r2
 8000f38:	bf18      	it	ne
 8000f3a:	4240      	negne	r0, r0
 8000f3c:	4770      	bx	lr
 8000f3e:	f04f 0000 	mov.w	r0, #0
 8000f42:	4770      	bx	lr
 8000f44:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f48:	d101      	bne.n	8000f4e <__aeabi_f2iz+0x3a>
 8000f4a:	0242      	lsls	r2, r0, #9
 8000f4c:	d105      	bne.n	8000f5a <__aeabi_f2iz+0x46>
 8000f4e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f52:	bf08      	it	eq
 8000f54:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2uiz>:
 8000f60:	0042      	lsls	r2, r0, #1
 8000f62:	d20e      	bcs.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f68:	d30b      	bcc.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f6a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d409      	bmi.n	8000f88 <__aeabi_f2uiz+0x28>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	f04f 0000 	mov.w	r0, #0
 8000f86:	4770      	bx	lr
 8000f88:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_f2uiz+0x32>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d102      	bne.n	8000f98 <__aeabi_f2uiz+0x38>
 8000f92:	f04f 30ff 	mov.w	r0, #4294967295
 8000f96:	4770      	bx	lr
 8000f98:	f04f 0000 	mov.w	r0, #0
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_uldivmod>:
 8000fa0:	b953      	cbnz	r3, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa2:	b94a      	cbnz	r2, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	bf08      	it	eq
 8000fa8:	2800      	cmpeq	r0, #0
 8000faa:	bf1c      	itt	ne
 8000fac:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb4:	f000 b9a0 	b.w	80012f8 <__aeabi_idiv0>
 8000fb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc0:	f000 f83c 	bl	800103c <__udivmoddi4>
 8000fc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fcc:	b004      	add	sp, #16
 8000fce:	4770      	bx	lr

08000fd0 <__aeabi_d2lz>:
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	460d      	mov	r5, r1
 8000fda:	f7ff fd57 	bl	8000a8c <__aeabi_dcmplt>
 8000fde:	b928      	cbnz	r0, 8000fec <__aeabi_d2lz+0x1c>
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	4629      	mov	r1, r5
 8000fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fe8:	f000 b80a 	b.w	8001000 <__aeabi_d2ulz>
 8000fec:	4620      	mov	r0, r4
 8000fee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff2:	f000 f805 	bl	8001000 <__aeabi_d2ulz>
 8000ff6:	4240      	negs	r0, r0
 8000ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop

08001000 <__aeabi_d2ulz>:
 8001000:	b5d0      	push	{r4, r6, r7, lr}
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <__aeabi_d2ulz+0x34>)
 8001004:	2200      	movs	r2, #0
 8001006:	4606      	mov	r6, r0
 8001008:	460f      	mov	r7, r1
 800100a:	f7ff facd 	bl	80005a8 <__aeabi_dmul>
 800100e:	f7ff fd8d 	bl	8000b2c <__aeabi_d2uiz>
 8001012:	4604      	mov	r4, r0
 8001014:	f7ff fa4e 	bl	80004b4 <__aeabi_ui2d>
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <__aeabi_d2ulz+0x38>)
 800101a:	2200      	movs	r2, #0
 800101c:	f7ff fac4 	bl	80005a8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4630      	mov	r0, r6
 8001026:	4639      	mov	r1, r7
 8001028:	f7ff f906 	bl	8000238 <__aeabi_dsub>
 800102c:	f7ff fd7e 	bl	8000b2c <__aeabi_d2uiz>
 8001030:	4621      	mov	r1, r4
 8001032:	bdd0      	pop	{r4, r6, r7, pc}
 8001034:	3df00000 	.word	0x3df00000
 8001038:	41f00000 	.word	0x41f00000

0800103c <__udivmoddi4>:
 800103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001040:	9d08      	ldr	r5, [sp, #32]
 8001042:	460c      	mov	r4, r1
 8001044:	2b00      	cmp	r3, #0
 8001046:	d14e      	bne.n	80010e6 <__udivmoddi4+0xaa>
 8001048:	4694      	mov	ip, r2
 800104a:	458c      	cmp	ip, r1
 800104c:	4686      	mov	lr, r0
 800104e:	fab2 f282 	clz	r2, r2
 8001052:	d962      	bls.n	800111a <__udivmoddi4+0xde>
 8001054:	b14a      	cbz	r2, 800106a <__udivmoddi4+0x2e>
 8001056:	f1c2 0320 	rsb	r3, r2, #32
 800105a:	4091      	lsls	r1, r2
 800105c:	fa20 f303 	lsr.w	r3, r0, r3
 8001060:	fa0c fc02 	lsl.w	ip, ip, r2
 8001064:	4319      	orrs	r1, r3
 8001066:	fa00 fe02 	lsl.w	lr, r0, r2
 800106a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800106e:	fa1f f68c 	uxth.w	r6, ip
 8001072:	fbb1 f4f7 	udiv	r4, r1, r7
 8001076:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800107a:	fb07 1114 	mls	r1, r7, r4, r1
 800107e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001082:	fb04 f106 	mul.w	r1, r4, r6
 8001086:	4299      	cmp	r1, r3
 8001088:	d90a      	bls.n	80010a0 <__udivmoddi4+0x64>
 800108a:	eb1c 0303 	adds.w	r3, ip, r3
 800108e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001092:	f080 8112 	bcs.w	80012ba <__udivmoddi4+0x27e>
 8001096:	4299      	cmp	r1, r3
 8001098:	f240 810f 	bls.w	80012ba <__udivmoddi4+0x27e>
 800109c:	3c02      	subs	r4, #2
 800109e:	4463      	add	r3, ip
 80010a0:	1a59      	subs	r1, r3, r1
 80010a2:	fa1f f38e 	uxth.w	r3, lr
 80010a6:	fbb1 f0f7 	udiv	r0, r1, r7
 80010aa:	fb07 1110 	mls	r1, r7, r0, r1
 80010ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80010b2:	fb00 f606 	mul.w	r6, r0, r6
 80010b6:	429e      	cmp	r6, r3
 80010b8:	d90a      	bls.n	80010d0 <__udivmoddi4+0x94>
 80010ba:	eb1c 0303 	adds.w	r3, ip, r3
 80010be:	f100 31ff 	add.w	r1, r0, #4294967295
 80010c2:	f080 80fc 	bcs.w	80012be <__udivmoddi4+0x282>
 80010c6:	429e      	cmp	r6, r3
 80010c8:	f240 80f9 	bls.w	80012be <__udivmoddi4+0x282>
 80010cc:	4463      	add	r3, ip
 80010ce:	3802      	subs	r0, #2
 80010d0:	1b9b      	subs	r3, r3, r6
 80010d2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80010d6:	2100      	movs	r1, #0
 80010d8:	b11d      	cbz	r5, 80010e2 <__udivmoddi4+0xa6>
 80010da:	40d3      	lsrs	r3, r2
 80010dc:	2200      	movs	r2, #0
 80010de:	e9c5 3200 	strd	r3, r2, [r5]
 80010e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e6:	428b      	cmp	r3, r1
 80010e8:	d905      	bls.n	80010f6 <__udivmoddi4+0xba>
 80010ea:	b10d      	cbz	r5, 80010f0 <__udivmoddi4+0xb4>
 80010ec:	e9c5 0100 	strd	r0, r1, [r5]
 80010f0:	2100      	movs	r1, #0
 80010f2:	4608      	mov	r0, r1
 80010f4:	e7f5      	b.n	80010e2 <__udivmoddi4+0xa6>
 80010f6:	fab3 f183 	clz	r1, r3
 80010fa:	2900      	cmp	r1, #0
 80010fc:	d146      	bne.n	800118c <__udivmoddi4+0x150>
 80010fe:	42a3      	cmp	r3, r4
 8001100:	d302      	bcc.n	8001108 <__udivmoddi4+0xcc>
 8001102:	4290      	cmp	r0, r2
 8001104:	f0c0 80f0 	bcc.w	80012e8 <__udivmoddi4+0x2ac>
 8001108:	1a86      	subs	r6, r0, r2
 800110a:	eb64 0303 	sbc.w	r3, r4, r3
 800110e:	2001      	movs	r0, #1
 8001110:	2d00      	cmp	r5, #0
 8001112:	d0e6      	beq.n	80010e2 <__udivmoddi4+0xa6>
 8001114:	e9c5 6300 	strd	r6, r3, [r5]
 8001118:	e7e3      	b.n	80010e2 <__udivmoddi4+0xa6>
 800111a:	2a00      	cmp	r2, #0
 800111c:	f040 8090 	bne.w	8001240 <__udivmoddi4+0x204>
 8001120:	eba1 040c 	sub.w	r4, r1, ip
 8001124:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001128:	fa1f f78c 	uxth.w	r7, ip
 800112c:	2101      	movs	r1, #1
 800112e:	fbb4 f6f8 	udiv	r6, r4, r8
 8001132:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001136:	fb08 4416 	mls	r4, r8, r6, r4
 800113a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800113e:	fb07 f006 	mul.w	r0, r7, r6
 8001142:	4298      	cmp	r0, r3
 8001144:	d908      	bls.n	8001158 <__udivmoddi4+0x11c>
 8001146:	eb1c 0303 	adds.w	r3, ip, r3
 800114a:	f106 34ff 	add.w	r4, r6, #4294967295
 800114e:	d202      	bcs.n	8001156 <__udivmoddi4+0x11a>
 8001150:	4298      	cmp	r0, r3
 8001152:	f200 80cd 	bhi.w	80012f0 <__udivmoddi4+0x2b4>
 8001156:	4626      	mov	r6, r4
 8001158:	1a1c      	subs	r4, r3, r0
 800115a:	fa1f f38e 	uxth.w	r3, lr
 800115e:	fbb4 f0f8 	udiv	r0, r4, r8
 8001162:	fb08 4410 	mls	r4, r8, r0, r4
 8001166:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800116a:	fb00 f707 	mul.w	r7, r0, r7
 800116e:	429f      	cmp	r7, r3
 8001170:	d908      	bls.n	8001184 <__udivmoddi4+0x148>
 8001172:	eb1c 0303 	adds.w	r3, ip, r3
 8001176:	f100 34ff 	add.w	r4, r0, #4294967295
 800117a:	d202      	bcs.n	8001182 <__udivmoddi4+0x146>
 800117c:	429f      	cmp	r7, r3
 800117e:	f200 80b0 	bhi.w	80012e2 <__udivmoddi4+0x2a6>
 8001182:	4620      	mov	r0, r4
 8001184:	1bdb      	subs	r3, r3, r7
 8001186:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800118a:	e7a5      	b.n	80010d8 <__udivmoddi4+0x9c>
 800118c:	f1c1 0620 	rsb	r6, r1, #32
 8001190:	408b      	lsls	r3, r1
 8001192:	fa22 f706 	lsr.w	r7, r2, r6
 8001196:	431f      	orrs	r7, r3
 8001198:	fa20 fc06 	lsr.w	ip, r0, r6
 800119c:	fa04 f301 	lsl.w	r3, r4, r1
 80011a0:	ea43 030c 	orr.w	r3, r3, ip
 80011a4:	40f4      	lsrs	r4, r6
 80011a6:	fa00 f801 	lsl.w	r8, r0, r1
 80011aa:	0c38      	lsrs	r0, r7, #16
 80011ac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80011b0:	fbb4 fef0 	udiv	lr, r4, r0
 80011b4:	fa1f fc87 	uxth.w	ip, r7
 80011b8:	fb00 441e 	mls	r4, r0, lr, r4
 80011bc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011c0:	fb0e f90c 	mul.w	r9, lr, ip
 80011c4:	45a1      	cmp	r9, r4
 80011c6:	fa02 f201 	lsl.w	r2, r2, r1
 80011ca:	d90a      	bls.n	80011e2 <__udivmoddi4+0x1a6>
 80011cc:	193c      	adds	r4, r7, r4
 80011ce:	f10e 3aff 	add.w	sl, lr, #4294967295
 80011d2:	f080 8084 	bcs.w	80012de <__udivmoddi4+0x2a2>
 80011d6:	45a1      	cmp	r9, r4
 80011d8:	f240 8081 	bls.w	80012de <__udivmoddi4+0x2a2>
 80011dc:	f1ae 0e02 	sub.w	lr, lr, #2
 80011e0:	443c      	add	r4, r7
 80011e2:	eba4 0409 	sub.w	r4, r4, r9
 80011e6:	fa1f f983 	uxth.w	r9, r3
 80011ea:	fbb4 f3f0 	udiv	r3, r4, r0
 80011ee:	fb00 4413 	mls	r4, r0, r3, r4
 80011f2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80011f6:	fb03 fc0c 	mul.w	ip, r3, ip
 80011fa:	45a4      	cmp	ip, r4
 80011fc:	d907      	bls.n	800120e <__udivmoddi4+0x1d2>
 80011fe:	193c      	adds	r4, r7, r4
 8001200:	f103 30ff 	add.w	r0, r3, #4294967295
 8001204:	d267      	bcs.n	80012d6 <__udivmoddi4+0x29a>
 8001206:	45a4      	cmp	ip, r4
 8001208:	d965      	bls.n	80012d6 <__udivmoddi4+0x29a>
 800120a:	3b02      	subs	r3, #2
 800120c:	443c      	add	r4, r7
 800120e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001212:	fba0 9302 	umull	r9, r3, r0, r2
 8001216:	eba4 040c 	sub.w	r4, r4, ip
 800121a:	429c      	cmp	r4, r3
 800121c:	46ce      	mov	lr, r9
 800121e:	469c      	mov	ip, r3
 8001220:	d351      	bcc.n	80012c6 <__udivmoddi4+0x28a>
 8001222:	d04e      	beq.n	80012c2 <__udivmoddi4+0x286>
 8001224:	b155      	cbz	r5, 800123c <__udivmoddi4+0x200>
 8001226:	ebb8 030e 	subs.w	r3, r8, lr
 800122a:	eb64 040c 	sbc.w	r4, r4, ip
 800122e:	fa04 f606 	lsl.w	r6, r4, r6
 8001232:	40cb      	lsrs	r3, r1
 8001234:	431e      	orrs	r6, r3
 8001236:	40cc      	lsrs	r4, r1
 8001238:	e9c5 6400 	strd	r6, r4, [r5]
 800123c:	2100      	movs	r1, #0
 800123e:	e750      	b.n	80010e2 <__udivmoddi4+0xa6>
 8001240:	f1c2 0320 	rsb	r3, r2, #32
 8001244:	fa20 f103 	lsr.w	r1, r0, r3
 8001248:	fa0c fc02 	lsl.w	ip, ip, r2
 800124c:	fa24 f303 	lsr.w	r3, r4, r3
 8001250:	4094      	lsls	r4, r2
 8001252:	430c      	orrs	r4, r1
 8001254:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001258:	fa00 fe02 	lsl.w	lr, r0, r2
 800125c:	fa1f f78c 	uxth.w	r7, ip
 8001260:	fbb3 f0f8 	udiv	r0, r3, r8
 8001264:	fb08 3110 	mls	r1, r8, r0, r3
 8001268:	0c23      	lsrs	r3, r4, #16
 800126a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800126e:	fb00 f107 	mul.w	r1, r0, r7
 8001272:	4299      	cmp	r1, r3
 8001274:	d908      	bls.n	8001288 <__udivmoddi4+0x24c>
 8001276:	eb1c 0303 	adds.w	r3, ip, r3
 800127a:	f100 36ff 	add.w	r6, r0, #4294967295
 800127e:	d22c      	bcs.n	80012da <__udivmoddi4+0x29e>
 8001280:	4299      	cmp	r1, r3
 8001282:	d92a      	bls.n	80012da <__udivmoddi4+0x29e>
 8001284:	3802      	subs	r0, #2
 8001286:	4463      	add	r3, ip
 8001288:	1a5b      	subs	r3, r3, r1
 800128a:	b2a4      	uxth	r4, r4
 800128c:	fbb3 f1f8 	udiv	r1, r3, r8
 8001290:	fb08 3311 	mls	r3, r8, r1, r3
 8001294:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001298:	fb01 f307 	mul.w	r3, r1, r7
 800129c:	42a3      	cmp	r3, r4
 800129e:	d908      	bls.n	80012b2 <__udivmoddi4+0x276>
 80012a0:	eb1c 0404 	adds.w	r4, ip, r4
 80012a4:	f101 36ff 	add.w	r6, r1, #4294967295
 80012a8:	d213      	bcs.n	80012d2 <__udivmoddi4+0x296>
 80012aa:	42a3      	cmp	r3, r4
 80012ac:	d911      	bls.n	80012d2 <__udivmoddi4+0x296>
 80012ae:	3902      	subs	r1, #2
 80012b0:	4464      	add	r4, ip
 80012b2:	1ae4      	subs	r4, r4, r3
 80012b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80012b8:	e739      	b.n	800112e <__udivmoddi4+0xf2>
 80012ba:	4604      	mov	r4, r0
 80012bc:	e6f0      	b.n	80010a0 <__udivmoddi4+0x64>
 80012be:	4608      	mov	r0, r1
 80012c0:	e706      	b.n	80010d0 <__udivmoddi4+0x94>
 80012c2:	45c8      	cmp	r8, r9
 80012c4:	d2ae      	bcs.n	8001224 <__udivmoddi4+0x1e8>
 80012c6:	ebb9 0e02 	subs.w	lr, r9, r2
 80012ca:	eb63 0c07 	sbc.w	ip, r3, r7
 80012ce:	3801      	subs	r0, #1
 80012d0:	e7a8      	b.n	8001224 <__udivmoddi4+0x1e8>
 80012d2:	4631      	mov	r1, r6
 80012d4:	e7ed      	b.n	80012b2 <__udivmoddi4+0x276>
 80012d6:	4603      	mov	r3, r0
 80012d8:	e799      	b.n	800120e <__udivmoddi4+0x1d2>
 80012da:	4630      	mov	r0, r6
 80012dc:	e7d4      	b.n	8001288 <__udivmoddi4+0x24c>
 80012de:	46d6      	mov	lr, sl
 80012e0:	e77f      	b.n	80011e2 <__udivmoddi4+0x1a6>
 80012e2:	4463      	add	r3, ip
 80012e4:	3802      	subs	r0, #2
 80012e6:	e74d      	b.n	8001184 <__udivmoddi4+0x148>
 80012e8:	4606      	mov	r6, r0
 80012ea:	4623      	mov	r3, r4
 80012ec:	4608      	mov	r0, r1
 80012ee:	e70f      	b.n	8001110 <__udivmoddi4+0xd4>
 80012f0:	3e02      	subs	r6, #2
 80012f2:	4463      	add	r3, ip
 80012f4:	e730      	b.n	8001158 <__udivmoddi4+0x11c>
 80012f6:	bf00      	nop

080012f8 <__aeabi_idiv0>:
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop

080012fc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001308:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800130a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4313      	orrs	r3, r2
 8001312:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001318:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4013      	ands	r3, r2
 800131e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001320:	68fb      	ldr	r3, [r7, #12]
}
 8001322:	bf00      	nop
 8001324:	3714      	adds	r7, #20
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr

0800132c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001338:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800133a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4313      	orrs	r3, r2
 8001342:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001348:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4013      	ands	r3, r2
 800134e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001350:	68fb      	ldr	r3, [r7, #12]
}
 8001352:	bf00      	nop
 8001354:	3714      	adds	r7, #20
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001364:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001368:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	43db      	mvns	r3, r3
 800136e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001372:	4013      	ands	r3, r2
 8001374:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001384:	4b23      	ldr	r3, [pc, #140]	@ (8001414 <MX_ADC_Init+0x94>)
 8001386:	4a24      	ldr	r2, [pc, #144]	@ (8001418 <MX_ADC_Init+0x98>)
 8001388:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800138a:	4b22      	ldr	r3, [pc, #136]	@ (8001414 <MX_ADC_Init+0x94>)
 800138c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001390:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001392:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <MX_ADC_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001398:	4b1e      	ldr	r3, [pc, #120]	@ (8001414 <MX_ADC_Init+0x94>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800139e:	4b1d      	ldr	r3, [pc, #116]	@ (8001414 <MX_ADC_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <MX_ADC_Init+0x94>)
 80013a6:	2204      	movs	r2, #4
 80013a8:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80013aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001414 <MX_ADC_Init+0x94>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80013b0:	4b18      	ldr	r3, [pc, #96]	@ (8001414 <MX_ADC_Init+0x94>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80013b6:	4b17      	ldr	r3, [pc, #92]	@ (8001414 <MX_ADC_Init+0x94>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80013bc:	4b15      	ldr	r3, [pc, #84]	@ (8001414 <MX_ADC_Init+0x94>)
 80013be:	2201      	movs	r2, #1
 80013c0:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013c2:	4b14      	ldr	r3, [pc, #80]	@ (8001414 <MX_ADC_Init+0x94>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013ca:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <MX_ADC_Init+0x94>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d0:	4b10      	ldr	r3, [pc, #64]	@ (8001414 <MX_ADC_Init+0x94>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 80013d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001414 <MX_ADC_Init+0x94>)
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80013de:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <MX_ADC_Init+0x94>)
 80013e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80013e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <MX_ADC_Init+0x94>)
 80013e8:	2207      	movs	r2, #7
 80013ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <MX_ADC_Init+0x94>)
 80013ee:	2207      	movs	r2, #7
 80013f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <MX_ADC_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80013fa:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_ADC_Init+0x94>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001400:	4804      	ldr	r0, [pc, #16]	@ (8001414 <MX_ADC_Init+0x94>)
 8001402:	f002 fb59 	bl	8003ab8 <HAL_ADC_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 800140c:	f000 fd4b 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000350 	.word	0x20000350
 8001418:	40012400 	.word	0x40012400

0800141c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 030c 	add.w	r3, r7, #12
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0c      	ldr	r2, [pc, #48]	@ (800146c <HAL_ADC_MspInit+0x50>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d112      	bne.n	8001464 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800143e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001442:	f7ff ff73 	bl	800132c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001446:	2002      	movs	r0, #2
 8001448:	f7ff ff58 	bl	80012fc <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 800144c:	2310      	movs	r3, #16
 800144e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001450:	2303      	movs	r3, #3
 8001452:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 030c 	add.w	r3, r7, #12
 800145c:	4619      	mov	r1, r3
 800145e:	4804      	ldr	r0, [pc, #16]	@ (8001470 <HAL_ADC_MspInit+0x54>)
 8001460:	f004 f92a 	bl	80056b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 8001464:	bf00      	nop
 8001466:	3720      	adds	r7, #32
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40012400 	.word	0x40012400
 8001470:	48000400 	.word	0x48000400

08001474 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a07      	ldr	r2, [pc, #28]	@ (80014a0 <HAL_ADC_MspDeInit+0x2c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d107      	bne.n	8001496 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001486:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800148a:	f7ff ff67 	bl	800135c <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 800148e:	2110      	movs	r1, #16
 8001490:	4804      	ldr	r0, [pc, #16]	@ (80014a4 <HAL_ADC_MspDeInit+0x30>)
 8001492:	f004 fa71 	bl	8005978 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40012400 	.word	0x40012400
 80014a4:	48000400 	.word	0x48000400

080014a8 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80014ac:	4b03      	ldr	r3, [pc, #12]	@ (80014bc <SYS_InitMeasurement+0x14>)
 80014ae:	4a04      	ldr	r2, [pc, #16]	@ (80014c0 <SYS_InitMeasurement+0x18>)
 80014b0:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80014b2:	bf00      	nop
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	20000350 	.word	0x20000350
 80014c0:	40012400 	.word	0x40012400

080014c4 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08c      	sub	sp, #48	@ 0x30
 80014c8:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  uint16_t batteryLevelmV = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	81fb      	strh	r3, [r7, #14]
  uint32_t measVref = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
  uint32_t vdd_mV = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
  uint32_t raw_pin = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
  uint32_t pin_mV = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]

  /* Measure internal VREFINT to compute Vdd (in mV) */
  measVref = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80014de:	482a      	ldr	r0, [pc, #168]	@ (8001588 <SYS_GetBatteryLevel+0xc4>)
 80014e0:	f000 f860 	bl	80015a4 <ADC_ReadChannels>
 80014e4:	60b8      	str	r0, [r7, #8]

  if (measVref == 0)
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d101      	bne.n	80014f0 <SYS_GetBatteryLevel+0x2c>
  {
    return 0; /* no measurement available */
 80014ec:	2300      	movs	r3, #0
 80014ee:	e047      	b.n	8001580 <SYS_GetBatteryLevel+0xbc>
  }

  if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80014f0:	4b26      	ldr	r3, [pc, #152]	@ (800158c <SYS_GetBatteryLevel+0xc8>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d00b      	beq.n	8001514 <SYS_GetBatteryLevel+0x50>
  {
    /* Device with Reference voltage calibrated in production: use device optimized parameters */
    vdd_mV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measVref, ADC_RESOLUTION_12B);
 80014fc:	4b23      	ldr	r3, [pc, #140]	@ (800158c <SYS_GetBatteryLevel+0xc8>)
 80014fe:	881b      	ldrh	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001506:	fb03 f202 	mul.w	r2, r3, r2
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e004      	b.n	800151e <SYS_GetBatteryLevel+0x5a>
  }
  else
  {
    /* Device with Reference voltage not calibrated in production: use generic parameters */
    vdd_mV = (VREFINT_CAL_VREF * 1510) / measVref;
 8001514:	4a1e      	ldr	r2, [pc, #120]	@ (8001590 <SYS_GetBatteryLevel+0xcc>)
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	fbb2 f3f3 	udiv	r3, r2, r3
 800151c:	617b      	str	r3, [r7, #20]
  }

  /* Read the external battery sense pin on ADC_IN3 (PB4) */
  raw_pin = ADC_ReadChannels(ADC_CHANNEL_3);
 800151e:	481d      	ldr	r0, [pc, #116]	@ (8001594 <SYS_GetBatteryLevel+0xd0>)
 8001520:	f000 f840 	bl	80015a4 <ADC_ReadChannels>
 8001524:	6078      	str	r0, [r7, #4]

  if (raw_pin == 0)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <SYS_GetBatteryLevel+0x6e>
  {
    pin_mV = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	e00b      	b.n	800154a <SYS_GetBatteryLevel+0x86>
  }
  else
  {
    /* Convert ADC counts to mV using measured Vdd. ADC resolution is 12-bit (0..4095) */
    pin_mV = (raw_pin * vdd_mV) / 4095U;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	fb03 f202 	mul.w	r2, r3, r2
 800153a:	4b17      	ldr	r3, [pc, #92]	@ (8001598 <SYS_GetBatteryLevel+0xd4>)
 800153c:	fba3 1302 	umull	r1, r3, r3, r2
 8001540:	1ad2      	subs	r2, r2, r3
 8001542:	0852      	lsrs	r2, r2, #1
 8001544:	4413      	add	r3, r2
 8001546:	0adb      	lsrs	r3, r3, #11
 8001548:	613b      	str	r3, [r7, #16]
  }

  /* The hardware uses a resistor divider so that the ADC sees ~0.28 * Vbattery.
     To reconstruct the real battery voltage (mV) we multiply by the inverse (4.03 ~= 403/100).
     Use integer math to avoid floats. */
  batteryLevelmV = (uint16_t)((pin_mV * 403U) / 100U);
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	f240 1293 	movw	r2, #403	@ 0x193
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	4a11      	ldr	r2, [pc, #68]	@ (800159c <SYS_GetBatteryLevel+0xd8>)
 8001556:	fba2 2303 	umull	r2, r3, r2, r3
 800155a:	095b      	lsrs	r3, r3, #5
 800155c:	81fb      	strh	r3, [r7, #14]

  /* Debug: print ADC internals to help diagnose first-uplink anomalies */
  /* Note: use %u and cast to unsigned int to avoid unsupported long specifiers */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: SYS_GetBatteryLevel: measVref=%u vdd_mV=%u raw_pin=%u pin_mV=%u batt_mV=%u\r\n",
 800155e:	89fb      	ldrh	r3, [r7, #14]
 8001560:	9304      	str	r3, [sp, #16]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	9303      	str	r3, [sp, #12]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	9302      	str	r3, [sp, #8]
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	9301      	str	r3, [sp, #4]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	9300      	str	r3, [sp, #0]
 8001572:	4b0b      	ldr	r3, [pc, #44]	@ (80015a0 <SYS_GetBatteryLevel+0xdc>)
 8001574:	2201      	movs	r2, #1
 8001576:	2100      	movs	r1, #0
 8001578:	2002      	movs	r0, #2
 800157a:	f01e f899 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    (unsigned int)measVref, (unsigned int)vdd_mV, (unsigned int)raw_pin, (unsigned int)pin_mV, (unsigned int)batteryLevelmV);


  return batteryLevelmV;
 800157e:	89fb      	ldrh	r3, [r7, #14]

  /* USER CODE END SYS_GetBatteryLevel_1 */
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	b4002000 	.word	0xb4002000
 800158c:	1fff75aa 	.word	0x1fff75aa
 8001590:	004c08d8 	.word	0x004c08d8
 8001594:	0c000008 	.word	0x0c000008
 8001598:	00100101 	.word	0x00100101
 800159c:	51eb851f 	.word	0x51eb851f
 80015a0:	080229d0 	.word	0x080229d0

080015a4 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015b0:	f107 0308 	add.w	r3, r7, #8
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80015bc:	f7ff fee0 	bl	8001380 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80015c0:	481a      	ldr	r0, [pc, #104]	@ (800162c <ADC_ReadChannels+0x88>)
 80015c2:	f003 f898 	bl	80046f6 <HAL_ADCEx_Calibration_Start>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80015cc:	f000 fc6b 	bl	8001ea6 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80015dc:	f107 0308 	add.w	r3, r7, #8
 80015e0:	4619      	mov	r1, r3
 80015e2:	4812      	ldr	r0, [pc, #72]	@ (800162c <ADC_ReadChannels+0x88>)
 80015e4:	f002 fda4 	bl	8004130 <HAL_ADC_ConfigChannel>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80015ee:	f000 fc5a 	bl	8001ea6 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80015f2:	480e      	ldr	r0, [pc, #56]	@ (800162c <ADC_ReadChannels+0x88>)
 80015f4:	f002 fc80 	bl	8003ef8 <HAL_ADC_Start>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80015fe:	f000 fc52 	bl	8001ea6 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001602:	f04f 31ff 	mov.w	r1, #4294967295
 8001606:	4809      	ldr	r0, [pc, #36]	@ (800162c <ADC_ReadChannels+0x88>)
 8001608:	f002 fcee 	bl	8003fe8 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 800160c:	4807      	ldr	r0, [pc, #28]	@ (800162c <ADC_ReadChannels+0x88>)
 800160e:	f002 fcb9 	bl	8003f84 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001612:	4806      	ldr	r0, [pc, #24]	@ (800162c <ADC_ReadChannels+0x88>)
 8001614:	f002 fd7f 	bl	8004116 <HAL_ADC_GetValue>
 8001618:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800161a:	4804      	ldr	r0, [pc, #16]	@ (800162c <ADC_ReadChannels+0x88>)
 800161c:	f002 fbe0 	bl	8003de0 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001620:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001622:	4618      	mov	r0, r3
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000350 	.word	0x20000350

08001630 <LL_AHB1_GRP1_EnableClock>:
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800163c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800163e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4313      	orrs	r3, r2
 8001646:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800164c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4013      	ands	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001654:	68fb      	ldr	r3, [r7, #12]
}
 8001656:	bf00      	nop
 8001658:	3714      	adds	r7, #20
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001664:	2004      	movs	r0, #4
 8001666:	f7ff ffe3 	bl	8001630 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800166a:	2001      	movs	r0, #1
 800166c:	f7ff ffe0 	bl	8001630 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001670:	2200      	movs	r2, #0
 8001672:	2100      	movs	r1, #0
 8001674:	200b      	movs	r0, #11
 8001676:	f003 f9e4 	bl	8004a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800167a:	200b      	movs	r0, #11
 800167c:	f003 f9fb 	bl	8004a76 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2100      	movs	r1, #0
 8001684:	200c      	movs	r0, #12
 8001686:	f003 f9dc 	bl	8004a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800168a:	200c      	movs	r0, #12
 800168c:	f003 f9f3 	bl	8004a76 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	2100      	movs	r1, #0
 8001694:	200d      	movs	r0, #13
 8001696:	f003 f9d4 	bl	8004a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800169a:	200d      	movs	r0, #13
 800169c:	f003 f9eb 	bl	8004a76 <HAL_NVIC_EnableIRQ>

}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80016b0:	23ff      	movs	r3, #255	@ 0xff
 80016b2:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80016ba:	d311      	bcc.n	80016e0 <FLASH_IF_Write+0x3c>
 80016bc:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <FLASH_IF_Write+0x48>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	029a      	lsls	r2, r3, #10
 80016c2:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <FLASH_IF_Write+0x4c>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80016ca:	3b01      	subs	r3, #1
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d306      	bcc.n	80016e0 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	68b9      	ldr	r1, [r7, #8]
 80016d6:	68f8      	ldr	r0, [r7, #12]
 80016d8:	f000 f85a 	bl	8001790 <FLASH_IF_INT_Write>
 80016dc:	4603      	mov	r3, r0
 80016de:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 80016e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	1fff75e0 	.word	0x1fff75e0
 80016f0:	03fffc00 	.word	0x03fffc00

080016f4 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001700:	23ff      	movs	r3, #255	@ 0xff
 8001702:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800170a:	d311      	bcc.n	8001730 <FLASH_IF_Read+0x3c>
 800170c:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <FLASH_IF_Read+0x48>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	029a      	lsls	r2, r3, #10
 8001712:	4b0b      	ldr	r3, [pc, #44]	@ (8001740 <FLASH_IF_Read+0x4c>)
 8001714:	4013      	ands	r3, r2
 8001716:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800171a:	3b01      	subs	r3, #1
 800171c:	68ba      	ldr	r2, [r7, #8]
 800171e:	4293      	cmp	r3, r2
 8001720:	d306      	bcc.n	8001730 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f000 f93a 	bl	80019a0 <FLASH_IF_INT_Read>
 800172c:	4603      	mov	r3, r0
 800172e:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 8001730:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3718      	adds	r7, #24
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	1fff75e0 	.word	0x1fff75e0
 8001740:	03fffc00 	.word	0x03fffc00

08001744 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800174e:	23ff      	movs	r3, #255	@ 0xff
 8001750:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001758:	d310      	bcc.n	800177c <FLASH_IF_Erase+0x38>
 800175a:	4b0b      	ldr	r3, [pc, #44]	@ (8001788 <FLASH_IF_Erase+0x44>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	029a      	lsls	r2, r3, #10
 8001760:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <FLASH_IF_Erase+0x48>)
 8001762:	4013      	ands	r3, r2
 8001764:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001768:	3b01      	subs	r3, #1
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	4293      	cmp	r3, r2
 800176e:	d305      	bcc.n	800177c <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 8001770:	6839      	ldr	r1, [r7, #0]
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f932 	bl	80019dc <FLASH_IF_INT_Erase>
 8001778:	4603      	mov	r3, r0
 800177a:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 800177c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3710      	adds	r7, #16
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	1fff75e0 	.word	0x1fff75e0
 800178c:	03fffc00 	.word	0x03fffc00

08001790 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b090      	sub	sp, #64	@ 0x40
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800179c:	2300      	movs	r3, #0
 800179e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d00c      	beq.n	80017ce <FLASH_IF_INT_Write+0x3e>
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <FLASH_IF_INT_Write+0x3e>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f003 0307 	and.w	r3, r3, #7
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d104      	bne.n	80017ce <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d002      	beq.n	80017d4 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 80017ce:	f06f 0305 	mvn.w	r3, #5
 80017d2:	e0da      	b.n	800198a <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 80017d4:	f000 f992 	bl	8001afc <FLASH_IF_INT_Clear_Error>
 80017d8:	4603      	mov	r3, r0
 80017da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 80017de:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f040 80cf 	bne.w	8001986 <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 80017e8:	f003 fd90 	bl	800530c <HAL_FLASH_Unlock>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f040 80c6 	bne.w	8001980 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 80017f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80017f6:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80017fa:	4b66      	ldr	r3, [pc, #408]	@ (8001994 <FLASH_IF_INT_Write+0x204>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	0299      	lsls	r1, r3, #10
 8001800:	4b65      	ldr	r3, [pc, #404]	@ (8001998 <FLASH_IF_INT_Write+0x208>)
 8001802:	400b      	ands	r3, r1
 8001804:	fbb2 f1f3 	udiv	r1, r2, r3
 8001808:	fb01 f303 	mul.w	r3, r1, r3
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	0adb      	lsrs	r3, r3, #11
 8001810:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001812:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4413      	add	r3, r2
 8001818:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800181c:	3b01      	subs	r3, #1
 800181e:	4a5d      	ldr	r2, [pc, #372]	@ (8001994 <FLASH_IF_INT_Write+0x204>)
 8001820:	6812      	ldr	r2, [r2, #0]
 8001822:	0291      	lsls	r1, r2, #10
 8001824:	4a5c      	ldr	r2, [pc, #368]	@ (8001998 <FLASH_IF_INT_Write+0x208>)
 8001826:	400a      	ands	r2, r1
 8001828:	fbb3 f1f2 	udiv	r1, r3, r2
 800182c:	fb01 f202 	mul.w	r2, r1, r2
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	0ada      	lsrs	r2, r3, #11
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	3301      	adds	r3, #1
 800183a:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d905      	bls.n	800184e <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001844:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001848:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800184c:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001852:	e089      	b.n	8001968 <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001856:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800185a:	02db      	lsls	r3, r3, #11
 800185c:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 800185e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f000 f925 	bl	8001ab0 <FLASH_IF_INT_IsEmpty>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d031      	beq.n	80018d0 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 800186c:	4b4b      	ldr	r3, [pc, #300]	@ (800199c <FLASH_IF_INT_Write+0x20c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d103      	bne.n	800187c <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 8001874:	23fa      	movs	r3, #250	@ 0xfa
 8001876:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 800187a:	e07e      	b.n	800197a <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 800187c:	4b47      	ldr	r3, [pc, #284]	@ (800199c <FLASH_IF_INT_Write+0x20c>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6939      	ldr	r1, [r7, #16]
 8001882:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f88a 	bl	80019a0 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 800188c:	4b43      	ldr	r3, [pc, #268]	@ (800199c <FLASH_IF_INT_Write+0x20c>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001892:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001896:	4413      	add	r3, r2
 8001898:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800189a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800189c:	b292      	uxth	r2, r2
 800189e:	4618      	mov	r0, r3
 80018a0:	f01c febc 	bl	801e61c <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018aa:	4618      	mov	r0, r3
 80018ac:	f000 f896 	bl	80019dc <FLASH_IF_INT_Erase>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 80018b6:	23fe      	movs	r3, #254	@ 0xfe
 80018b8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80018bc:	e05d      	b.n	800197a <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 80018c2:	4b36      	ldr	r3, [pc, #216]	@ (800199c <FLASH_IF_INT_Write+0x20c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 80018c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018cc:	61fb      	str	r3, [r7, #28]
 80018ce:	e005      	b.n	80018dc <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 80018d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018d2:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 80018d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018d6:	623b      	str	r3, [r7, #32]
          current_length = length;
 80018d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018da:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 80018dc:	2300      	movs	r3, #0
 80018de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018e0:	e026      	b.n	8001930 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 80018e2:	6a3a      	ldr	r2, [r7, #32]
 80018e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e6:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 80018e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018ee:	2001      	movs	r0, #1
 80018f0:	f003 fcc8 	bl	8005284 <HAL_FLASH_Program>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d113      	bne.n	8001922 <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 80018fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001900:	6a3a      	ldr	r2, [r7, #32]
 8001902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001904:	4413      	add	r3, r2
 8001906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190a:	4299      	cmp	r1, r3
 800190c:	bf08      	it	eq
 800190e:	4290      	cmpeq	r0, r2
 8001910:	d003      	beq.n	800191a <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001912:	23fc      	movs	r3, #252	@ 0xfc
 8001914:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 8001918:	e00e      	b.n	8001938 <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800191a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191c:	3308      	adds	r3, #8
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001920:	e003      	b.n	800192a <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001922:	23fc      	movs	r3, #252	@ 0xfc
 8001924:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 8001928:	e006      	b.n	8001938 <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800192a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800192c:	3308      	adds	r3, #8
 800192e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001930:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	429a      	cmp	r2, r3
 8001936:	d3d4      	bcc.n	80018e2 <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 8001938:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800193c:	2b00      	cmp	r3, #0
 800193e:	d11b      	bne.n	8001978 <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001940:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001944:	4413      	add	r3, r2
 8001946:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 8001948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800194a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800194c:	4413      	add	r3, r2
 800194e:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800195a:	bf28      	it	cs
 800195c:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 8001960:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 8001962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001964:	3301      	adds	r3, #1
 8001966:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	4413      	add	r3, r2
 800196e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001970:	429a      	cmp	r2, r3
 8001972:	f4ff af6f 	bcc.w	8001854 <FLASH_IF_INT_Write+0xc4>
 8001976:	e000      	b.n	800197a <FLASH_IF_INT_Write+0x1ea>
          break;
 8001978:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 800197a:	f003 fce9 	bl	8005350 <HAL_FLASH_Lock>
 800197e:	e002      	b.n	8001986 <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001980:	23fb      	movs	r3, #251	@ 0xfb
 8001982:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 8001986:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800198a:	4618      	mov	r0, r3
 800198c:	3740      	adds	r7, #64	@ 0x40
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	1fff75e0 	.word	0x1fff75e0
 8001998:	03fffc00 	.word	0x03fffc00
 800199c:	200003b4 	.word	0x200003b4

080019a0 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80019ac:	2300      	movs	r3, #0
 80019ae:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d002      	beq.n	80019bc <FLASH_IF_INT_Read+0x1c>
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d102      	bne.n	80019c2 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 80019bc:	f06f 0305 	mvn.w	r3, #5
 80019c0:	e008      	b.n	80019d4 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	461a      	mov	r2, r3
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f01c fe26 	bl	801e61c <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 80019d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3718      	adds	r7, #24
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80019e6:	2300      	movs	r3, #0
 80019e8:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d102      	bne.n	8001a02 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 80019fc:	f06f 0305 	mvn.w	r3, #5
 8001a00:	e04e      	b.n	8001aa0 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001a02:	f000 f87b 	bl	8001afc <FLASH_IF_INT_Clear_Error>
 8001a06:	4603      	mov	r3, r0
 8001a08:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001a0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d144      	bne.n	8001a9c <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001a12:	f003 fc7b 	bl	800530c <HAL_FLASH_Unlock>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d13d      	bne.n	8001a98 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001a26:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <FLASH_IF_INT_Erase+0xcc>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	0299      	lsls	r1, r3, #10
 8001a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aac <FLASH_IF_INT_Erase+0xd0>)
 8001a2e:	400b      	ands	r3, r1
 8001a30:	fbb2 f1f3 	udiv	r1, r2, r3
 8001a34:	fb01 f303 	mul.w	r3, r1, r3
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	0adb      	lsrs	r3, r3, #11
 8001a3c:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	4a17      	ldr	r2, [pc, #92]	@ (8001aa8 <FLASH_IF_INT_Erase+0xcc>)
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	0291      	lsls	r1, r2, #10
 8001a50:	4a16      	ldr	r2, [pc, #88]	@ (8001aac <FLASH_IF_INT_Erase+0xd0>)
 8001a52:	400a      	ands	r2, r1
 8001a54:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a58:	fb01 f202 	mul.w	r2, r1, r2
 8001a5c:	1a9b      	subs	r3, r3, r2
 8001a5e:	0ada      	lsrs	r2, r3, #11
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	3301      	adds	r3, #1
 8001a66:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001a68:	f107 0214 	add.w	r2, r7, #20
 8001a6c:	f107 0308 	add.w	r3, r7, #8
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f003 fd4c 	bl	8005510 <HAL_FLASHEx_Erase>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001a7c:	7fbb      	ldrb	r3, [r7, #30]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d007      	beq.n	8001a92 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001a82:	7fbb      	ldrb	r3, [r7, #30]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d101      	bne.n	8001a8c <FLASH_IF_INT_Erase+0xb0>
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e001      	b.n	8001a90 <FLASH_IF_INT_Erase+0xb4>
 8001a8c:	f06f 0301 	mvn.w	r3, #1
 8001a90:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001a92:	f003 fc5d 	bl	8005350 <HAL_FLASH_Lock>
 8001a96:	e001      	b.n	8001a9c <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001a98:	23fb      	movs	r3, #251	@ 0xfb
 8001a9a:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001a9c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3720      	adds	r7, #32
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	1fff75e0 	.word	0x1fff75e0
 8001aac:	03fffc00 	.word	0x03fffc00

08001ab0 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001aba:	2300      	movs	r3, #0
 8001abc:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	e011      	b.n	8001ae8 <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ace:	bf08      	it	eq
 8001ad0:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001ad4:	d002      	beq.n	8001adc <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
      break;
 8001ada:	e009      	b.n	8001af0 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3308      	adds	r3, #8
 8001ae0:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	3308      	adds	r3, #8
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68ba      	ldr	r2, [r7, #8]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3e9      	bcc.n	8001ac4 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001af0:	68fb      	ldr	r3, [r7, #12]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001b02:	23fb      	movs	r3, #251	@ 0xfb
 8001b04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001b06:	f003 fc01 	bl	800530c <HAL_FLASH_Unlock>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d110      	bne.n	8001b32 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b10:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	4a0a      	ldr	r2, [pc, #40]	@ (8001b40 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b16:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001b1a:	6193      	str	r3, [r2, #24]
 8001b1c:	4b08      	ldr	r3, [pc, #32]	@ (8001b40 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b1e:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001b22:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001b24:	f003 fc14 	bl	8005350 <HAL_FLASH_Lock>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	58004000 	.word	0x58004000

08001b44 <LL_AHB2_GRP1_EnableClock>:
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b60:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4013      	ands	r3, r2
 8001b66:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b68:	68fb      	ldr	r3, [r7, #12]
}
 8001b6a:	bf00      	nop
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bc80      	pop	{r7}
 8001b72:	4770      	bx	lr

08001b74 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f7ff ffdb 	bl	8001b44 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8e:	2002      	movs	r0, #2
 8001b90:	f7ff ffd8 	bl	8001b44 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b94:	2004      	movs	r0, #4
 8001b96:	f7ff ffd5 	bl	8001b44 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2108      	movs	r1, #8
 8001b9e:	4840      	ldr	r0, [pc, #256]	@ (8001ca0 <MX_GPIO_Init+0x12c>)
 8001ba0:	f003 ffcf 	bl	8005b42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	2120      	movs	r1, #32
 8001ba8:	483d      	ldr	r0, [pc, #244]	@ (8001ca0 <MX_GPIO_Init+0x12c>)
 8001baa:	f003 ffca 	bl	8005b42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f240 2131 	movw	r1, #561	@ 0x231
 8001bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb8:	f003 ffc3 	bl	8005b42 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001bbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bc0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc2:	2312      	movs	r3, #18
 8001bc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001bd2:	1d3b      	adds	r3, r7, #4
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bda:	f003 fd6d 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001bde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001be2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be4:	2312      	movs	r3, #18
 8001be6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bec:	2300      	movs	r3, #0
 8001bee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bf0:	2304      	movs	r3, #4
 8001bf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4829      	ldr	r0, [pc, #164]	@ (8001ca0 <MX_GPIO_Init+0x12c>)
 8001bfa:	f003 fd5d 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001bfe:	2328      	movs	r3, #40	@ 0x28
 8001c00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c02:	2301      	movs	r3, #1
 8001c04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	4619      	mov	r1, r3
 8001c12:	4823      	ldr	r0, [pc, #140]	@ (8001ca0 <MX_GPIO_Init+0x12c>)
 8001c14:	f003 fd50 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001c18:	2331      	movs	r3, #49	@ 0x31
 8001c1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c24:	2303      	movs	r3, #3
 8001c26:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c30:	f003 fd42 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001c34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c3a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c3e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c40:	2301      	movs	r3, #1
 8001c42:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001c44:	1d3b      	adds	r3, r7, #4
 8001c46:	4619      	mov	r1, r3
 8001c48:	4815      	ldr	r0, [pc, #84]	@ (8001ca0 <MX_GPIO_Init+0x12c>)
 8001c4a:	f003 fd35 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c54:	2301      	movs	r3, #1
 8001c56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001c60:	1d3b      	adds	r3, r7, #4
 8001c62:	4619      	mov	r1, r3
 8001c64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c68:	f003 fd26 	bl	80056b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001c6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c72:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4807      	ldr	r0, [pc, #28]	@ (8001ca0 <MX_GPIO_Init+0x12c>)
 8001c82:	f003 fd19 	bl	80056b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c86:	2200      	movs	r2, #0
 8001c88:	2100      	movs	r1, #0
 8001c8a:	2029      	movs	r0, #41	@ 0x29
 8001c8c:	f002 fed9 	bl	8004a42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c90:	2029      	movs	r0, #41	@ 0x29
 8001c92:	f002 fef0 	bl	8004a76 <HAL_NVIC_EnableIRQ>

}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	48000400 	.word	0x48000400

08001ca4 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001cac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb4:	f023 0218 	bic.w	r2, r3, #24
 8001cb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
	...

08001cd0 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001cd8:	1d39      	adds	r1, r7, #4
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4803      	ldr	r0, [pc, #12]	@ (8001cf0 <__io_putchar+0x20>)
 8001ce2:	f006 fba2 	bl	800842a <HAL_UART_Transmit>
  return ch;
 8001ce6:	687b      	ldr	r3, [r7, #4]
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3708      	adds	r7, #8
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200004bc 	.word	0x200004bc

08001cf4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cfa:	f001 fcef 	bl	80036dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cfe:	f000 f869 	bl	8001dd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d02:	f7ff ff37 	bl	8001b74 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001d06:	f008 fddf 	bl	800a8c8 <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001d0a:	f001 f893 	bl	8002e34 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001d0e:	f001 f8dd 	bl	8002ecc <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001d12:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d16:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001d18:	463b      	mov	r3, r7
 8001d1a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001d1e:	4825      	ldr	r0, [pc, #148]	@ (8001db4 <main+0xc0>)
 8001d20:	f008 fc23 	bl	800a56a <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001d24:	bf00      	nop
 8001d26:	4b23      	ldr	r3, [pc, #140]	@ (8001db4 <main+0xc0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	69db      	ldr	r3, [r3, #28]
 8001d2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d34:	d0f7      	beq.n	8001d26 <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001d36:	bf00      	nop
 8001d38:	4b1e      	ldr	r3, [pc, #120]	@ (8001db4 <main+0xc0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d46:	d1f7      	bne.n	8001d38 <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001d48:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <main+0xc0>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689a      	ldr	r2, [r3, #8]
 8001d4e:	4b19      	ldr	r3, [pc, #100]	@ (8001db4 <main+0xc0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001d56:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001d58:	2300      	movs	r3, #0
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	4b16      	ldr	r3, [pc, #88]	@ (8001db8 <main+0xc4>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d64:	4815      	ldr	r0, [pc, #84]	@ (8001dbc <main+0xc8>)
 8001d66:	f01d f9f5 	bl	801f154 <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001d6a:	4812      	ldr	r0, [pc, #72]	@ (8001db4 <main+0xc0>)
 8001d6c:	f008 fc58 	bl	800a620 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001d70:	4813      	ldr	r0, [pc, #76]	@ (8001dc0 <main+0xcc>)
 8001d72:	f7fe fa05 	bl	8000180 <strlen>
 8001d76:	4603      	mov	r3, r0
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7e:	4910      	ldr	r1, [pc, #64]	@ (8001dc0 <main+0xcc>)
 8001d80:	480c      	ldr	r0, [pc, #48]	@ (8001db4 <main+0xc0>)
 8001d82:	f006 fb52 	bl	800842a <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001d86:	2201      	movs	r2, #1
 8001d88:	490e      	ldr	r1, [pc, #56]	@ (8001dc4 <main+0xd0>)
 8001d8a:	480a      	ldr	r0, [pc, #40]	@ (8001db4 <main+0xc0>)
 8001d8c:	f006 fbd4 	bl	8008538 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1)
{
  // Procesar datos UART del medidor
  if (uart_rx_complete) {
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <main+0xd4>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d008      	beq.n	8001dac <main+0xb8>
    // Copiar datos a buffer permanente si es necesario
    // (uart_rx_buffer ya tiene los datos)
    
    // Activar flag para LoRaWAN
    meter_data_ready = 1;
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001dcc <main+0xd8>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]
    
    // Resetear flag de recepcin
    uart_rx_complete = 0;
 8001da0:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <main+0xd4>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	701a      	strb	r2, [r3, #0]
    
    // Reiniciar ndice para prxima recepcin
    uart_rx_index = 0;
 8001da6:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd0 <main+0xdc>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	801a      	strh	r2, [r3, #0]
  }
  
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001dac:	f008 fd94 	bl	800a8d8 <MX_LoRaWAN_Process>
  if (uart_rx_complete) {
 8001db0:	e7ee      	b.n	8001d90 <main+0x9c>
 8001db2:	bf00      	nop
 8001db4:	200004bc 	.word	0x200004bc
 8001db8:	08001e89 	.word	0x08001e89
 8001dbc:	200003bc 	.word	0x200003bc
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	2000067c 	.word	0x2000067c
 8001dc8:	20000882 	.word	0x20000882
 8001dcc:	200003b8 	.word	0x200003b8
 8001dd0:	20000880 	.word	0x20000880

08001dd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b09a      	sub	sp, #104	@ 0x68
 8001dd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dda:	f107 0320 	add.w	r3, r7, #32
 8001dde:	2248      	movs	r2, #72	@ 0x48
 8001de0:	2100      	movs	r1, #0
 8001de2:	4618      	mov	r0, r3
 8001de4:	f01e fe6d 	bl	8020ac2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001de8:	f107 0308 	add.w	r3, r7, #8
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
 8001df8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001dfa:	f003 fed1 	bl	8005ba0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7ff ff50 	bl	8001ca4 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e04:	4b1f      	ldr	r3, [pc, #124]	@ (8001e84 <SystemClock_Config+0xb0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e84 <SystemClock_Config+0xb0>)
 8001e0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <SystemClock_Config+0xb0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e20:	2324      	movs	r3, #36	@ 0x24
 8001e22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e24:	2381      	movs	r3, #129	@ 0x81
 8001e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001e30:	23b0      	movs	r3, #176	@ 0xb0
 8001e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e34:	2300      	movs	r3, #0
 8001e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e38:	f107 0320 	add.w	r3, r7, #32
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f004 f9fb 	bl	8006238 <HAL_RCC_OscConfig>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e48:	f000 f82d 	bl	8001ea6 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001e4c:	234f      	movs	r3, #79	@ 0x4f
 8001e4e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e54:	2300      	movs	r3, #0
 8001e56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e64:	f107 0308 	add.w	r3, r7, #8
 8001e68:	2102      	movs	r1, #2
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f004 fd66 	bl	800693c <HAL_RCC_ClockConfig>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e76:	f000 f816 	bl	8001ea6 <Error_Handler>
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	3768      	adds	r7, #104	@ 0x68
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	58000400 	.word	0x58000400

08001e88 <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e90:	2200      	movs	r2, #0
 8001e92:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e9a:	f003 fe52 	bl	8005b42 <HAL_GPIO_WritePin>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001eaa:	b672      	cpsid	i
}
 8001eac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eae:	bf00      	nop
 8001eb0:	e7fd      	b.n	8001eae <Error_Handler+0x8>

08001eb2 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001eb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ebe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ec2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ec6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bc80      	pop	{r7}
 8001ed0:	4770      	bx	lr

08001ed2 <LL_APB1_GRP1_EnableClock>:
{
 8001ed2:	b480      	push	{r7}
 8001ed4:	b085      	sub	sp, #20
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001eda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ede:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ee0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001eea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eee:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
	...

08001f04 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08c      	sub	sp, #48	@ 0x30
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	222c      	movs	r2, #44	@ 0x2c
 8001f0e:	2100      	movs	r1, #0
 8001f10:	4618      	mov	r0, r3
 8001f12:	f01e fdd6 	bl	8020ac2 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f16:	4b22      	ldr	r3, [pc, #136]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f18:	4a22      	ldr	r2, [pc, #136]	@ (8001fa4 <MX_RTC_Init+0xa0>)
 8001f1a:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001f1c:	4b20      	ldr	r3, [pc, #128]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f1e:	221f      	movs	r2, #31
 8001f20:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f22:	4b1f      	ldr	r3, [pc, #124]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001f28:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f34:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f3a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001f3c:	4b18      	ldr	r3, [pc, #96]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001f42:	4b17      	ldr	r3, [pc, #92]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f48:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f4a:	4815      	ldr	r0, [pc, #84]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f4c:	f005 f9b2 	bl	80072b4 <HAL_RTC_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001f56:	f7ff ffa6 	bl	8001ea6 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001f5a:	4811      	ldr	r0, [pc, #68]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f5c:	f005 fca8 	bl	80078b0 <HAL_RTCEx_SetSSRU_IT>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001f66:	f7ff ff9e 	bl	8001ea6 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001f76:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001f7a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001f7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2200      	movs	r2, #0
 8001f86:	4619      	mov	r1, r3
 8001f88:	4805      	ldr	r0, [pc, #20]	@ (8001fa0 <MX_RTC_Init+0x9c>)
 8001f8a:	f005 fa15 	bl	80073b8 <HAL_RTC_SetAlarm_IT>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001f94:	f7ff ff87 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001f98:	bf00      	nop
 8001f9a:	3730      	adds	r7, #48	@ 0x30
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	200003d4 	.word	0x200003d4
 8001fa4:	40002800 	.word	0x40002800

08001fa8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b090      	sub	sp, #64	@ 0x40
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fb0:	f107 0308 	add.w	r3, r7, #8
 8001fb4:	2238      	movs	r2, #56	@ 0x38
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f01e fd82 	bl	8020ac2 <memset>
  if(rtcHandle->Instance==RTC)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a16      	ldr	r2, [pc, #88]	@ (800201c <HAL_RTC_MspInit+0x74>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d125      	bne.n	8002014 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fcc:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fd4:	f107 0308 	add.w	r3, r7, #8
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f005 f851 	bl	8007080 <HAL_RCCEx_PeriphCLKConfig>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001fe4:	f7ff ff5f 	bl	8001ea6 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001fe8:	f7ff ff63 	bl	8001eb2 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001fec:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ff0:	f7ff ff6f 	bl	8001ed2 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	2002      	movs	r0, #2
 8001ffa:	f002 fd22 	bl	8004a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001ffe:	2002      	movs	r0, #2
 8002000:	f002 fd39 	bl	8004a76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002004:	2200      	movs	r2, #0
 8002006:	2100      	movs	r1, #0
 8002008:	202a      	movs	r0, #42	@ 0x2a
 800200a:	f002 fd1a 	bl	8004a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800200e:	202a      	movs	r0, #42	@ 0x2a
 8002010:	f002 fd31 	bl	8004a76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002014:	bf00      	nop
 8002016:	3740      	adds	r7, #64	@ 0x40
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40002800 	.word	0x40002800

08002020 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002024:	4b03      	ldr	r3, [pc, #12]	@ (8002034 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8002026:	2201      	movs	r2, #1
 8002028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800202c:	bf00      	nop
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	58000400 	.word	0x58000400

08002038 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr

08002044 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8002054:	f001 fb62 	bl	800371c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8002058:	f7ff ffe2 	bl	8002020 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 800205c:	2001      	movs	r0, #1
 800205e:	f003 fe31 	bl	8005cc4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}

08002066 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 800206a:	f001 fb65 	bl	8003738 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 800206e:	f001 f98d 	bl	800338c <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}

08002076 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 800207a:	f001 fb4f 	bl	800371c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800207e:	2101      	movs	r1, #1
 8002080:	2000      	movs	r0, #0
 8002082:	f003 fd9b 	bl	8005bbc <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}

0800208a <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 800208e:	f001 fb53 	bl	8003738 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002096:	b480      	push	{r7}
 8002098:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800209a:	bf00      	nop
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr

080020a2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a2:	b480      	push	{r7}
 80020a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020a6:	bf00      	nop
 80020a8:	e7fd      	b.n	80020a6 <NMI_Handler+0x4>

080020aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020aa:	b480      	push	{r7}
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ae:	bf00      	nop
 80020b0:	e7fd      	b.n	80020ae <HardFault_Handler+0x4>

080020b2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b2:	b480      	push	{r7}
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b6:	bf00      	nop
 80020b8:	e7fd      	b.n	80020b6 <MemManage_Handler+0x4>

080020ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020ba:	b480      	push	{r7}
 80020bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020be:	bf00      	nop
 80020c0:	e7fd      	b.n	80020be <BusFault_Handler+0x4>

080020c2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c6:	bf00      	nop
 80020c8:	e7fd      	b.n	80020c6 <UsageFault_Handler+0x4>

080020ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ca:	b480      	push	{r7}
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr

080020d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr

080020e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
	...

080020fc <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8002100:	4802      	ldr	r0, [pc, #8]	@ (800210c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8002102:	f005 fc11 	bl	8007928 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	200003d4 	.word	0x200003d4

08002110 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002114:	4802      	ldr	r0, [pc, #8]	@ (8002120 <DMA1_Channel1_IRQHandler+0x10>)
 8002116:	f002 ff45 	bl	8004fa4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000550 	.word	0x20000550

08002124 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002128:	4802      	ldr	r0, [pc, #8]	@ (8002134 <DMA1_Channel2_IRQHandler+0x10>)
 800212a:	f002 ff3b 	bl	8004fa4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200005b0 	.word	0x200005b0

08002138 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800213c:	4802      	ldr	r0, [pc, #8]	@ (8002148 <DMA1_Channel3_IRQHandler+0x10>)
 800213e:	f002 ff31 	bl	8004fa4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000610 	.word	0x20000610

0800214c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002150:	4802      	ldr	r0, [pc, #8]	@ (800215c <USART1_IRQHandler+0x10>)
 8002152:	f006 fabd 	bl	80086d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200004bc 	.word	0x200004bc

08002160 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002164:	4802      	ldr	r0, [pc, #8]	@ (8002170 <LPUART1_IRQHandler+0x10>)
 8002166:	f006 fab3 	bl	80086d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000428 	.word	0x20000428

08002174 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 8002178:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800217c:	f003 fcf8 	bl	8005b70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8002180:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002184:	f003 fcf4 	bl	8005b70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}

0800218c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002190:	4802      	ldr	r0, [pc, #8]	@ (800219c <RTC_Alarm_IRQHandler+0x10>)
 8002192:	f005 fa79 	bl	8007688 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	200003d4 	.word	0x200003d4

080021a0 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80021a4:	4802      	ldr	r0, [pc, #8]	@ (80021b0 <SUBGHZ_Radio_IRQHandler+0x10>)
 80021a6:	f005 ff2d 	bl	8008004 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	2000040c 	.word	0x2000040c

080021b4 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80021bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021c0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80021c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80021cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4013      	ands	r3, r2
 80021d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021d8:	68fb      	ldr	r3, [r7, #12]
}
 80021da:	bf00      	nop
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 80021e8:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <MX_SUBGHZ_Init+0x20>)
 80021ea:	2208      	movs	r2, #8
 80021ec:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80021ee:	4805      	ldr	r0, [pc, #20]	@ (8002204 <MX_SUBGHZ_Init+0x20>)
 80021f0:	f005 fc86 	bl	8007b00 <HAL_SUBGHZ_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 80021fa:	f7ff fe54 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	2000040c 	.word	0x2000040c

08002208 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8002210:	2001      	movs	r0, #1
 8002212:	f7ff ffcf 	bl	80021b4 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002216:	2200      	movs	r2, #0
 8002218:	2100      	movs	r1, #0
 800221a:	2032      	movs	r0, #50	@ 0x32
 800221c:	f002 fc11 	bl	8004a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002220:	2032      	movs	r0, #50	@ 0x32
 8002222:	f002 fc28 	bl	8004a76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <LL_RCC_SetClkAfterWakeFromStop>:
{
 800222e:	b480      	push	{r7}
 8002230:	b083      	sub	sp, #12
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8002236:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002240:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4313      	orrs	r3, r2
 8002248:	608b      	str	r3, [r1, #8]
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr

08002254 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8002258:	4b02      	ldr	r3, [pc, #8]	@ (8002264 <LL_FLASH_GetUDN+0x10>)
 800225a:	681b      	ldr	r3, [r3, #0]
}
 800225c:	4618      	mov	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	bc80      	pop	{r7}
 8002262:	4770      	bx	lr
 8002264:	1fff7580 	.word	0x1fff7580

08002268 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800226c:	4b03      	ldr	r3, [pc, #12]	@ (800227c <LL_FLASH_GetDeviceID+0x14>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	b2db      	uxtb	r3, r3
}
 8002272:	4618      	mov	r0, r3
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	1fff7584 	.word	0x1fff7584

08002280 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8002284:	4b03      	ldr	r3, [pc, #12]	@ (8002294 <LL_FLASH_GetSTCompanyID+0x14>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	0a1b      	lsrs	r3, r3, #8
}
 800228a:	4618      	mov	r0, r3
 800228c:	46bd      	mov	sp, r7
 800228e:	bc80      	pop	{r7}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	1fff7584 	.word	0x1fff7584

08002298 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 800229c:	2000      	movs	r0, #0
 800229e:	f7ff ffc6 	bl	800222e <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80022a2:	f01c ff47 	bl	801f134 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80022a6:	4b10      	ldr	r3, [pc, #64]	@ (80022e8 <SystemApp_Init+0x50>)
 80022a8:	2201      	movs	r2, #1
 80022aa:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80022ac:	f000 fa12 	bl	80026d4 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80022b0:	f01d f9d0 	bl	801f654 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80022b4:	480d      	ldr	r0, [pc, #52]	@ (80022ec <SystemApp_Init+0x54>)
 80022b6:	f01d fa7b 	bl	801f7b0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80022ba:	4b0d      	ldr	r3, [pc, #52]	@ (80022f0 <SystemApp_Init+0x58>)
 80022bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80022c0:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80022c2:	2002      	movs	r0, #2
 80022c4:	f01d fa82 	bl	801f7cc <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80022c8:	f7ff f8ee 	bl	80014a8 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 80022cc:	f000 fa36 	bl	800273c <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80022d0:	f01c f8fe 	bl	801e4d0 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80022d4:	2101      	movs	r1, #1
 80022d6:	2001      	movs	r0, #1
 80022d8:	f01c f93a 	bl	801e550 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80022dc:	2101      	movs	r1, #1
 80022de:	2001      	movs	r0, #1
 80022e0:	f01c f906 	bl	801e4f0 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	20000418 	.word	0x20000418
 80022ec:	080025f5 	.word	0x080025f5
 80022f0:	58004000 	.word	0x58004000

080022f4 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 80022f8:	f01c f95a 	bl	801e5b0 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 80022fc:	bf00      	nop
 80022fe:	bd80      	pop	{r7, pc}

08002300 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002300:	b5b0      	push	{r4, r5, r7, lr}
 8002302:	b094      	sub	sp, #80	@ 0x50
 8002304:	af04      	add	r7, sp, #16
  uint8_t batteryLevel = 0;
 8002306:	2300      	movs	r3, #0
 8002308:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint16_t batteryLevelmV;

  /* USER CODE BEGIN GetBatteryLevel_0 */
  uint8_t pct = 0;
 800230c:	2300      	movs	r3, #0
 800230e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8002312:	f7ff f8d7 	bl	80014c4 <SYS_GetBatteryLevel>
 8002316:	4603      	mov	r3, r0
 8002318:	867b      	strh	r3, [r7, #50]	@ 0x32
  /* USER CODE BEGIN GetBatteryLevel_2 */


  /* Map battery mV to a percentage using a piecewise-linear Li-ion curve (typical) */
  {
    const uint16_t volts[] = {3000, 3200, 3400, 3600, 3700, 3800, 3900, 4000, 4100, 4200};
 800231a:	4b59      	ldr	r3, [pc, #356]	@ (8002480 <GetBatteryLevel+0x180>)
 800231c:	f107 040c 	add.w	r4, r7, #12
 8002320:	461d      	mov	r5, r3
 8002322:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002324:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002326:	682b      	ldr	r3, [r5, #0]
 8002328:	6023      	str	r3, [r4, #0]
    const uint8_t  pc[]    = {   0,    5,   20,   50,   65,   75,   85,   93,   98,  100};
 800232a:	4a56      	ldr	r2, [pc, #344]	@ (8002484 <GetBatteryLevel+0x184>)
 800232c:	463b      	mov	r3, r7
 800232e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002330:	c303      	stmia	r3!, {r0, r1}
 8002332:	801a      	strh	r2, [r3, #0]
    const int points = sizeof(volts) / sizeof(volts[0]);
 8002334:	230a      	movs	r3, #10
 8002336:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int i;

    if (batteryLevelmV <= volts[0])
 8002338:	89bb      	ldrh	r3, [r7, #12]
 800233a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800233c:	429a      	cmp	r2, r3
 800233e:	d803      	bhi.n	8002348 <GetBatteryLevel+0x48>
    {
      pct = pc[0];
 8002340:	783b      	ldrb	r3, [r7, #0]
 8002342:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8002346:	e066      	b.n	8002416 <GetBatteryLevel+0x116>
    }
    else if (batteryLevelmV >= volts[points - 1])
 8002348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800234a:	3b01      	subs	r3, #1
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	3340      	adds	r3, #64	@ 0x40
 8002350:	443b      	add	r3, r7
 8002352:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002356:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002358:	429a      	cmp	r2, r3
 800235a:	d308      	bcc.n	800236e <GetBatteryLevel+0x6e>
    {
      pct = pc[points - 1];
 800235c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800235e:	3b01      	subs	r3, #1
 8002360:	3340      	adds	r3, #64	@ 0x40
 8002362:	443b      	add	r3, r7
 8002364:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8002368:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800236c:	e053      	b.n	8002416 <GetBatteryLevel+0x116>
    }
    else
    {
      for (i = 0; i < points - 1; i++)
 800236e:	2300      	movs	r3, #0
 8002370:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002372:	e04b      	b.n	800240c <GetBatteryLevel+0x10c>
      {
        if ((batteryLevelmV >= volts[i]) && (batteryLevelmV < volts[i + 1]))
 8002374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	3340      	adds	r3, #64	@ 0x40
 800237a:	443b      	add	r3, r7
 800237c:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002380:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002382:	429a      	cmp	r2, r3
 8002384:	d33f      	bcc.n	8002406 <GetBatteryLevel+0x106>
 8002386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002388:	3301      	adds	r3, #1
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	3340      	adds	r3, #64	@ 0x40
 800238e:	443b      	add	r3, r7
 8002390:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002394:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002396:	429a      	cmp	r2, r3
 8002398:	d235      	bcs.n	8002406 <GetBatteryLevel+0x106>
        {
          uint32_t dv = volts[i + 1] - volts[i];
 800239a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800239c:	3301      	adds	r3, #1
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	3340      	adds	r3, #64	@ 0x40
 80023a2:	443b      	add	r3, r7
 80023a4:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023a8:	461a      	mov	r2, r3
 80023aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	3340      	adds	r3, #64	@ 0x40
 80023b0:	443b      	add	r3, r7
 80023b2:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t dp = pc[i + 1] - pc[i];
 80023ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023bc:	3301      	adds	r3, #1
 80023be:	3340      	adds	r3, #64	@ 0x40
 80023c0:	443b      	add	r3, r7
 80023c2:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80023c6:	4619      	mov	r1, r3
 80023c8:	463a      	mov	r2, r7
 80023ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023cc:	4413      	add	r3, r2
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	1acb      	subs	r3, r1, r3
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
          uint32_t offset = batteryLevelmV - volts[i];
 80023d4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80023d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	3340      	adds	r3, #64	@ 0x40
 80023dc:	443b      	add	r3, r7
 80023de:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	623b      	str	r3, [r7, #32]
          pct = (uint8_t)(pc[i] + ((offset * dp) / dv));
 80023e6:	463a      	mov	r2, r7
 80023e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ea:	4413      	add	r3, r2
 80023ec:	781a      	ldrb	r2, [r3, #0]
 80023ee:	6a3b      	ldr	r3, [r7, #32]
 80023f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80023f2:	fb03 f101 	mul.w	r1, r3, r1
 80023f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	4413      	add	r3, r2
 8002400:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
          break;
 8002404:	e007      	b.n	8002416 <GetBatteryLevel+0x116>
      for (i = 0; i < points - 1; i++)
 8002406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002408:	3301      	adds	r3, #1
 800240a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800240c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800240e:	3b01      	subs	r3, #1
 8002410:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002412:	429a      	cmp	r2, r3
 8002414:	dbae      	blt.n	8002374 <GetBatteryLevel+0x74>
      }
    }
  }

  /* Convert percentage (0..100) into LoRa battery scale (1..254) */
  if (pct == 0)
 8002416:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800241a:	2b00      	cmp	r3, #0
 800241c:	d103      	bne.n	8002426 <GetBatteryLevel+0x126>
  {
    batteryLevel = 1; /* very low */
 800241e:	2301      	movs	r3, #1
 8002420:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002424:	e018      	b.n	8002458 <GetBatteryLevel+0x158>
  }
  else
  {
    uint32_t level = ((uint32_t)pct * (uint32_t)LORAWAN_MAX_BAT) / 100U;
 8002426:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800242a:	4613      	mov	r3, r2
 800242c:	01db      	lsls	r3, r3, #7
 800242e:	1a9b      	subs	r3, r3, r2
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	461a      	mov	r2, r3
 8002434:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <GetBatteryLevel+0x188>)
 8002436:	fba3 2302 	umull	r2, r3, r3, r2
 800243a:	095b      	lsrs	r3, r3, #5
 800243c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (level == 0)
 800243e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <GetBatteryLevel+0x148>
    {
      level = 1;
 8002444:	2301      	movs	r3, #1
 8002446:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (level > LORAWAN_MAX_BAT)
 8002448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800244a:	2bfe      	cmp	r3, #254	@ 0xfe
 800244c:	d901      	bls.n	8002452 <GetBatteryLevel+0x152>
    {
      level = LORAWAN_MAX_BAT;
 800244e:	23fe      	movs	r3, #254	@ 0xfe
 8002450:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    batteryLevel = (uint8_t)level;
 8002452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002454:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* Debug: show mapping from mV -> pct -> LoRa-scale for troubleshooting */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: GetBatteryLevel: batt_mV=%u pct=%u lora=%u\r\n", batteryLevelmV, pct, batteryLevel);
 8002458:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800245a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800245e:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8002462:	9102      	str	r1, [sp, #8]
 8002464:	9201      	str	r2, [sp, #4]
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	4b08      	ldr	r3, [pc, #32]	@ (800248c <GetBatteryLevel+0x18c>)
 800246a:	2201      	movs	r2, #1
 800246c:	2100      	movs	r1, #0
 800246e:	2002      	movs	r0, #2
 8002470:	f01d f91e 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8002474:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8002478:	4618      	mov	r0, r3
 800247a:	3740      	adds	r7, #64	@ 0x40
 800247c:	46bd      	mov	sp, r7
 800247e:	bdb0      	pop	{r4, r5, r7, pc}
 8002480:	08022a58 	.word	0x08022a58
 8002484:	08022a6c 	.word	0x08022a6c
 8002488:	51eb851f 	.word	0x51eb851f
 800248c:	08022a24 	.word	0x08022a24

08002490 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8002496:	2300      	movs	r3, #0
 8002498:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 800249a:	1d3b      	adds	r3, r7, #4
 800249c:	4618      	mov	r0, r3
 800249e:	f000 f923 	bl	80026e8 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fe fd35 	bl	8000f14 <__aeabi_f2iz>
 80024aa:	4603      	mov	r3, r0
 80024ac:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80024ae:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3720      	adds	r7, #32
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 80024ba:	b590      	push	{r4, r7, lr}
 80024bc:	b087      	sub	sp, #28
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 80024c6:	f7ff fec5 	bl	8002254 <LL_FLASH_GetUDN>
 80024ca:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d2:	d138      	bne.n	8002546 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 80024d4:	f001 f93e 	bl	8003754 <HAL_GetUIDw0>
 80024d8:	4604      	mov	r4, r0
 80024da:	f001 f94f 	bl	800377c <HAL_GetUIDw2>
 80024de:	4603      	mov	r3, r0
 80024e0:	4423      	add	r3, r4
 80024e2:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 80024e4:	f001 f940 	bl	8003768 <HAL_GetUIDw1>
 80024e8:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	0e1a      	lsrs	r2, r3, #24
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3307      	adds	r3, #7
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	0c1a      	lsrs	r2, r3, #16
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3306      	adds	r3, #6
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	0a1a      	lsrs	r2, r3, #8
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3305      	adds	r3, #5
 800250a:	b2d2      	uxtb	r2, r2
 800250c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	0e1a      	lsrs	r2, r3, #24
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	3303      	adds	r3, #3
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	0c1a      	lsrs	r2, r3, #16
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3302      	adds	r3, #2
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	0a1a      	lsrs	r2, r3, #8
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3301      	adds	r3, #1
 8002538:	b2d2      	uxtb	r2, r2
 800253a:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	b2da      	uxtb	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8002544:	e031      	b.n	80025aa <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3307      	adds	r3, #7
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	0a1a      	lsrs	r2, r3, #8
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	3306      	adds	r3, #6
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	0c1a      	lsrs	r2, r3, #16
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3305      	adds	r3, #5
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	0e1a      	lsrs	r2, r3, #24
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3304      	adds	r3, #4
 8002570:	b2d2      	uxtb	r2, r2
 8002572:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8002574:	f7ff fe78 	bl	8002268 <LL_FLASH_GetDeviceID>
 8002578:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3303      	adds	r3, #3
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	b2d2      	uxtb	r2, r2
 8002582:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8002584:	f7ff fe7c 	bl	8002280 <LL_FLASH_GetSTCompanyID>
 8002588:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3302      	adds	r3, #2
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	b2d2      	uxtb	r2, r2
 8002592:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	0a1a      	lsrs	r2, r3, #8
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3301      	adds	r3, #1
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	0c1b      	lsrs	r3, r3, #16
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	701a      	strb	r2, [r3, #0]
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd90      	pop	{r4, r7, pc}

080025b2 <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 80025b2:	b590      	push	{r4, r7, lr}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 80025ba:	f7ff fe4b 	bl	8002254 <LL_FLASH_GetUDN>
 80025be:	4602      	mov	r2, r0
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025cc:	d10d      	bne.n	80025ea <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 80025ce:	f001 f8c1 	bl	8003754 <HAL_GetUIDw0>
 80025d2:	4604      	mov	r4, r0
 80025d4:	f001 f8c8 	bl	8003768 <HAL_GetUIDw1>
 80025d8:	4603      	mov	r3, r0
 80025da:	405c      	eors	r4, r3
 80025dc:	f001 f8ce 	bl	800377c <HAL_GetUIDw2>
 80025e0:	4603      	mov	r3, r0
 80025e2:	ea84 0203 	eor.w	r2, r4, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd90      	pop	{r4, r7, pc}
	...

080025f4 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af02      	add	r7, sp, #8
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80025fe:	f107 0308 	add.w	r3, r7, #8
 8002602:	4618      	mov	r0, r3
 8002604:	f01c f8e4 	bl	801e7d0 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800260e:	9200      	str	r2, [sp, #0]
 8002610:	4a07      	ldr	r2, [pc, #28]	@ (8002630 <TimestampNow+0x3c>)
 8002612:	2110      	movs	r1, #16
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 f81d 	bl	8002654 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7fd fdb0 	bl	8000180 <strlen>
 8002620:	4603      	mov	r3, r0
 8002622:	b29a      	uxth	r2, r3
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002628:	bf00      	nop
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	08022a78 	.word	0x08022a78

08002634 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002638:	2101      	movs	r1, #1
 800263a:	2002      	movs	r0, #2
 800263c:	f01b ff58 	bl	801e4f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002640:	bf00      	nop
 8002642:	bd80      	pop	{r7, pc}

08002644 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002648:	2100      	movs	r1, #0
 800264a:	2002      	movs	r0, #2
 800264c:	f01b ff50 	bl	801e4f0 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002650:	bf00      	nop
 8002652:	bd80      	pop	{r7, pc}

08002654 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002654:	b40c      	push	{r2, r3}
 8002656:	b580      	push	{r7, lr}
 8002658:	b084      	sub	sp, #16
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002660:	f107 031c 	add.w	r3, r7, #28
 8002664:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002666:	6839      	ldr	r1, [r7, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f01c fa81 	bl	801eb74 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 8002672:	bf00      	nop
 8002674:	3710      	adds	r7, #16
 8002676:	46bd      	mov	sp, r7
 8002678:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800267c:	b002      	add	sp, #8
 800267e:	4770      	bx	lr

08002680 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr

08002694 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800269e:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <HAL_GetTick+0x24>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80026a6:	f000 f9d7 	bl	8002a58 <TIMER_IF_GetTimerValue>
 80026aa:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80026ac:	687b      	ldr	r3, [r7, #4]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000418 	.word	0x20000418

080026bc <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 fa4d 	bl	8002b66 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80026cc:	bf00      	nop
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 80026d8:	f001 f85a 	bl	8003790 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 80026dc:	f001 f85e 	bl	800379c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 80026e0:	f001 f862 	bl	80037a8 <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b087      	sub	sp, #28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80026f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002728 <EnvSensors_Read+0x40>)
 80026f2:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80026f4:	4b0d      	ldr	r3, [pc, #52]	@ (800272c <EnvSensors_Read+0x44>)
 80026f6:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80026f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <EnvSensors_Read+0x48>)
 80026fa:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a08      	ldr	r2, [pc, #32]	@ (8002734 <EnvSensors_Read+0x4c>)
 8002712:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a08      	ldr	r2, [pc, #32]	@ (8002738 <EnvSensors_Read+0x50>)
 8002718:	611a      	str	r2, [r3, #16]

  return 0;
 800271a:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 800271c:	4618      	mov	r0, r3
 800271e:	371c      	adds	r7, #28
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	42480000 	.word	0x42480000
 800272c:	41900000 	.word	0x41900000
 8002730:	447a0000 	.word	0x447a0000
 8002734:	003e090d 	.word	0x003e090d
 8002738:	000503ab 	.word	0x000503ab

0800273c <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 8002742:	2300      	movs	r3, #0
 8002744:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 8002746:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 8002748:	4618      	mov	r0, r3
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr

08002752 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002752:	b480      	push	{r7}
 8002754:	af00      	add	r7, sp, #0
	return 1;
 8002756:	2301      	movs	r3, #1
}
 8002758:	4618      	mov	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr

08002760 <_kill>:

int _kill(int pid, int sig)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800276a:	f01e fa33 	bl	8020bd4 <__errno>
 800276e:	4603      	mov	r3, r0
 8002770:	2216      	movs	r2, #22
 8002772:	601a      	str	r2, [r3, #0]
	return -1;
 8002774:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <_exit>:

void _exit (int status)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002788:	f04f 31ff 	mov.w	r1, #4294967295
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7ff ffe7 	bl	8002760 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002792:	bf00      	nop
 8002794:	e7fd      	b.n	8002792 <_exit+0x12>

08002796 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002796:	b580      	push	{r7, lr}
 8002798:	b086      	sub	sp, #24
 800279a:	af00      	add	r7, sp, #0
 800279c:	60f8      	str	r0, [r7, #12]
 800279e:	60b9      	str	r1, [r7, #8]
 80027a0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a2:	2300      	movs	r3, #0
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	e00a      	b.n	80027be <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80027a8:	f3af 8000 	nop.w
 80027ac:	4601      	mov	r1, r0
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	1c5a      	adds	r2, r3, #1
 80027b2:	60ba      	str	r2, [r7, #8]
 80027b4:	b2ca      	uxtb	r2, r1
 80027b6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	3301      	adds	r3, #1
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	dbf0      	blt.n	80027a8 <_read+0x12>
	}

return len;
 80027c6:	687b      	ldr	r3, [r7, #4]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
 80027e0:	e009      	b.n	80027f6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	1c5a      	adds	r2, r3, #1
 80027e6:	60ba      	str	r2, [r7, #8]
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff fa70 	bl	8001cd0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	3301      	adds	r3, #1
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	dbf1      	blt.n	80027e2 <_write+0x12>
	}
	return len;
 80027fe:	687b      	ldr	r3, [r7, #4]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <_close>:

int _close(int file)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	return -1;
 8002810:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
 8002826:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800282e:	605a      	str	r2, [r3, #4]
	return 0;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	370c      	adds	r7, #12
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <_isatty>:

int _isatty(int file)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
	return 1;
 8002844:	2301      	movs	r3, #1
}
 8002846:	4618      	mov	r0, r3
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
	return 0;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr

08002868 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002870:	4a14      	ldr	r2, [pc, #80]	@ (80028c4 <_sbrk+0x5c>)
 8002872:	4b15      	ldr	r3, [pc, #84]	@ (80028c8 <_sbrk+0x60>)
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800287c:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d102      	bne.n	800288a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002884:	4b11      	ldr	r3, [pc, #68]	@ (80028cc <_sbrk+0x64>)
 8002886:	4a12      	ldr	r2, [pc, #72]	@ (80028d0 <_sbrk+0x68>)
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800288a:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <_sbrk+0x64>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	429a      	cmp	r2, r3
 8002896:	d207      	bcs.n	80028a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002898:	f01e f99c 	bl	8020bd4 <__errno>
 800289c:	4603      	mov	r3, r0
 800289e:	220c      	movs	r2, #12
 80028a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
 80028a6:	e009      	b.n	80028bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a8:	4b08      	ldr	r3, [pc, #32]	@ (80028cc <_sbrk+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ae:	4b07      	ldr	r3, [pc, #28]	@ (80028cc <_sbrk+0x64>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	4a05      	ldr	r2, [pc, #20]	@ (80028cc <_sbrk+0x64>)
 80028b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ba:	68fb      	ldr	r3, [r7, #12]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20010000 	.word	0x20010000
 80028c8:	00000400 	.word	0x00000400
 80028cc:	2000041c 	.word	0x2000041c
 80028d0:	20002a40 	.word	0x20002a40

080028d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80028d8:	bf00      	nop
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
	...

080028f8 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002902:	4b14      	ldr	r3, [pc, #80]	@ (8002954 <TIMER_IF_Init+0x5c>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	f083 0301 	eor.w	r3, r3, #1
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d01b      	beq.n	8002948 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002910:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <TIMER_IF_Init+0x60>)
 8002912:	f04f 32ff 	mov.w	r2, #4294967295
 8002916:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002918:	f7ff faf4 	bl	8001f04 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 800291c:	f000 f856 	bl	80029cc <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002920:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002924:	480c      	ldr	r0, [pc, #48]	@ (8002958 <TIMER_IF_Init+0x60>)
 8002926:	f004 fe53 	bl	80075d0 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800292a:	4b0b      	ldr	r3, [pc, #44]	@ (8002958 <TIMER_IF_Init+0x60>)
 800292c:	f04f 32ff 	mov.w	r2, #4294967295
 8002930:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002932:	4809      	ldr	r0, [pc, #36]	@ (8002958 <TIMER_IF_Init+0x60>)
 8002934:	f004 ff8a 	bl	800784c <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002938:	2000      	movs	r0, #0
 800293a:	f000 f9d3 	bl	8002ce4 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800293e:	f000 f85f 	bl	8002a00 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8002942:	4b04      	ldr	r3, [pc, #16]	@ (8002954 <TIMER_IF_Init+0x5c>)
 8002944:	2201      	movs	r2, #1
 8002946:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002948:	79fb      	ldrb	r3, [r7, #7]
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	20000420 	.word	0x20000420
 8002958:	200003d4 	.word	0x200003d4

0800295c <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b08e      	sub	sp, #56	@ 0x38
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002964:	2300      	movs	r3, #0
 8002966:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800296a:	f107 0308 	add.w	r3, r7, #8
 800296e:	222c      	movs	r2, #44	@ 0x2c
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f01e f8a5 	bl	8020ac2 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002978:	f000 f828 	bl	80029cc <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 800297c:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <TIMER_IF_StartTimer+0x68>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002986:	2300      	movs	r3, #0
 8002988:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	43db      	mvns	r3, r3
 800298e:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002990:	2300      	movs	r3, #0
 8002992:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002994:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002998:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800299a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800299e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80029a0:	f107 0308 	add.w	r3, r7, #8
 80029a4:	2201      	movs	r2, #1
 80029a6:	4619      	mov	r1, r3
 80029a8:	4807      	ldr	r0, [pc, #28]	@ (80029c8 <TIMER_IF_StartTimer+0x6c>)
 80029aa:	f004 fd05 	bl	80073b8 <HAL_RTC_SetAlarm_IT>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80029b4:	f7ff fa77 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80029b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3738      	adds	r7, #56	@ 0x38
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	20000424 	.word	0x20000424
 80029c8:	200003d4 	.word	0x200003d4

080029cc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80029d6:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <TIMER_IF_StopTimer+0x2c>)
 80029d8:	2201      	movs	r2, #1
 80029da:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80029dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80029e0:	4806      	ldr	r0, [pc, #24]	@ (80029fc <TIMER_IF_StopTimer+0x30>)
 80029e2:	f004 fdf5 	bl	80075d0 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80029e6:	4b05      	ldr	r3, [pc, #20]	@ (80029fc <TIMER_IF_StopTimer+0x30>)
 80029e8:	f04f 32ff 	mov.w	r2, #4294967295
 80029ec:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80029ee:	79fb      	ldrb	r3, [r7, #7]
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40002800 	.word	0x40002800
 80029fc:	200003d4 	.word	0x200003d4

08002a00 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002a04:	f000 f98e 	bl	8002d24 <GetTimerTicks>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	4a03      	ldr	r2, [pc, #12]	@ (8002a18 <TIMER_IF_SetTimerContext+0x18>)
 8002a0c:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a0e:	4b02      	ldr	r3, [pc, #8]	@ (8002a18 <TIMER_IF_SetTimerContext+0x18>)
 8002a10:	681b      	ldr	r3, [r3, #0]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20000424 	.word	0x20000424

08002a1c <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002a20:	4b02      	ldr	r3, [pc, #8]	@ (8002a2c <TIMER_IF_GetTimerContext+0x10>)
 8002a22:	681b      	ldr	r3, [r3, #0]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	20000424 	.word	0x20000424

08002a30 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002a3a:	f000 f973 	bl	8002d24 <GetTimerTicks>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	4b04      	ldr	r3, [pc, #16]	@ (8002a54 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002a48:	687b      	ldr	r3, [r7, #4]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000424 	.word	0x20000424

08002a58 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002a62:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <TIMER_IF_GetTimerValue+0x24>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d002      	beq.n	8002a70 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002a6a:	f000 f95b 	bl	8002d24 <GetTimerTicks>
 8002a6e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002a70:	687b      	ldr	r3, [r7, #4]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000420 	.word	0x20000420

08002a80 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002a86:	2300      	movs	r3, #0
 8002a88:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002a8e:	687b      	ldr	r3, [r7, #4]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002a9a:	b5b0      	push	{r4, r5, r7, lr}
 8002a9c:	b084      	sub	sp, #16
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002aa6:	6879      	ldr	r1, [r7, #4]
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	460a      	mov	r2, r1
 8002aac:	4603      	mov	r3, r0
 8002aae:	0d95      	lsrs	r5, r2, #22
 8002ab0:	0294      	lsls	r4, r2, #10
 8002ab2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	4620      	mov	r0, r4
 8002abc:	4629      	mov	r1, r5
 8002abe:	f7fe fa6f 	bl	8000fa0 <__aeabi_uldivmod>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002aca:	68fb      	ldr	r3, [r7, #12]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bdb0      	pop	{r4, r5, r7, pc}

08002ad4 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002ad4:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002ade:	2100      	movs	r1, #0
 8002ae0:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002ae2:	6879      	ldr	r1, [r7, #4]
 8002ae4:	2000      	movs	r0, #0
 8002ae6:	460c      	mov	r4, r1
 8002ae8:	4605      	mov	r5, r0
 8002aea:	4620      	mov	r0, r4
 8002aec:	4629      	mov	r1, r5
 8002aee:	f04f 0a00 	mov.w	sl, #0
 8002af2:	f04f 0b00 	mov.w	fp, #0
 8002af6:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002afa:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002afe:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002b02:	4650      	mov	r0, sl
 8002b04:	4659      	mov	r1, fp
 8002b06:	1b02      	subs	r2, r0, r4
 8002b08:	eb61 0305 	sbc.w	r3, r1, r5
 8002b0c:	f04f 0000 	mov.w	r0, #0
 8002b10:	f04f 0100 	mov.w	r1, #0
 8002b14:	0099      	lsls	r1, r3, #2
 8002b16:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002b1a:	0090      	lsls	r0, r2, #2
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	eb12 0804 	adds.w	r8, r2, r4
 8002b24:	eb43 0905 	adc.w	r9, r3, r5
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b3c:	4690      	mov	r8, r2
 8002b3e:	4699      	mov	r9, r3
 8002b40:	4640      	mov	r0, r8
 8002b42:	4649      	mov	r1, r9
 8002b44:	f04f 0200 	mov.w	r2, #0
 8002b48:	f04f 0300 	mov.w	r3, #0
 8002b4c:	0a82      	lsrs	r2, r0, #10
 8002b4e:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002b52:	0a8b      	lsrs	r3, r1, #10
 8002b54:	4613      	mov	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002b58:	68fb      	ldr	r3, [r7, #12]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002b64:	4770      	bx	lr

08002b66 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b084      	sub	sp, #16
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7ff ff93 	bl	8002a9a <TIMER_IF_Convert_ms2Tick>
 8002b74:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002b76:	f000 f8d5 	bl	8002d24 <GetTimerTicks>
 8002b7a:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002b7c:	e000      	b.n	8002b80 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002b7e:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002b80:	f000 f8d0 	bl	8002d24 <GetTimerTicks>
 8002b84:	4602      	mov	r2, r0
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d8f6      	bhi.n	8002b7e <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002b90:	bf00      	nop
 8002b92:	bf00      	nop
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b082      	sub	sp, #8
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002ba2:	f01c fc15 	bl	801f3d0 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002bb6:	f000 f8a5 	bl	8002d04 <TIMER_IF_BkUp_Read_MSBticks>
 8002bba:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f000 f88f 	bl	8002ce4 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002bc6:	bf00      	nop
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002bce:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bd2:	b08c      	sub	sp, #48	@ 0x30
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002bdc:	f000 f8a2 	bl	8002d24 <GetTimerTicks>
 8002be0:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002be2:	f000 f88f 	bl	8002d04 <TIMER_IF_BkUp_Read_MSBticks>
 8002be6:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bea:	2200      	movs	r2, #0
 8002bec:	60bb      	str	r3, [r7, #8]
 8002bee:	60fa      	str	r2, [r7, #12]
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	f04f 0300 	mov.w	r3, #0
 8002bf8:	68b9      	ldr	r1, [r7, #8]
 8002bfa:	000b      	movs	r3, r1
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c00:	2000      	movs	r0, #0
 8002c02:	460c      	mov	r4, r1
 8002c04:	4605      	mov	r5, r0
 8002c06:	eb12 0804 	adds.w	r8, r2, r4
 8002c0a:	eb43 0905 	adc.w	r9, r3, r5
 8002c0e:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002c12:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	f04f 0300 	mov.w	r3, #0
 8002c1e:	0a82      	lsrs	r2, r0, #10
 8002c20:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002c24:	0a8b      	lsrs	r3, r1, #10
 8002c26:	4613      	mov	r3, r2
 8002c28:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	603b      	str	r3, [r7, #0]
 8002c30:	607a      	str	r2, [r7, #4]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002c38:	f04f 0b00 	mov.w	fp, #0
 8002c3c:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff ff46 	bl	8002ad4 <TIMER_IF_Convert_Tick2ms>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3730      	adds	r7, #48	@ 0x30
 8002c56:	46bd      	mov	sp, r7
 8002c58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002c5c <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	2100      	movs	r1, #0
 8002c68:	4803      	ldr	r0, [pc, #12]	@ (8002c78 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002c6a:	f004 fe81 	bl	8007970 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200003d4 	.word	0x200003d4

08002c7c <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	2101      	movs	r1, #1
 8002c88:	4803      	ldr	r0, [pc, #12]	@ (8002c98 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002c8a:	f004 fe71 	bl	8007970 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	200003d4 	.word	0x200003d4

08002c9c <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	4804      	ldr	r0, [pc, #16]	@ (8002cbc <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002caa:	f004 fe79 	bl	80079a0 <HAL_RTCEx_BKUPRead>
 8002cae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002cb0:	687b      	ldr	r3, [r7, #4]
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	200003d4 	.word	0x200003d4

08002cc0 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002cca:	2101      	movs	r1, #1
 8002ccc:	4804      	ldr	r0, [pc, #16]	@ (8002ce0 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002cce:	f004 fe67 	bl	80079a0 <HAL_RTCEx_BKUPRead>
 8002cd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002cd4:	687b      	ldr	r3, [r7, #4]
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200003d4 	.word	0x200003d4

08002ce4 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	2102      	movs	r1, #2
 8002cf0:	4803      	ldr	r0, [pc, #12]	@ (8002d00 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002cf2:	f004 fe3d 	bl	8007970 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	200003d4 	.word	0x200003d4

08002d04 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002d0a:	2102      	movs	r1, #2
 8002d0c:	4804      	ldr	r0, [pc, #16]	@ (8002d20 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002d0e:	f004 fe47 	bl	80079a0 <HAL_RTCEx_BKUPRead>
 8002d12:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002d14:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200003d4 	.word	0x200003d4

08002d24 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002d2a:	480b      	ldr	r0, [pc, #44]	@ (8002d58 <GetTimerTicks+0x34>)
 8002d2c:	f7ff fdd8 	bl	80028e0 <LL_RTC_TIME_GetSubSecond>
 8002d30:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002d32:	e003      	b.n	8002d3c <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002d34:	4808      	ldr	r0, [pc, #32]	@ (8002d58 <GetTimerTicks+0x34>)
 8002d36:	f7ff fdd3 	bl	80028e0 <LL_RTC_TIME_GetSubSecond>
 8002d3a:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002d3c:	4806      	ldr	r0, [pc, #24]	@ (8002d58 <GetTimerTicks+0x34>)
 8002d3e:	f7ff fdcf 	bl	80028e0 <LL_RTC_TIME_GetSubSecond>
 8002d42:	4602      	mov	r2, r0
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d1f4      	bne.n	8002d34 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40002800 	.word	0x40002800

08002d5c <LL_AHB2_GRP1_EnableClock>:
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002d64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002d74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d80:	68fb      	ldr	r3, [r7, #12]
}
 8002d82:	bf00      	nop
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <LL_APB1_GRP2_EnableClock>:
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d98:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002d9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002da4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4013      	ands	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002db0:	68fb      	ldr	r3, [r7, #12]
}
 8002db2:	bf00      	nop
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bc80      	pop	{r7}
 8002dba:	4770      	bx	lr

08002dbc <LL_APB1_GRP2_DisableClock>:
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002dc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr

08002de0 <LL_APB2_GRP1_EnableClock>:
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002dee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dfc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4013      	ands	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e04:	68fb      	ldr	r3, [r7, #12]
}
 8002e06:	bf00      	nop
 8002e08:	3714      	adds	r7, #20
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr

08002e10 <LL_APB2_GRP1_DisableClock>:
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002e18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	43db      	mvns	r3, r3
 8002e22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e26:	4013      	ands	r3, r2
 8002e28:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002e38:	4b22      	ldr	r3, [pc, #136]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e3a:	4a23      	ldr	r2, [pc, #140]	@ (8002ec8 <MX_LPUART1_UART_Init+0x94>)
 8002e3c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002e3e:	4b21      	ldr	r3, [pc, #132]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e44:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e46:	4b1f      	ldr	r3, [pc, #124]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002e52:	4b1c      	ldr	r3, [pc, #112]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002e58:	4b1a      	ldr	r3, [pc, #104]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e5a:	220c      	movs	r2, #12
 8002e5c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e5e:	4b19      	ldr	r3, [pc, #100]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e64:	4b17      	ldr	r3, [pc, #92]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e6a:	4b16      	ldr	r3, [pc, #88]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e70:	4b14      	ldr	r3, [pc, #80]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002e76:	4b13      	ldr	r3, [pc, #76]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002e7c:	4811      	ldr	r0, [pc, #68]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e7e:	f005 fa84 	bl	800838a <HAL_UART_Init>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002e88:	f7ff f80d 	bl	8001ea6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	480d      	ldr	r0, [pc, #52]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002e90:	f007 fc30 	bl	800a6f4 <HAL_UARTEx_SetTxFifoThreshold>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002e9a:	f7ff f804 	bl	8001ea6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	4808      	ldr	r0, [pc, #32]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002ea2:	f007 fc65 	bl	800a770 <HAL_UARTEx_SetRxFifoThreshold>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002eac:	f7fe fffb 	bl	8001ea6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002eb0:	4804      	ldr	r0, [pc, #16]	@ (8002ec4 <MX_LPUART1_UART_Init+0x90>)
 8002eb2:	f007 fbe7 	bl	800a684 <HAL_UARTEx_DisableFifoMode>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002ebc:	f7fe fff3 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002ec0:	bf00      	nop
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000428 	.word	0x20000428
 8002ec8:	40008000 	.word	0x40008000

08002ecc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ed0:	4b23      	ldr	r3, [pc, #140]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002ed2:	4a24      	ldr	r2, [pc, #144]	@ (8002f64 <MX_USART1_UART_Init+0x98>)
 8002ed4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8002ed6:	4b22      	ldr	r3, [pc, #136]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002ed8:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8002edc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ede:	4b20      	ldr	r3, [pc, #128]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8002eea:	4b1d      	ldr	r3, [pc, #116]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002eec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ef0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002ef4:	220c      	movs	r2, #12
 8002ef6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef8:	4b19      	ldr	r3, [pc, #100]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002efe:	4b18      	ldr	r3, [pc, #96]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f04:	4b16      	ldr	r3, [pc, #88]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f0a:	4b15      	ldr	r3, [pc, #84]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f10:	4b13      	ldr	r3, [pc, #76]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f16:	4812      	ldr	r0, [pc, #72]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f18:	f005 fa37 	bl	800838a <HAL_UART_Init>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002f22:	f7fe ffc0 	bl	8001ea6 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f26:	2100      	movs	r1, #0
 8002f28:	480d      	ldr	r0, [pc, #52]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f2a:	f007 fbe3 	bl	800a6f4 <HAL_UARTEx_SetTxFifoThreshold>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002f34:	f7fe ffb7 	bl	8001ea6 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f38:	2100      	movs	r1, #0
 8002f3a:	4809      	ldr	r0, [pc, #36]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f3c:	f007 fc18 	bl	800a770 <HAL_UARTEx_SetRxFifoThreshold>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002f46:	f7fe ffae 	bl	8001ea6 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002f4a:	4805      	ldr	r0, [pc, #20]	@ (8002f60 <MX_USART1_UART_Init+0x94>)
 8002f4c:	f007 fb9a 	bl	800a684 <HAL_UARTEx_DisableFifoMode>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002f56:	f7fe ffa6 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	200004bc 	.word	0x200004bc
 8002f64:	40013800 	.word	0x40013800

08002f68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b096      	sub	sp, #88	@ 0x58
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f70:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	605a      	str	r2, [r3, #4]
 8002f7a:	609a      	str	r2, [r3, #8]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f80:	f107 030c 	add.w	r3, r7, #12
 8002f84:	2238      	movs	r2, #56	@ 0x38
 8002f86:	2100      	movs	r1, #0
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f01d fd9a 	bl	8020ac2 <memset>
  if(uartHandle->Instance==LPUART1)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a7a      	ldr	r2, [pc, #488]	@ (800317c <HAL_UART_MspInit+0x214>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d155      	bne.n	8003044 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002f98:	2320      	movs	r3, #32
 8002f9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fa0:	f107 030c 	add.w	r3, r7, #12
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f004 f86b 	bl	8007080 <HAL_RCCEx_PeriphCLKConfig>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002fb0:	f7fe ff79 	bl	8001ea6 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	f7ff fee9 	bl	8002d8c <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fba:	2004      	movs	r0, #4
 8002fbc:	f7ff fece 	bl	8002d5c <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fd4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4869      	ldr	r0, [pc, #420]	@ (8003180 <HAL_UART_MspInit+0x218>)
 8002fdc:	f002 fb6c 	bl	80056b8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8002fe0:	4b68      	ldr	r3, [pc, #416]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8002fe2:	4a69      	ldr	r2, [pc, #420]	@ (8003188 <HAL_UART_MspInit+0x220>)
 8002fe4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8002fe6:	4b67      	ldr	r3, [pc, #412]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8002fe8:	2216      	movs	r2, #22
 8002fea:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fec:	4b65      	ldr	r3, [pc, #404]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8002fee:	2210      	movs	r2, #16
 8002ff0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ff2:	4b64      	ldr	r3, [pc, #400]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ff8:	4b62      	ldr	r3, [pc, #392]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8002ffa:	2280      	movs	r2, #128	@ 0x80
 8002ffc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ffe:	4b61      	ldr	r3, [pc, #388]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8003000:	2200      	movs	r2, #0
 8003002:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003004:	4b5f      	ldr	r3, [pc, #380]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8003006:	2200      	movs	r2, #0
 8003008:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800300a:	4b5e      	ldr	r3, [pc, #376]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 800300c:	2200      	movs	r2, #0
 800300e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003010:	4b5c      	ldr	r3, [pc, #368]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8003012:	2200      	movs	r2, #0
 8003014:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003016:	485b      	ldr	r0, [pc, #364]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 8003018:	f001 fd4a 	bl	8004ab0 <HAL_DMA_Init>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8003022:	f7fe ff40 	bl	8001ea6 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a56      	ldr	r2, [pc, #344]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 800302a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800302c:	4a55      	ldr	r2, [pc, #340]	@ (8003184 <HAL_UART_MspInit+0x21c>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003032:	2200      	movs	r2, #0
 8003034:	2100      	movs	r1, #0
 8003036:	2026      	movs	r0, #38	@ 0x26
 8003038:	f001 fd03 	bl	8004a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800303c:	2026      	movs	r0, #38	@ 0x26
 800303e:	f001 fd1a 	bl	8004a76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003042:	e096      	b.n	8003172 <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a50      	ldr	r2, [pc, #320]	@ (800318c <HAL_UART_MspInit+0x224>)
 800304a:	4293      	cmp	r3, r2
 800304c:	f040 8091 	bne.w	8003172 <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003050:	2301      	movs	r3, #1
 8003052:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003054:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003058:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800305a:	f107 030c 	add.w	r3, r7, #12
 800305e:	4618      	mov	r0, r3
 8003060:	f004 f80e 	bl	8007080 <HAL_RCCEx_PeriphCLKConfig>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_UART_MspInit+0x106>
      Error_Handler();
 800306a:	f7fe ff1c 	bl	8001ea6 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800306e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003072:	f7ff feb5 	bl	8002de0 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003076:	2002      	movs	r0, #2
 8003078:	f7ff fe70 	bl	8002d5c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 800307c:	2380      	movs	r3, #128	@ 0x80
 800307e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003080:	2302      	movs	r3, #2
 8003082:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003084:	2301      	movs	r3, #1
 8003086:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003088:	2300      	movs	r3, #0
 800308a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800308c:	2307      	movs	r3, #7
 800308e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 8003090:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003094:	4619      	mov	r1, r3
 8003096:	483e      	ldr	r0, [pc, #248]	@ (8003190 <HAL_UART_MspInit+0x228>)
 8003098:	f002 fb0e 	bl	80056b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 800309c:	2340      	movs	r3, #64	@ 0x40
 800309e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a0:	2302      	movs	r3, #2
 80030a2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a4:	2300      	movs	r3, #0
 80030a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030a8:	2303      	movs	r3, #3
 80030aa:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030ac:	2307      	movs	r3, #7
 80030ae:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 80030b0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80030b4:	4619      	mov	r1, r3
 80030b6:	4836      	ldr	r0, [pc, #216]	@ (8003190 <HAL_UART_MspInit+0x228>)
 80030b8:	f002 fafe 	bl	80056b8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 80030bc:	4b35      	ldr	r3, [pc, #212]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030be:	4a36      	ldr	r2, [pc, #216]	@ (8003198 <HAL_UART_MspInit+0x230>)
 80030c0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80030c2:	4b34      	ldr	r3, [pc, #208]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030c4:	2211      	movs	r2, #17
 80030c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030c8:	4b32      	ldr	r3, [pc, #200]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030ce:	4b31      	ldr	r3, [pc, #196]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030d4:	4b2f      	ldr	r3, [pc, #188]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030d6:	2280      	movs	r2, #128	@ 0x80
 80030d8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030da:	4b2e      	ldr	r3, [pc, #184]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80030e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030ec:	4b29      	ldr	r3, [pc, #164]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030f2:	4828      	ldr	r0, [pc, #160]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 80030f4:	f001 fcdc 	bl	8004ab0 <HAL_DMA_Init>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 80030fe:	f7fe fed2 	bl	8001ea6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a23      	ldr	r2, [pc, #140]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 8003106:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800310a:	4a22      	ldr	r2, [pc, #136]	@ (8003194 <HAL_UART_MspInit+0x22c>)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8003110:	4b22      	ldr	r3, [pc, #136]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003112:	4a23      	ldr	r2, [pc, #140]	@ (80031a0 <HAL_UART_MspInit+0x238>)
 8003114:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003116:	4b21      	ldr	r3, [pc, #132]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003118:	2212      	movs	r2, #18
 800311a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800311c:	4b1f      	ldr	r3, [pc, #124]	@ (800319c <HAL_UART_MspInit+0x234>)
 800311e:	2210      	movs	r2, #16
 8003120:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003122:	4b1e      	ldr	r3, [pc, #120]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003124:	2200      	movs	r2, #0
 8003126:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003128:	4b1c      	ldr	r3, [pc, #112]	@ (800319c <HAL_UART_MspInit+0x234>)
 800312a:	2280      	movs	r2, #128	@ 0x80
 800312c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800312e:	4b1b      	ldr	r3, [pc, #108]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003130:	2200      	movs	r2, #0
 8003132:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003134:	4b19      	ldr	r3, [pc, #100]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003136:	2200      	movs	r2, #0
 8003138:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800313a:	4b18      	ldr	r3, [pc, #96]	@ (800319c <HAL_UART_MspInit+0x234>)
 800313c:	2200      	movs	r2, #0
 800313e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003140:	4b16      	ldr	r3, [pc, #88]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003142:	2200      	movs	r2, #0
 8003144:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003146:	4815      	ldr	r0, [pc, #84]	@ (800319c <HAL_UART_MspInit+0x234>)
 8003148:	f001 fcb2 	bl	8004ab0 <HAL_DMA_Init>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 8003152:	f7fe fea8 	bl	8001ea6 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a10      	ldr	r2, [pc, #64]	@ (800319c <HAL_UART_MspInit+0x234>)
 800315a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800315c:	4a0f      	ldr	r2, [pc, #60]	@ (800319c <HAL_UART_MspInit+0x234>)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003162:	2200      	movs	r2, #0
 8003164:	2100      	movs	r1, #0
 8003166:	2024      	movs	r0, #36	@ 0x24
 8003168:	f001 fc6b 	bl	8004a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800316c:	2024      	movs	r0, #36	@ 0x24
 800316e:	f001 fc82 	bl	8004a76 <HAL_NVIC_EnableIRQ>
}
 8003172:	bf00      	nop
 8003174:	3758      	adds	r7, #88	@ 0x58
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40008000 	.word	0x40008000
 8003180:	48000800 	.word	0x48000800
 8003184:	20000550 	.word	0x20000550
 8003188:	40020008 	.word	0x40020008
 800318c:	40013800 	.word	0x40013800
 8003190:	48000400 	.word	0x48000400
 8003194:	200005b0 	.word	0x200005b0
 8003198:	4002001c 	.word	0x4002001c
 800319c:	20000610 	.word	0x20000610
 80031a0:	40020030 	.word	0x40020030

080031a4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a18      	ldr	r2, [pc, #96]	@ (8003214 <HAL_UART_MspDeInit+0x70>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d10f      	bne.n	80031d6 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 80031b6:	2001      	movs	r0, #1
 80031b8:	f7ff fe00 	bl	8002dbc <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 80031bc:	2103      	movs	r1, #3
 80031be:	4816      	ldr	r0, [pc, #88]	@ (8003218 <HAL_UART_MspDeInit+0x74>)
 80031c0:	f002 fbda 	bl	8005978 <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031c8:	4618      	mov	r0, r3
 80031ca:	f001 fd19 	bl	8004c00 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 80031ce:	2026      	movs	r0, #38	@ 0x26
 80031d0:	f001 fc5f 	bl	8004a92 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80031d4:	e01a      	b.n	800320c <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a10      	ldr	r2, [pc, #64]	@ (800321c <HAL_UART_MspDeInit+0x78>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d115      	bne.n	800320c <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 80031e0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80031e4:	f7ff fe14 	bl	8002e10 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 80031e8:	21c0      	movs	r1, #192	@ 0xc0
 80031ea:	480d      	ldr	r0, [pc, #52]	@ (8003220 <HAL_UART_MspDeInit+0x7c>)
 80031ec:	f002 fbc4 	bl	8005978 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031f6:	4618      	mov	r0, r3
 80031f8:	f001 fd02 	bl	8004c00 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003200:	4618      	mov	r0, r3
 8003202:	f001 fcfd 	bl	8004c00 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003206:	2024      	movs	r0, #36	@ 0x24
 8003208:	f001 fc43 	bl	8004a92 <HAL_NVIC_DisableIRQ>
}
 800320c:	bf00      	nop
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40008000 	.word	0x40008000
 8003218:	48000800 	.word	0x48000800
 800321c:	40013800 	.word	0x40013800
 8003220:	48000400 	.word	0x48000400

08003224 <LL_APB1_GRP2_ForceReset>:
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 800322c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003230:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003232:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4313      	orrs	r3, r2
 800323a:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	bc80      	pop	{r7}
 8003244:	4770      	bx	lr

08003246 <LL_APB1_GRP2_ReleaseReset>:
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 800324e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003252:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	43db      	mvns	r3, r3
 8003258:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800325c:	4013      	ands	r3, r2
 800325e:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr
	...

0800326c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003274:	4b06      	ldr	r3, [pc, #24]	@ (8003290 <LL_EXTI_EnableIT_0_31+0x24>)
 8003276:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800327a:	4905      	ldr	r1, [pc, #20]	@ (8003290 <LL_EXTI_EnableIT_0_31+0x24>)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	58000800 	.word	0x58000800

08003294 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 800329c:	4a07      	ldr	r2, [pc, #28]	@ (80032bc <vcom_Init+0x28>)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80032a2:	f7fe f9dd 	bl	8001660 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80032a6:	f7ff fdc5 	bl	8002e34 <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 80032aa:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80032ae:	f7ff ffdd 	bl	800326c <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80032b2:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20000674 	.word	0x20000674

080032c0 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 80032c4:	2001      	movs	r0, #1
 80032c6:	f7ff ffad 	bl	8003224 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 80032ca:	2001      	movs	r0, #1
 80032cc:	f7ff ffbb 	bl	8003246 <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 80032d0:	4804      	ldr	r0, [pc, #16]	@ (80032e4 <vcom_DeInit+0x24>)
 80032d2:	f7ff ff67 	bl	80031a4 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 80032d6:	200f      	movs	r0, #15
 80032d8:	f001 fbdb 	bl	8004a92 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 80032dc:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 80032de:	4618      	mov	r0, r3
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000428 	.word	0x20000428

080032e8 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 80032f4:	887b      	ldrh	r3, [r7, #2]
 80032f6:	461a      	mov	r2, r3
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4804      	ldr	r0, [pc, #16]	@ (800330c <vcom_Trace_DMA+0x24>)
 80032fc:	f005 f968 	bl	80085d0 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8003300:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8003302:	4618      	mov	r0, r3
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000428 	.word	0x20000428

08003310 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8003318:	4a19      	ldr	r2, [pc, #100]	@ (8003380 <vcom_ReceiveInit+0x70>)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 800331e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003322:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 8003324:	f107 0308 	add.w	r3, r7, #8
 8003328:	e893 0006 	ldmia.w	r3, {r1, r2}
 800332c:	4815      	ldr	r0, [pc, #84]	@ (8003384 <vcom_ReceiveInit+0x74>)
 800332e:	f007 f91c 	bl	800a56a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 8003332:	bf00      	nop
 8003334:	4b13      	ldr	r3, [pc, #76]	@ (8003384 <vcom_ReceiveInit+0x74>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800333e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003342:	d0f7      	beq.n	8003334 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 8003344:	bf00      	nop
 8003346:	4b0f      	ldr	r3, [pc, #60]	@ (8003384 <vcom_ReceiveInit+0x74>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003350:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003354:	d1f7      	bne.n	8003346 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 8003356:	4b0b      	ldr	r3, [pc, #44]	@ (8003384 <vcom_ReceiveInit+0x74>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	4b09      	ldr	r3, [pc, #36]	@ (8003384 <vcom_ReceiveInit+0x74>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003364:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 8003366:	4807      	ldr	r0, [pc, #28]	@ (8003384 <vcom_ReceiveInit+0x74>)
 8003368:	f007 f95a 	bl	800a620 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 800336c:	2201      	movs	r2, #1
 800336e:	4906      	ldr	r1, [pc, #24]	@ (8003388 <vcom_ReceiveInit+0x78>)
 8003370:	4804      	ldr	r0, [pc, #16]	@ (8003384 <vcom_ReceiveInit+0x74>)
 8003372:	f005 f8e1 	bl	8008538 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8003376:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8003378:	4618      	mov	r0, r3
 800337a:	3710      	adds	r7, #16
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	20000678 	.word	0x20000678
 8003384:	20000428 	.word	0x20000428
 8003388:	20000670 	.word	0x20000670

0800338c <vcom_Resume>:

void vcom_Resume(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003390:	4804      	ldr	r0, [pc, #16]	@ (80033a4 <vcom_Resume+0x18>)
 8003392:	f001 fb8d 	bl	8004ab0 <HAL_DMA_Init>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <vcom_Resume+0x14>
  {
    Error_Handler();
 800339c:	f7fe fd83 	bl	8001ea6 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 80033a0:	bf00      	nop
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	20000550 	.word	0x20000550

080033a8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a05      	ldr	r2, [pc, #20]	@ (80033cc <HAL_UART_TxCpltCallback+0x24>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d103      	bne.n	80033c2 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 80033ba:	4b05      	ldr	r3, [pc, #20]	@ (80033d0 <HAL_UART_TxCpltCallback+0x28>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2000      	movs	r0, #0
 80033c0:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 80033c2:	bf00      	nop
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40008000 	.word	0x40008000
 80033d0:	20000674 	.word	0x20000674

080033d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a37      	ldr	r2, [pc, #220]	@ (80034c0 <HAL_UART_RxCpltCallback+0xec>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d150      	bne.n	8003488 <HAL_UART_RxCpltCallback+0xb4>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 80033e6:	4b37      	ldr	r3, [pc, #220]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 80033f0:	d835      	bhi.n	800345e <HAL_UART_RxCpltCallback+0x8a>
 80033f2:	4b35      	ldr	r3, [pc, #212]	@ (80034c8 <HAL_UART_RxCpltCallback+0xf4>)
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d130      	bne.n	800345e <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 80033fc:	4b31      	ldr	r3, [pc, #196]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 80033fe:	881b      	ldrh	r3, [r3, #0]
 8003400:	b29b      	uxth	r3, r3
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	b291      	uxth	r1, r2
 8003406:	4a2f      	ldr	r2, [pc, #188]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 8003408:	8011      	strh	r1, [r2, #0]
 800340a:	461a      	mov	r2, r3
 800340c:	4b2f      	ldr	r3, [pc, #188]	@ (80034cc <HAL_UART_RxCpltCallback+0xf8>)
 800340e:	7819      	ldrb	r1, [r3, #0]
 8003410:	4b2f      	ldr	r3, [pc, #188]	@ (80034d0 <HAL_UART_RxCpltCallback+0xfc>)
 8003412:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 8003414:	4b2b      	ldr	r3, [pc, #172]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 8003416:	881b      	ldrh	r3, [r3, #0]
 8003418:	b29b      	uxth	r3, r3
 800341a:	461a      	mov	r2, r3
 800341c:	4b2c      	ldr	r3, [pc, #176]	@ (80034d0 <HAL_UART_RxCpltCallback+0xfc>)
 800341e:	2100      	movs	r1, #0
 8003420:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 8003422:	4b2a      	ldr	r3, [pc, #168]	@ (80034cc <HAL_UART_RxCpltCallback+0xf8>)
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	2b29      	cmp	r3, #41	@ 0x29
 8003428:	d119      	bne.n	800345e <HAL_UART_RxCpltCallback+0x8a>
 800342a:	4b26      	ldr	r3, [pc, #152]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 800342c:	881b      	ldrh	r3, [r3, #0]
 800342e:	b29b      	uxth	r3, r3
 8003430:	2b0e      	cmp	r3, #14
 8003432:	d914      	bls.n	800345e <HAL_UART_RxCpltCallback+0x8a>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 8003434:	4927      	ldr	r1, [pc, #156]	@ (80034d4 <HAL_UART_RxCpltCallback+0x100>)
 8003436:	4826      	ldr	r0, [pc, #152]	@ (80034d0 <HAL_UART_RxCpltCallback+0xfc>)
 8003438:	f01d fb70 	bl	8020b1c <strstr>
 800343c:	60f8      	str	r0, [r7, #12]
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00c      	beq.n	800345e <HAL_UART_RxCpltCallback+0x8a>
 8003444:	4b1f      	ldr	r3, [pc, #124]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	b29b      	uxth	r3, r3
 800344a:	3b01      	subs	r3, #1
 800344c:	4a20      	ldr	r2, [pc, #128]	@ (80034d0 <HAL_UART_RxCpltCallback+0xfc>)
 800344e:	441a      	add	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	3306      	adds	r3, #6
 8003454:	429a      	cmp	r2, r3
 8003456:	d902      	bls.n	800345e <HAL_UART_RxCpltCallback+0x8a>
                    uart_rx_complete = 1;
 8003458:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <HAL_UART_RxCpltCallback+0xf4>)
 800345a:	2201      	movs	r2, #1
 800345c:	701a      	strb	r2, [r3, #0]
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 800345e:	4b19      	ldr	r3, [pc, #100]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 8003460:	881b      	ldrh	r3, [r3, #0]
 8003462:	b29b      	uxth	r3, r3
 8003464:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003468:	d908      	bls.n	800347c <HAL_UART_RxCpltCallback+0xa8>
            uart_rx_index = 0;
 800346a:	4b16      	ldr	r3, [pc, #88]	@ (80034c4 <HAL_UART_RxCpltCallback+0xf0>)
 800346c:	2200      	movs	r2, #0
 800346e:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 8003470:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003474:	2100      	movs	r1, #0
 8003476:	4816      	ldr	r0, [pc, #88]	@ (80034d0 <HAL_UART_RxCpltCallback+0xfc>)
 8003478:	f01d fb23 	bl	8020ac2 <memset>
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 800347c:	2201      	movs	r2, #1
 800347e:	4913      	ldr	r1, [pc, #76]	@ (80034cc <HAL_UART_RxCpltCallback+0xf8>)
 8003480:	4815      	ldr	r0, [pc, #84]	@ (80034d8 <HAL_UART_RxCpltCallback+0x104>)
 8003482:	f005 f859 	bl	8008538 <HAL_UART_Receive_IT>
        return;
 8003486:	e018      	b.n	80034ba <HAL_UART_RxCpltCallback+0xe6>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a13      	ldr	r2, [pc, #76]	@ (80034dc <HAL_UART_RxCpltCallback+0x108>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d113      	bne.n	80034ba <HAL_UART_RxCpltCallback+0xe6>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8003492:	4b13      	ldr	r3, [pc, #76]	@ (80034e0 <HAL_UART_RxCpltCallback+0x10c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00a      	beq.n	80034b0 <HAL_UART_RxCpltCallback+0xdc>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d105      	bne.n	80034b0 <HAL_UART_RxCpltCallback+0xdc>
    {
      RxCpltCallback(&charRx, 1, 0);
 80034a4:	4b0e      	ldr	r3, [pc, #56]	@ (80034e0 <HAL_UART_RxCpltCallback+0x10c>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2200      	movs	r2, #0
 80034aa:	2101      	movs	r1, #1
 80034ac:	480d      	ldr	r0, [pc, #52]	@ (80034e4 <HAL_UART_RxCpltCallback+0x110>)
 80034ae:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80034b0:	2201      	movs	r2, #1
 80034b2:	490c      	ldr	r1, [pc, #48]	@ (80034e4 <HAL_UART_RxCpltCallback+0x110>)
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f005 f83f 	bl	8008538 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	40013800 	.word	0x40013800
 80034c4:	20000880 	.word	0x20000880
 80034c8:	20000882 	.word	0x20000882
 80034cc:	2000067c 	.word	0x2000067c
 80034d0:	20000680 	.word	0x20000680
 80034d4:	08022a84 	.word	0x08022a84
 80034d8:	200004bc 	.word	0x200004bc
 80034dc:	40008000 	.word	0x40008000
 80034e0:	20000678 	.word	0x20000678
 80034e4:	20000670 	.word	0x20000670

080034e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80034e8:	480d      	ldr	r0, [pc, #52]	@ (8003520 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80034ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80034ec:	f7ff f9f2 	bl	80028d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034f0:	480c      	ldr	r0, [pc, #48]	@ (8003524 <LoopForever+0x6>)
  ldr r1, =_edata
 80034f2:	490d      	ldr	r1, [pc, #52]	@ (8003528 <LoopForever+0xa>)
  ldr r2, =_sidata
 80034f4:	4a0d      	ldr	r2, [pc, #52]	@ (800352c <LoopForever+0xe>)
  movs r3, #0
 80034f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034f8:	e002      	b.n	8003500 <LoopCopyDataInit>

080034fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034fe:	3304      	adds	r3, #4

08003500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003504:	d3f9      	bcc.n	80034fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003506:	4a0a      	ldr	r2, [pc, #40]	@ (8003530 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003508:	4c0a      	ldr	r4, [pc, #40]	@ (8003534 <LoopForever+0x16>)
  movs r3, #0
 800350a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800350c:	e001      	b.n	8003512 <LoopFillZerobss>

0800350e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800350e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003510:	3204      	adds	r2, #4

08003512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003514:	d3fb      	bcc.n	800350e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003516:	f01d fb63 	bl	8020be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800351a:	f7fe fbeb 	bl	8001cf4 <main>

0800351e <LoopForever>:

LoopForever:
    b LoopForever
 800351e:	e7fe      	b.n	800351e <LoopForever>
  ldr   r0, =_estack
 8003520:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003528:	20000334 	.word	0x20000334
  ldr r2, =_sidata
 800352c:	080241a8 	.word	0x080241a8
  ldr r2, =_sbss
 8003530:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 8003534:	20002a40 	.word	0x20002a40

08003538 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003538:	e7fe      	b.n	8003538 <ADC_IRQHandler>

0800353a <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b086      	sub	sp, #24
 800353e:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8003540:	1d3b      	adds	r3, r7, #4
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	605a      	str	r2, [r3, #4]
 8003548:	609a      	str	r2, [r3, #8]
 800354a:	60da      	str	r2, [r3, #12]
 800354c:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800354e:	2310      	movs	r3, #16
 8003550:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8003552:	2301      	movs	r3, #1
 8003554:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8003556:	2300      	movs	r3, #0
 8003558:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800355a:	2303      	movs	r3, #3
 800355c:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800355e:	1d3b      	adds	r3, r7, #4
 8003560:	4619      	mov	r1, r3
 8003562:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003566:	f002 f8a7 	bl	80056b8 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800356a:	2320      	movs	r3, #32
 800356c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 800356e:	1d3b      	adds	r3, r7, #4
 8003570:	4619      	mov	r1, r3
 8003572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003576:	f002 f89f 	bl	80056b8 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800357a:	2200      	movs	r2, #0
 800357c:	2120      	movs	r1, #32
 800357e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003582:	f002 fade 	bl	8005b42 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8003586:	2200      	movs	r2, #0
 8003588:	2110      	movs	r1, #16
 800358a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800358e:	f002 fad8 	bl	8005b42 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80035a6:	79fb      	ldrb	r3, [r7, #7]
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d83f      	bhi.n	800362c <BSP_RADIO_ConfigRFSwitch+0x90>
 80035ac:	a201      	add	r2, pc, #4	@ (adr r2, 80035b4 <BSP_RADIO_ConfigRFSwitch+0x18>)
 80035ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035b2:	bf00      	nop
 80035b4:	080035c5 	.word	0x080035c5
 80035b8:	080035df 	.word	0x080035df
 80035bc:	080035f9 	.word	0x080035f9
 80035c0:	08003613 	.word	0x08003613
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80035c4:	2200      	movs	r2, #0
 80035c6:	2110      	movs	r1, #16
 80035c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035cc:	f002 fab9 	bl	8005b42 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80035d0:	2200      	movs	r2, #0
 80035d2:	2120      	movs	r1, #32
 80035d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035d8:	f002 fab3 	bl	8005b42 <HAL_GPIO_WritePin>
      break;      
 80035dc:	e027      	b.n	800362e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80035de:	2201      	movs	r2, #1
 80035e0:	2110      	movs	r1, #16
 80035e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035e6:	f002 faac 	bl	8005b42 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80035ea:	2200      	movs	r2, #0
 80035ec:	2120      	movs	r1, #32
 80035ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80035f2:	f002 faa6 	bl	8005b42 <HAL_GPIO_WritePin>
      break;
 80035f6:	e01a      	b.n	800362e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80035f8:	2201      	movs	r2, #1
 80035fa:	2110      	movs	r1, #16
 80035fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003600:	f002 fa9f 	bl	8005b42 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003604:	2201      	movs	r2, #1
 8003606:	2120      	movs	r1, #32
 8003608:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800360c:	f002 fa99 	bl	8005b42 <HAL_GPIO_WritePin>
      break;
 8003610:	e00d      	b.n	800362e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8003612:	2200      	movs	r2, #0
 8003614:	2110      	movs	r1, #16
 8003616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800361a:	f002 fa92 	bl	8005b42 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800361e:	2201      	movs	r2, #1
 8003620:	2120      	movs	r1, #32
 8003622:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003626:	f002 fa8c 	bl	8005b42 <HAL_GPIO_WritePin>
      break;
 800362a:	e000      	b.n	800362e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 800362c:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 800363c:	2302      	movs	r3, #2
}
 800363e:	4618      	mov	r0, r3
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr

08003646 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8003646:	b480      	push	{r7}
 8003648:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 800364a:	2301      	movs	r3, #1
}
 800364c:	4618      	mov	r0, r3
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr

08003654 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8003658:	2301      	movs	r3, #1
}
 800365a:	4618      	mov	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr

08003662 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8003662:	b480      	push	{r7}
 8003664:	b085      	sub	sp, #20
 8003666:	af00      	add	r7, sp, #0
 8003668:	4603      	mov	r3, r0
 800366a:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d102      	bne.n	8003678 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8003672:	230f      	movs	r3, #15
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	e001      	b.n	800367c <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8003678:	2316      	movs	r3, #22
 800367a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800367c:	68fb      	ldr	r3, [r7, #12]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr

08003688 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800368c:	4b04      	ldr	r3, [pc, #16]	@ (80036a0 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	4a03      	ldr	r2, [pc, #12]	@ (80036a0 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8003692:	f023 0301 	bic.w	r3, r3, #1
 8003696:	6053      	str	r3, [r2, #4]
}
 8003698:	bf00      	nop
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr
 80036a0:	e0042000 	.word	0xe0042000

080036a4 <LL_DBGMCU_DisableDBGStopMode>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80036a8:	4b04      	ldr	r3, [pc, #16]	@ (80036bc <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	4a03      	ldr	r2, [pc, #12]	@ (80036bc <LL_DBGMCU_DisableDBGStopMode+0x18>)
 80036ae:	f023 0302 	bic.w	r3, r3, #2
 80036b2:	6053      	str	r3, [r2, #4]
}
 80036b4:	bf00      	nop
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr
 80036bc:	e0042000 	.word	0xe0042000

080036c0 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80036c4:	4b04      	ldr	r3, [pc, #16]	@ (80036d8 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	4a03      	ldr	r2, [pc, #12]	@ (80036d8 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 80036ca:	f023 0304 	bic.w	r3, r3, #4
 80036ce:	6053      	str	r3, [r2, #4]
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr
 80036d8:	e0042000 	.word	0xe0042000

080036dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036e6:	2003      	movs	r0, #3
 80036e8:	f001 f9a0 	bl	8004a2c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80036ec:	f003 faea 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 80036f0:	4603      	mov	r3, r0
 80036f2:	4a09      	ldr	r2, [pc, #36]	@ (8003718 <HAL_Init+0x3c>)
 80036f4:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80036f6:	200f      	movs	r0, #15
 80036f8:	f7fe ffc2 	bl	8002680 <HAL_InitTick>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d002      	beq.n	8003708 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	71fb      	strb	r3, [r7, #7]
 8003706:	e001      	b.n	800370c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003708:	f7fe fcc5 	bl	8002096 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800370c:	79fb      	ldrb	r3, [r7, #7]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20000014 	.word	0x20000014

0800371c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003720:	4b04      	ldr	r3, [pc, #16]	@ (8003734 <HAL_SuspendTick+0x18>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a03      	ldr	r2, [pc, #12]	@ (8003734 <HAL_SuspendTick+0x18>)
 8003726:	f023 0302 	bic.w	r3, r3, #2
 800372a:	6013      	str	r3, [r2, #0]
}
 800372c:	bf00      	nop
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr
 8003734:	e000e010 	.word	0xe000e010

08003738 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800373c:	4b04      	ldr	r3, [pc, #16]	@ (8003750 <HAL_ResumeTick+0x18>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a03      	ldr	r2, [pc, #12]	@ (8003750 <HAL_ResumeTick+0x18>)
 8003742:	f043 0302 	orr.w	r3, r3, #2
 8003746:	6013      	str	r3, [r2, #0]
}
 8003748:	bf00      	nop
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr
 8003750:	e000e010 	.word	0xe000e010

08003754 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8003758:	4b02      	ldr	r3, [pc, #8]	@ (8003764 <HAL_GetUIDw0+0x10>)
 800375a:	681b      	ldr	r3, [r3, #0]
}
 800375c:	4618      	mov	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr
 8003764:	1fff7590 	.word	0x1fff7590

08003768 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800376c:	4b02      	ldr	r3, [pc, #8]	@ (8003778 <HAL_GetUIDw1+0x10>)
 800376e:	681b      	ldr	r3, [r3, #0]
}
 8003770:	4618      	mov	r0, r3
 8003772:	46bd      	mov	sp, r7
 8003774:	bc80      	pop	{r7}
 8003776:	4770      	bx	lr
 8003778:	1fff7594 	.word	0x1fff7594

0800377c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003780:	4b02      	ldr	r3, [pc, #8]	@ (800378c <HAL_GetUIDw2+0x10>)
 8003782:	681b      	ldr	r3, [r3, #0]
}
 8003784:	4618      	mov	r0, r3
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr
 800378c:	1fff7598 	.word	0x1fff7598

08003790 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8003794:	f7ff ff78 	bl	8003688 <LL_DBGMCU_DisableDBGSleepMode>
}
 8003798:	bf00      	nop
 800379a:	bd80      	pop	{r7, pc}

0800379c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80037a0:	f7ff ff80 	bl	80036a4 <LL_DBGMCU_DisableDBGStopMode>
}
 80037a4:	bf00      	nop
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80037ac:	f7ff ff88 	bl	80036c0 <LL_DBGMCU_DisableDBGStandbyMode>
}
 80037b0:	bf00      	nop
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b083      	sub	sp, #12
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	431a      	orrs	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	601a      	str	r2, [r3, #0]
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr

080037d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b085      	sub	sp, #20
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	60f8      	str	r0, [r7, #12]
 80037fa:	60b9      	str	r1, [r7, #8]
 80037fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	2107      	movs	r1, #7
 800380a:	fa01 f303 	lsl.w	r3, r1, r3
 800380e:	43db      	mvns	r3, r3
 8003810:	401a      	ands	r2, r3
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	f003 0304 	and.w	r3, r3, #4
 8003818:	6879      	ldr	r1, [r7, #4]
 800381a:	fa01 f303 	lsl.w	r3, r1, r3
 800381e:	431a      	orrs	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	bc80      	pop	{r7}
 800382c:	4770      	bx	lr

0800382e <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800382e:	b480      	push	{r7}
 8003830:	b083      	sub	sp, #12
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	695a      	ldr	r2, [r3, #20]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	f003 0304 	and.w	r3, r3, #4
 8003842:	2107      	movs	r1, #7
 8003844:	fa01 f303 	lsl.w	r3, r1, r3
 8003848:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003854:	4618      	mov	r0, r3
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	bc80      	pop	{r7}
 800385c:	4770      	bx	lr

0800385e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	bc80      	pop	{r7}
 8003880:	4770      	bx	lr

08003882 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003882:	b480      	push	{r7}
 8003884:	b085      	sub	sp, #20
 8003886:	af00      	add	r7, sp, #0
 8003888:	60f8      	str	r0, [r7, #12]
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	f003 031f 	and.w	r3, r3, #31
 8003898:	210f      	movs	r1, #15
 800389a:	fa01 f303 	lsl.w	r3, r1, r3
 800389e:	43db      	mvns	r3, r3
 80038a0:	401a      	ands	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	0e9b      	lsrs	r3, r3, #26
 80038a6:	f003 010f 	and.w	r1, r3, #15
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	f003 031f 	and.w	r3, r3, #31
 80038b0:	fa01 f303 	lsl.w	r3, r1, r3
 80038b4:	431a      	orrs	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80038ba:	bf00      	nop
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80038d8:	431a      	orrs	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr

080038e8 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80038fc:	43db      	mvns	r3, r3
 80038fe:	401a      	ands	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800390e:	b480      	push	{r7}
 8003910:	b085      	sub	sp, #20
 8003912:	af00      	add	r7, sp, #0
 8003914:	60f8      	str	r0, [r7, #12]
 8003916:	60b9      	str	r1, [r7, #8]
 8003918:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	695a      	ldr	r2, [r3, #20]
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	021b      	lsls	r3, r3, #8
 8003922:	43db      	mvns	r3, r3
 8003924:	401a      	ands	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	0219      	lsls	r1, r3, #8
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	400b      	ands	r3, r1
 800392e:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8003932:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003936:	431a      	orrs	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800393c:	bf00      	nop
 800393e:	3714      	adds	r7, #20
 8003940:	46bd      	mov	sp, r7
 8003942:	bc80      	pop	{r7}
 8003944:	4770      	bx	lr

08003946 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003946:	b480      	push	{r7}
 8003948:	b083      	sub	sp, #12
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003956:	f023 0317 	bic.w	r3, r3, #23
 800395a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800397c:	f023 0317 	bic.w	r3, r3, #23
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6093      	str	r3, [r2, #8]
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	bc80      	pop	{r7}
 800398c:	4770      	bx	lr

0800398e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800399e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039a2:	d101      	bne.n	80039a8 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr

080039b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80039c4:	f023 0317 	bic.w	r3, r3, #23
 80039c8:	f043 0201 	orr.w	r2, r3, #1
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr

080039da <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80039ea:	f023 0317 	bic.w	r3, r3, #23
 80039ee:	f043 0202 	orr.w	r2, r3, #2
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80039f6:	bf00      	nop
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bc80      	pop	{r7}
 80039fe:	4770      	bx	lr

08003a00 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <LL_ADC_IsEnabled+0x18>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e000      	b.n	8003a1a <LL_ADC_IsEnabled+0x1a>
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	370c      	adds	r7, #12
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bc80      	pop	{r7}
 8003a22:	4770      	bx	lr

08003a24 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d101      	bne.n	8003a3c <LL_ADC_IsDisableOngoing+0x18>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e000      	b.n	8003a3e <LL_ADC_IsDisableOngoing+0x1a>
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b083      	sub	sp, #12
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a58:	f023 0317 	bic.w	r3, r3, #23
 8003a5c:	f043 0204 	orr.w	r2, r3, #4
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr

08003a6e <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a7e:	f023 0317 	bic.w	r3, r3, #23
 8003a82:	f043 0210 	orr.w	r2, r3, #16
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003a8a:	bf00      	nop
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr

08003a94 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b04      	cmp	r3, #4
 8003aa6:	d101      	bne.n	8003aac <LL_ADC_REG_IsConversionOngoing+0x18>
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e000      	b.n	8003aae <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bc80      	pop	{r7}
 8003ab6:	4770      	bx	lr

08003ab8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003acc:	2300      	movs	r3, #0
 8003ace:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d101      	bne.n	8003ada <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e17e      	b.n	8003dd8 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d109      	bne.n	8003afc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f7fd fc97 	bl	800141c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff ff44 	bl	800398e <LL_ADC_IsInternalRegulatorEnabled>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d115      	bne.n	8003b38 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7ff ff18 	bl	8003946 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b16:	4b9e      	ldr	r3, [pc, #632]	@ (8003d90 <HAL_ADC_Init+0x2d8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	099b      	lsrs	r3, r3, #6
 8003b1c:	4a9d      	ldr	r2, [pc, #628]	@ (8003d94 <HAL_ADC_Init+0x2dc>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	099b      	lsrs	r3, r3, #6
 8003b24:	3301      	adds	r3, #1
 8003b26:	005b      	lsls	r3, r3, #1
 8003b28:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b2a:	e002      	b.n	8003b32 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1f9      	bne.n	8003b2c <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7ff ff26 	bl	800398e <LL_ADC_IsInternalRegulatorEnabled>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10d      	bne.n	8003b64 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4c:	f043 0210 	orr.w	r2, r3, #16
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	f043 0201 	orr.w	r2, r3, #1
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff ff93 	bl	8003a94 <LL_ADC_REG_IsConversionOngoing>
 8003b6e:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b74:	f003 0310 	and.w	r3, r3, #16
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f040 8124 	bne.w	8003dc6 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	f040 8120 	bne.w	8003dc6 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003b8e:	f043 0202 	orr.w	r2, r3, #2
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7ff ff30 	bl	8003a00 <LL_ADC_IsEnabled>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f040 80a7 	bne.w	8003cf6 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7e1b      	ldrb	r3, [r3, #24]
 8003bb0:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003bb2:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	7e5b      	ldrb	r3, [r3, #25]
 8003bb8:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003bba:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	7e9b      	ldrb	r3, [r3, #26]
 8003bc0:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003bc2:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003bc8:	2a00      	cmp	r2, #0
 8003bca:	d002      	beq.n	8003bd2 <HAL_ADC_Init+0x11a>
 8003bcc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003bd0:	e000      	b.n	8003bd4 <HAL_ADC_Init+0x11c>
 8003bd2:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003bd4:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003bda:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	da04      	bge.n	8003bee <HAL_ADC_Init+0x136>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bec:	e001      	b.n	8003bf2 <HAL_ADC_Init+0x13a>
 8003bee:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003bf2:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003bfa:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003bfc:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d114      	bne.n	8003c38 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	7e9b      	ldrb	r3, [r3, #26]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d104      	bne.n	8003c20 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c1c:	61bb      	str	r3, [r7, #24]
 8003c1e:	e00b      	b.n	8003c38 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c24:	f043 0220 	orr.w	r2, r3, #32
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c30:	f043 0201 	orr.w	r2, r3, #1
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d009      	beq.n	8003c54 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 8003c5e:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6812      	ldr	r2, [r2, #0]
 8003c66:	69b9      	ldr	r1, [r7, #24]
 8003c68:	430b      	orrs	r3, r1
 8003c6a:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d111      	bne.n	8003cae <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003c96:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003c9c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003ca2:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	f043 0301 	orr.w	r3, r3, #1
 8003cac:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	4b38      	ldr	r3, [pc, #224]	@ (8003d98 <HAL_ADC_Init+0x2e0>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6812      	ldr	r2, [r2, #0]
 8003cbc:	6979      	ldr	r1, [r7, #20]
 8003cbe:	430b      	orrs	r3, r1
 8003cc0:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003cca:	d014      	beq.n	8003cf6 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cd4:	d00f      	beq.n	8003cf6 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003cda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cde:	d00a      	beq.n	8003cf6 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8003d9c <HAL_ADC_Init+0x2e4>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003cf0:	492a      	ldr	r1, [pc, #168]	@ (8003d9c <HAL_ADC_Init+0x2e4>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6818      	ldr	r0, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cfe:	461a      	mov	r2, r3
 8003d00:	2100      	movs	r1, #0
 8003d02:	f7ff fd76 	bl	80037f2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4923      	ldr	r1, [pc, #140]	@ (8003da0 <HAL_ADC_Init+0x2e8>)
 8003d12:	f7ff fd6e 	bl	80037f2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d108      	bne.n	8003d30 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f062 020f 	orn	r2, r2, #15
 8003d2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d2e:	e017      	b.n	8003d60 <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d38:	d112      	bne.n	8003d60 <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	3b01      	subs	r3, #1
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	f003 031c 	and.w	r3, r3, #28
 8003d4c:	f06f 020f 	mvn.w	r2, #15
 8003d50:	fa02 f103 	lsl.w	r1, r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2100      	movs	r1, #0
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7ff fd61 	bl	800382e <LL_ADC_GetSamplingTimeCommonChannels>
 8003d6c:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d116      	bne.n	8003da4 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d80:	f023 0303 	bic.w	r3, r3, #3
 8003d84:	f043 0201 	orr.w	r2, r3, #1
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003d8c:	e023      	b.n	8003dd6 <HAL_ADC_Init+0x31e>
 8003d8e:	bf00      	nop
 8003d90:	20000014 	.word	0x20000014
 8003d94:	053e2d63 	.word	0x053e2d63
 8003d98:	1ffffc02 	.word	0x1ffffc02
 8003d9c:	40012708 	.word	0x40012708
 8003da0:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da8:	f023 0312 	bic.w	r3, r3, #18
 8003dac:	f043 0210 	orr.w	r2, r3, #16
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db8:	f043 0201 	orr.w	r2, r3, #1
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003dc4:	e007      	b.n	8003dd6 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dca:	f043 0210 	orr.w	r2, r3, #16
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003dd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3720      	adds	r7, #32
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e07a      	b.n	8003ee8 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df6:	f043 0202 	orr.w	r2, r3, #2
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f000 face 	bl	80043a0 <ADC_ConversionStop>
 8003e04:	4603      	mov	r3, r0
 8003e06:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10f      	bne.n	8003e2e <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fb92 	bl	8004538 <ADC_Disable>
 8003e14:	4603      	mov	r3, r0
 8003e16:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d102      	bne.n	8003e24 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7ff fd9f 	bl	800396c <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6812      	ldr	r2, [r2, #0]
 8003e38:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8003e3c:	f023 0303 	bic.w	r3, r3, #3
 8003e40:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f240 329f 	movw	r2, #927	@ 0x39f
 8003e4a:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68d9      	ldr	r1, [r3, #12]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4b26      	ldr	r3, [pc, #152]	@ (8003ef0 <HAL_ADC_DeInit+0x110>)
 8003e58:	400b      	ands	r3, r1
 8003e5a:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	695a      	ldr	r2, [r3, #20]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0207 	bic.w	r2, r2, #7
 8003e6a:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2200      	movs	r2, #0
 8003e78:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6a1a      	ldr	r2, [r3, #32]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003e88:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003e98:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	691a      	ldr	r2, [r3, #16]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003eb8:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003eba:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef4 <HAL_ADC_DeInit+0x114>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8003ef4 <HAL_ADC_DeInit+0x114>)
 8003ec0:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003ec4:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fad4 	bl	8001474 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	833e0200 	.word	0x833e0200
 8003ef4:	40012708 	.word	0x40012708

08003ef8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7ff fdc5 	bl	8003a94 <LL_ADC_REG_IsConversionOngoing>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d132      	bne.n	8003f76 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d101      	bne.n	8003f1e <HAL_ADC_Start+0x26>
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	e02e      	b.n	8003f7c <HAL_ADC_Start+0x84>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 fa80 	bl	800442c <ADC_Enable>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f30:	7bfb      	ldrb	r3, [r7, #15]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d11a      	bne.n	8003f6c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f3e:	f023 0301 	bic.w	r3, r3, #1
 8003f42:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	221c      	movs	r2, #28
 8003f56:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff fd6f 	bl	8003a48 <LL_ADC_REG_StartConversion>
 8003f6a:	e006      	b.n	8003f7a <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003f74:	e001      	b.n	8003f7a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003f76:	2302      	movs	r3, #2
 8003f78:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d101      	bne.n	8003f9a <HAL_ADC_Stop+0x16>
 8003f96:	2302      	movs	r3, #2
 8003f98:	e022      	b.n	8003fe0 <HAL_ADC_Stop+0x5c>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 f9fc 	bl	80043a0 <ADC_ConversionStop>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003fac:	7bfb      	ldrb	r3, [r7, #15]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d111      	bne.n	8003fd6 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fac0 	bl	8004538 <ADC_Disable>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fca:	f023 0301 	bic.w	r3, r3, #1
 8003fce:	f043 0201 	orr.w	r2, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	d102      	bne.n	8004000 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8003ffa:	2308      	movs	r3, #8
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	e010      	b.n	8004022 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d007      	beq.n	800401e <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004012:	f043 0220 	orr.w	r2, r3, #32
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e077      	b.n	800410e <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800401e:	2304      	movs	r3, #4
 8004020:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004022:	f7fe fb37 	bl	8002694 <HAL_GetTick>
 8004026:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004028:	e021      	b.n	800406e <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004030:	d01d      	beq.n	800406e <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004032:	f7fe fb2f 	bl	8002694 <HAL_GetTick>
 8004036:	4602      	mov	r2, r0
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	1ad3      	subs	r3, r2, r3
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d302      	bcc.n	8004048 <HAL_ADC_PollForConversion+0x60>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d112      	bne.n	800406e <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	4013      	ands	r3, r2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10b      	bne.n	800406e <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405a:	f043 0204 	orr.w	r2, r3, #4
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e04f      	b.n	800410e <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4013      	ands	r3, r2
 8004078:	2b00      	cmp	r3, #0
 800407a:	d0d6      	beq.n	800402a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004080:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff fbe6 	bl	800385e <LL_ADC_REG_IsTriggerSourceSWStart>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d031      	beq.n	80040fc <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	7e9b      	ldrb	r3, [r3, #26]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d12d      	bne.n	80040fc <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d126      	bne.n	80040fc <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff fcee 	bl	8003a94 <LL_ADC_REG_IsConversionOngoing>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d112      	bne.n	80040e4 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 020c 	bic.w	r2, r2, #12
 80040cc:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040d6:	f023 0301 	bic.w	r3, r3, #1
 80040da:	f043 0201 	orr.w	r2, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80040e2:	e00b      	b.n	80040fc <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040e8:	f043 0220 	orr.w	r2, r3, #32
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f4:	f043 0201 	orr.w	r2, r3, #1
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	7e1b      	ldrb	r3, [r3, #24]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d103      	bne.n	800410c <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	220c      	movs	r2, #12
 800410a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800410c:	2300      	movs	r3, #0
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004116:	b480      	push	{r7}
 8004118:	b083      	sub	sp, #12
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004124:	4618      	mov	r0, r3
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr
	...

08004130 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b088      	sub	sp, #32
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800413e:	2300      	movs	r3, #0
 8004140:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004150:	2b01      	cmp	r3, #1
 8004152:	d101      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x28>
 8004154:	2302      	movs	r3, #2
 8004156:	e110      	b.n	800437a <HAL_ADC_ConfigChannel+0x24a>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f7ff fc95 	bl	8003a94 <LL_ADC_REG_IsConversionOngoing>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	f040 80f7 	bne.w	8004360 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b02      	cmp	r3, #2
 8004178:	f000 80b1 	beq.w	80042de <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004184:	d004      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800418a:	4a7e      	ldr	r2, [pc, #504]	@ (8004384 <HAL_ADC_ConfigChannel+0x254>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d108      	bne.n	80041a2 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4619      	mov	r1, r3
 800419a:	4610      	mov	r0, r2
 800419c:	f7ff fb92 	bl	80038c4 <LL_ADC_REG_SetSequencerChAdd>
 80041a0:	e041      	b.n	8004226 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f003 031f 	and.w	r3, r3, #31
 80041ae:	210f      	movs	r1, #15
 80041b0:	fa01 f303 	lsl.w	r3, r1, r3
 80041b4:	43db      	mvns	r3, r3
 80041b6:	401a      	ands	r2, r3
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d105      	bne.n	80041d0 <HAL_ADC_ConfigChannel+0xa0>
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	0e9b      	lsrs	r3, r3, #26
 80041ca:	f003 031f 	and.w	r3, r3, #31
 80041ce:	e011      	b.n	80041f4 <HAL_ADC_ConfigChannel+0xc4>
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	fa93 f3a3 	rbit	r3, r3
 80041dc:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80041e8:	2320      	movs	r3, #32
 80041ea:	e003      	b.n	80041f4 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	fab3 f383 	clz	r3, r3
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	6839      	ldr	r1, [r7, #0]
 80041f6:	6849      	ldr	r1, [r1, #4]
 80041f8:	f001 011f 	and.w	r1, r1, #31
 80041fc:	408b      	lsls	r3, r1
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	089b      	lsrs	r3, r3, #2
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	429a      	cmp	r2, r3
 8004212:	d808      	bhi.n	8004226 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	6859      	ldr	r1, [r3, #4]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	f7ff fb2e 	bl	8003882 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6818      	ldr	r0, [r3, #0]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	6819      	ldr	r1, [r3, #0]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	461a      	mov	r2, r3
 8004234:	f7ff fb6b 	bl	800390e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	f280 8097 	bge.w	8004370 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004242:	4851      	ldr	r0, [pc, #324]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 8004244:	f7ff fac8 	bl	80037d8 <LL_ADC_GetCommonPathInternalCh>
 8004248:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a4f      	ldr	r2, [pc, #316]	@ (800438c <HAL_ADC_ConfigChannel+0x25c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d120      	bne.n	8004296 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800425a:	2b00      	cmp	r3, #0
 800425c:	d11b      	bne.n	8004296 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004264:	4619      	mov	r1, r3
 8004266:	4848      	ldr	r0, [pc, #288]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 8004268:	f7ff faa4 	bl	80037b4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800426c:	4b48      	ldr	r3, [pc, #288]	@ (8004390 <HAL_ADC_ConfigChannel+0x260>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	099b      	lsrs	r3, r3, #6
 8004272:	4a48      	ldr	r2, [pc, #288]	@ (8004394 <HAL_ADC_ConfigChannel+0x264>)
 8004274:	fba2 2303 	umull	r2, r3, r2, r3
 8004278:	099b      	lsrs	r3, r3, #6
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	4613      	mov	r3, r2
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004286:	e002      	b.n	800428e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	3b01      	subs	r3, #1
 800428c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1f9      	bne.n	8004288 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004294:	e06c      	b.n	8004370 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a3f      	ldr	r2, [pc, #252]	@ (8004398 <HAL_ADC_ConfigChannel+0x268>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d10c      	bne.n	80042ba <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d107      	bne.n	80042ba <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042b0:	4619      	mov	r1, r3
 80042b2:	4835      	ldr	r0, [pc, #212]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 80042b4:	f7ff fa7e 	bl	80037b4 <LL_ADC_SetCommonPathInternalCh>
 80042b8:	e05a      	b.n	8004370 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a37      	ldr	r2, [pc, #220]	@ (800439c <HAL_ADC_ConfigChannel+0x26c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d155      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d150      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80042d4:	4619      	mov	r1, r3
 80042d6:	482c      	ldr	r0, [pc, #176]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 80042d8:	f7ff fa6c 	bl	80037b4 <LL_ADC_SetCommonPathInternalCh>
 80042dc:	e048      	b.n	8004370 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042e6:	d004      	beq.n	80042f2 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80042ec:	4a25      	ldr	r2, [pc, #148]	@ (8004384 <HAL_ADC_ConfigChannel+0x254>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d107      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4619      	mov	r1, r3
 80042fc:	4610      	mov	r0, r2
 80042fe:	f7ff faf3 	bl	80038e8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	da32      	bge.n	8004370 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800430a:	481f      	ldr	r0, [pc, #124]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 800430c:	f7ff fa64 	bl	80037d8 <LL_ADC_GetCommonPathInternalCh>
 8004310:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a1d      	ldr	r2, [pc, #116]	@ (800438c <HAL_ADC_ConfigChannel+0x25c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d107      	bne.n	800432c <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800431c:	69bb      	ldr	r3, [r7, #24]
 800431e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004322:	4619      	mov	r1, r3
 8004324:	4818      	ldr	r0, [pc, #96]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 8004326:	f7ff fa45 	bl	80037b4 <LL_ADC_SetCommonPathInternalCh>
 800432a:	e021      	b.n	8004370 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a19      	ldr	r2, [pc, #100]	@ (8004398 <HAL_ADC_ConfigChannel+0x268>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d107      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004336:	69bb      	ldr	r3, [r7, #24]
 8004338:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800433c:	4619      	mov	r1, r3
 800433e:	4812      	ldr	r0, [pc, #72]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 8004340:	f7ff fa38 	bl	80037b4 <LL_ADC_SetCommonPathInternalCh>
 8004344:	e014      	b.n	8004370 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a14      	ldr	r2, [pc, #80]	@ (800439c <HAL_ADC_ConfigChannel+0x26c>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d10f      	bne.n	8004370 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004356:	4619      	mov	r1, r3
 8004358:	480b      	ldr	r0, [pc, #44]	@ (8004388 <HAL_ADC_ConfigChannel+0x258>)
 800435a:	f7ff fa2b 	bl	80037b4 <LL_ADC_SetCommonPathInternalCh>
 800435e:	e007      	b.n	8004370 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004364:	f043 0220 	orr.w	r2, r3, #32
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004378:	7ffb      	ldrb	r3, [r7, #31]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3720      	adds	r7, #32
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	80000004 	.word	0x80000004
 8004388:	40012708 	.word	0x40012708
 800438c:	b0001000 	.word	0xb0001000
 8004390:	20000014 	.word	0x20000014
 8004394:	053e2d63 	.word	0x053e2d63
 8004398:	b8004000 	.word	0xb8004000
 800439c:	b4002000 	.word	0xb4002000

080043a0 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff fb71 	bl	8003a94 <LL_ADC_REG_IsConversionOngoing>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d033      	beq.n	8004420 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff fb31 	bl	8003a24 <LL_ADC_IsDisableOngoing>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d104      	bne.n	80043d2 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7ff fb4e 	bl	8003a6e <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80043d2:	f7fe f95f 	bl	8002694 <HAL_GetTick>
 80043d6:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80043d8:	e01b      	b.n	8004412 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80043da:	f7fe f95b 	bl	8002694 <HAL_GetTick>
 80043de:	4602      	mov	r2, r0
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d914      	bls.n	8004412 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00d      	beq.n	8004412 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fa:	f043 0210 	orr.w	r2, r3, #16
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004406:	f043 0201 	orr.w	r2, r3, #1
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e007      	b.n	8004422 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d1dc      	bne.n	80043da <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004420:	2300      	movs	r3, #0
}
 8004422:	4618      	mov	r0, r3
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
	...

0800442c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004434:	2300      	movs	r3, #0
 8004436:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff fadf 	bl	8003a00 <LL_ADC_IsEnabled>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d169      	bne.n	800451c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	689a      	ldr	r2, [r3, #8]
 800444e:	4b36      	ldr	r3, [pc, #216]	@ (8004528 <ADC_Enable+0xfc>)
 8004450:	4013      	ands	r3, r2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00d      	beq.n	8004472 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445a:	f043 0210 	orr.w	r2, r3, #16
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004466:	f043 0201 	orr.w	r2, r3, #1
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e055      	b.n	800451e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff fa9c 	bl	80039b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 800447c:	482b      	ldr	r0, [pc, #172]	@ (800452c <ADC_Enable+0x100>)
 800447e:	f7ff f9ab 	bl	80037d8 <LL_ADC_GetCommonPathInternalCh>
 8004482:	4603      	mov	r3, r0
 8004484:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00f      	beq.n	80044ac <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800448c:	4b28      	ldr	r3, [pc, #160]	@ (8004530 <ADC_Enable+0x104>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	099b      	lsrs	r3, r3, #6
 8004492:	4a28      	ldr	r2, [pc, #160]	@ (8004534 <ADC_Enable+0x108>)
 8004494:	fba2 2303 	umull	r2, r3, r2, r3
 8004498:	099b      	lsrs	r3, r3, #6
 800449a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 800449c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800449e:	e002      	b.n	80044a6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1f9      	bne.n	80044a0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	7e5b      	ldrb	r3, [r3, #25]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d033      	beq.n	800451c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80044b4:	f7fe f8ee 	bl	8002694 <HAL_GetTick>
 80044b8:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044ba:	e028      	b.n	800450e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f7ff fa9d 	bl	8003a00 <LL_ADC_IsEnabled>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d104      	bne.n	80044d6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7ff fa6f 	bl	80039b4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044d6:	f7fe f8dd 	bl	8002694 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d914      	bls.n	800450e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d00d      	beq.n	800450e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f6:	f043 0210 	orr.w	r2, r3, #16
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004502:	f043 0201 	orr.w	r2, r3, #1
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e007      	b.n	800451e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b01      	cmp	r3, #1
 800451a:	d1cf      	bne.n	80044bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	80000017 	.word	0x80000017
 800452c:	40012708 	.word	0x40012708
 8004530:	20000014 	.word	0x20000014
 8004534:	053e2d63 	.word	0x053e2d63

08004538 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4618      	mov	r0, r3
 8004546:	f7ff fa6d 	bl	8003a24 <LL_ADC_IsDisableOngoing>
 800454a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff fa55 	bl	8003a00 <LL_ADC_IsEnabled>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d047      	beq.n	80045ec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d144      	bne.n	80045ec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f003 0305 	and.w	r3, r3, #5
 800456c:	2b01      	cmp	r3, #1
 800456e:	d10c      	bne.n	800458a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4618      	mov	r0, r3
 8004576:	f7ff fa30 	bl	80039da <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2203      	movs	r2, #3
 8004580:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004582:	f7fe f887 	bl	8002694 <HAL_GetTick>
 8004586:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004588:	e029      	b.n	80045de <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800458e:	f043 0210 	orr.w	r2, r3, #16
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459a:	f043 0201 	orr.w	r2, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e023      	b.n	80045ee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80045a6:	f7fe f875 	bl	8002694 <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d914      	bls.n	80045de <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00d      	beq.n	80045de <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c6:	f043 0210 	orr.w	r2, r3, #16
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045d2:	f043 0201 	orr.w	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e007      	b.n	80045ee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f003 0301 	and.w	r3, r3, #1
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1dc      	bne.n	80045a6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <LL_ADC_SetCalibrationFactor>:
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
 80045fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004606:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	bc80      	pop	{r7}
 800461c:	4770      	bx	lr

0800461e <LL_ADC_GetCalibrationFactor>:
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800462c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8004630:	4618      	mov	r0, r3
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	bc80      	pop	{r7}
 8004638:	4770      	bx	lr

0800463a <LL_ADC_Enable>:
{
 800463a:	b480      	push	{r7}
 800463c:	b083      	sub	sp, #12
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800464a:	f023 0317 	bic.w	r3, r3, #23
 800464e:	f043 0201 	orr.w	r2, r3, #1
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	609a      	str	r2, [r3, #8]
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	bc80      	pop	{r7}
 800465e:	4770      	bx	lr

08004660 <LL_ADC_Disable>:
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004670:	f023 0317 	bic.w	r3, r3, #23
 8004674:	f043 0202 	orr.w	r2, r3, #2
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	609a      	str	r2, [r3, #8]
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	bc80      	pop	{r7}
 8004684:	4770      	bx	lr

08004686 <LL_ADC_IsEnabled>:
{
 8004686:	b480      	push	{r7}
 8004688:	b083      	sub	sp, #12
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b01      	cmp	r3, #1
 8004698:	d101      	bne.n	800469e <LL_ADC_IsEnabled+0x18>
 800469a:	2301      	movs	r3, #1
 800469c:	e000      	b.n	80046a0 <LL_ADC_IsEnabled+0x1a>
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bc80      	pop	{r7}
 80046a8:	4770      	bx	lr

080046aa <LL_ADC_StartCalibration>:
{
 80046aa:	b480      	push	{r7}
 80046ac:	b083      	sub	sp, #12
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80046ba:	f023 0317 	bic.w	r3, r3, #23
 80046be:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	609a      	str	r2, [r3, #8]
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bc80      	pop	{r7}
 80046ce:	4770      	bx	lr

080046d0 <LL_ADC_IsCalibrationOnGoing>:
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80046e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046e4:	d101      	bne.n	80046ea <LL_ADC_IsCalibrationOnGoing+0x1a>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <LL_ADC_IsCalibrationOnGoing+0x1c>
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	370c      	adds	r7, #12
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bc80      	pop	{r7}
 80046f4:	4770      	bx	lr

080046f6 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b088      	sub	sp, #32
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80046fe:	2300      	movs	r3, #0
 8004700:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004702:	2300      	movs	r3, #0
 8004704:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800470c:	2b01      	cmp	r3, #1
 800470e:	d101      	bne.n	8004714 <HAL_ADCEx_Calibration_Start+0x1e>
 8004710:	2302      	movs	r3, #2
 8004712:	e0b9      	b.n	8004888 <HAL_ADCEx_Calibration_Start+0x192>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f7ff ff0b 	bl	8004538 <ADC_Disable>
 8004722:	4603      	mov	r3, r0
 8004724:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4618      	mov	r0, r3
 800472c:	f7ff ffab 	bl	8004686 <LL_ADC_IsEnabled>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	f040 809d 	bne.w	8004872 <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004740:	f043 0202 	orr.w	r2, r3, #2
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	f248 0303 	movw	r3, #32771	@ 0x8003
 8004752:	4013      	ands	r3, r2
 8004754:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6812      	ldr	r2, [r2, #0]
 8004760:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004764:	f023 0303 	bic.w	r3, r3, #3
 8004768:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800476a:	2300      	movs	r3, #0
 800476c:	61fb      	str	r3, [r7, #28]
 800476e:	e02e      	b.n	80047ce <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4618      	mov	r0, r3
 8004776:	f7ff ff98 	bl	80046aa <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800477a:	e014      	b.n	80047a6 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	3301      	adds	r3, #1
 8004780:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8004788:	d30d      	bcc.n	80047a6 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478e:	f023 0312 	bic.w	r3, r3, #18
 8004792:	f043 0210 	orr.w	r2, r3, #16
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e070      	b.n	8004888 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff ff90 	bl	80046d0 <LL_ADC_IsCalibrationOnGoing>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d1e2      	bne.n	800477c <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff ff2f 	bl	800461e <LL_ADC_GetCalibrationFactor>
 80047c0:	4602      	mov	r2, r0
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	4413      	add	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	3301      	adds	r3, #1
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	2b07      	cmp	r3, #7
 80047d2:	d9cd      	bls.n	8004770 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047dc:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7ff ff29 	bl	800463a <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	69b9      	ldr	r1, [r7, #24]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7ff ff01 	bl	80045f6 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff ff31 	bl	8004660 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80047fe:	f7fd ff49 	bl	8002694 <HAL_GetTick>
 8004802:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004804:	e01c      	b.n	8004840 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004806:	f7fd ff45 	bl	8002694 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b02      	cmp	r3, #2
 8004812:	d915      	bls.n	8004840 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4618      	mov	r0, r3
 800481a:	f7ff ff34 	bl	8004686 <LL_ADC_IsEnabled>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00d      	beq.n	8004840 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004828:	f043 0210 	orr.w	r2, r3, #16
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004834:	f043 0201 	orr.w	r2, r3, #1
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e023      	b.n	8004888 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff ff1e 	bl	8004686 <LL_ADC_IsEnabled>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1da      	bne.n	8004806 <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68d9      	ldr	r1, [r3, #12]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	430a      	orrs	r2, r1
 800485e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004864:	f023 0303 	bic.w	r3, r3, #3
 8004868:	f043 0201 	orr.w	r2, r3, #1
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004870:	e005      	b.n	800487e <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004876:	f043 0210 	orr.w	r2, r3, #16
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004886:	7dfb      	ldrb	r3, [r7, #23]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3720      	adds	r7, #32
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f003 0307 	and.w	r3, r3, #7
 800489e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048a0:	4b0c      	ldr	r3, [pc, #48]	@ (80048d4 <__NVIC_SetPriorityGrouping+0x44>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048ac:	4013      	ands	r3, r2
 80048ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048c2:	4a04      	ldr	r2, [pc, #16]	@ (80048d4 <__NVIC_SetPriorityGrouping+0x44>)
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	60d3      	str	r3, [r2, #12]
}
 80048c8:	bf00      	nop
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	e000ed00 	.word	0xe000ed00

080048d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048d8:	b480      	push	{r7}
 80048da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048dc:	4b04      	ldr	r3, [pc, #16]	@ (80048f0 <__NVIC_GetPriorityGrouping+0x18>)
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	0a1b      	lsrs	r3, r3, #8
 80048e2:	f003 0307 	and.w	r3, r3, #7
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	e000ed00 	.word	0xe000ed00

080048f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	4603      	mov	r3, r0
 80048fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004902:	2b00      	cmp	r3, #0
 8004904:	db0b      	blt.n	800491e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004906:	79fb      	ldrb	r3, [r7, #7]
 8004908:	f003 021f 	and.w	r2, r3, #31
 800490c:	4906      	ldr	r1, [pc, #24]	@ (8004928 <__NVIC_EnableIRQ+0x34>)
 800490e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004912:	095b      	lsrs	r3, r3, #5
 8004914:	2001      	movs	r0, #1
 8004916:	fa00 f202 	lsl.w	r2, r0, r2
 800491a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800491e:	bf00      	nop
 8004920:	370c      	adds	r7, #12
 8004922:	46bd      	mov	sp, r7
 8004924:	bc80      	pop	{r7}
 8004926:	4770      	bx	lr
 8004928:	e000e100 	.word	0xe000e100

0800492c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	4603      	mov	r3, r0
 8004934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800493a:	2b00      	cmp	r3, #0
 800493c:	db12      	blt.n	8004964 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800493e:	79fb      	ldrb	r3, [r7, #7]
 8004940:	f003 021f 	and.w	r2, r3, #31
 8004944:	490a      	ldr	r1, [pc, #40]	@ (8004970 <__NVIC_DisableIRQ+0x44>)
 8004946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800494a:	095b      	lsrs	r3, r3, #5
 800494c:	2001      	movs	r0, #1
 800494e:	fa00 f202 	lsl.w	r2, r0, r2
 8004952:	3320      	adds	r3, #32
 8004954:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004958:	f3bf 8f4f 	dsb	sy
}
 800495c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800495e:	f3bf 8f6f 	isb	sy
}
 8004962:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	bc80      	pop	{r7}
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	e000e100 	.word	0xe000e100

08004974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	4603      	mov	r3, r0
 800497c:	6039      	str	r1, [r7, #0]
 800497e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004984:	2b00      	cmp	r3, #0
 8004986:	db0a      	blt.n	800499e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	b2da      	uxtb	r2, r3
 800498c:	490c      	ldr	r1, [pc, #48]	@ (80049c0 <__NVIC_SetPriority+0x4c>)
 800498e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004992:	0112      	lsls	r2, r2, #4
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	440b      	add	r3, r1
 8004998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800499c:	e00a      	b.n	80049b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	4908      	ldr	r1, [pc, #32]	@ (80049c4 <__NVIC_SetPriority+0x50>)
 80049a4:	79fb      	ldrb	r3, [r7, #7]
 80049a6:	f003 030f 	and.w	r3, r3, #15
 80049aa:	3b04      	subs	r3, #4
 80049ac:	0112      	lsls	r2, r2, #4
 80049ae:	b2d2      	uxtb	r2, r2
 80049b0:	440b      	add	r3, r1
 80049b2:	761a      	strb	r2, [r3, #24]
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	e000e100 	.word	0xe000e100
 80049c4:	e000ed00 	.word	0xe000ed00

080049c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b089      	sub	sp, #36	@ 0x24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	f1c3 0307 	rsb	r3, r3, #7
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	bf28      	it	cs
 80049e6:	2304      	movcs	r3, #4
 80049e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	3304      	adds	r3, #4
 80049ee:	2b06      	cmp	r3, #6
 80049f0:	d902      	bls.n	80049f8 <NVIC_EncodePriority+0x30>
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	3b03      	subs	r3, #3
 80049f6:	e000      	b.n	80049fa <NVIC_EncodePriority+0x32>
 80049f8:	2300      	movs	r3, #0
 80049fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	fa02 f303 	lsl.w	r3, r2, r3
 8004a06:	43da      	mvns	r2, r3
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	401a      	ands	r2, r3
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a10:	f04f 31ff 	mov.w	r1, #4294967295
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1a:	43d9      	mvns	r1, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a20:	4313      	orrs	r3, r2
         );
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3724      	adds	r7, #36	@ 0x24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr

08004a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f7ff ff2b 	bl	8004890 <__NVIC_SetPriorityGrouping>
}
 8004a3a:	bf00      	nop
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b086      	sub	sp, #24
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	4603      	mov	r3, r0
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	607a      	str	r2, [r7, #4]
 8004a4e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a50:	f7ff ff42 	bl	80048d8 <__NVIC_GetPriorityGrouping>
 8004a54:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	68b9      	ldr	r1, [r7, #8]
 8004a5a:	6978      	ldr	r0, [r7, #20]
 8004a5c:	f7ff ffb4 	bl	80049c8 <NVIC_EncodePriority>
 8004a60:	4602      	mov	r2, r0
 8004a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a66:	4611      	mov	r1, r2
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7ff ff83 	bl	8004974 <__NVIC_SetPriority>
}
 8004a6e:	bf00      	nop
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}

08004a76 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a76:	b580      	push	{r7, lr}
 8004a78:	b082      	sub	sp, #8
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7ff ff35 	bl	80048f4 <__NVIC_EnableIRQ>
}
 8004a8a:	bf00      	nop
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b082      	sub	sp, #8
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	4603      	mov	r3, r0
 8004a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff ff43 	bl	800492c <__NVIC_DisableIRQ>
}
 8004aa6:	bf00      	nop
 8004aa8:	3708      	adds	r7, #8
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
	...

08004ab0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b082      	sub	sp, #8
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d101      	bne.n	8004ac2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e08e      	b.n	8004be0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	4b47      	ldr	r3, [pc, #284]	@ (8004be8 <HAL_DMA_Init+0x138>)
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d80f      	bhi.n	8004aee <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	4b45      	ldr	r3, [pc, #276]	@ (8004bec <HAL_DMA_Init+0x13c>)
 8004ad6:	4413      	add	r3, r2
 8004ad8:	4a45      	ldr	r2, [pc, #276]	@ (8004bf0 <HAL_DMA_Init+0x140>)
 8004ada:	fba2 2303 	umull	r2, r3, r2, r3
 8004ade:	091b      	lsrs	r3, r3, #4
 8004ae0:	009a      	lsls	r2, r3, #2
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a42      	ldr	r2, [pc, #264]	@ (8004bf4 <HAL_DMA_Init+0x144>)
 8004aea:	641a      	str	r2, [r3, #64]	@ 0x40
 8004aec:	e00e      	b.n	8004b0c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	461a      	mov	r2, r3
 8004af4:	4b40      	ldr	r3, [pc, #256]	@ (8004bf8 <HAL_DMA_Init+0x148>)
 8004af6:	4413      	add	r3, r2
 8004af8:	4a3d      	ldr	r2, [pc, #244]	@ (8004bf0 <HAL_DMA_Init+0x140>)
 8004afa:	fba2 2303 	umull	r2, r3, r2, r3
 8004afe:	091b      	lsrs	r3, r3, #4
 8004b00:	009a      	lsls	r2, r3, #2
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a3c      	ldr	r2, [pc, #240]	@ (8004bfc <HAL_DMA_Init+0x14c>)
 8004b0a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6812      	ldr	r2, [r2, #0]
 8004b1e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b26:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6819      	ldr	r1, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	689a      	ldr	r2, [r3, #8]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	431a      	orrs	r2, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	69db      	ldr	r3, [r3, #28]
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	431a      	orrs	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fb24 	bl	80051ac <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b6c:	d102      	bne.n	8004b74 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b7c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004b80:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b8a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d010      	beq.n	8004bb6 <HAL_DMA_Init+0x106>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	d80c      	bhi.n	8004bb6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 fb4d 	bl	800523c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004bb2:	605a      	str	r2, [r3, #4]
 8004bb4:	e008      	b.n	8004bc8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40020407 	.word	0x40020407
 8004bec:	bffdfff8 	.word	0xbffdfff8
 8004bf0:	cccccccd 	.word	0xcccccccd
 8004bf4:	40020000 	.word	0x40020000
 8004bf8:	bffdfbf8 	.word	0xbffdfbf8
 8004bfc:	40020400 	.word	0x40020400

08004c00 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e07b      	b.n	8004d0a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f022 0201 	bic.w	r2, r2, #1
 8004c20:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	461a      	mov	r2, r3
 8004c28:	4b3a      	ldr	r3, [pc, #232]	@ (8004d14 <HAL_DMA_DeInit+0x114>)
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d80f      	bhi.n	8004c4e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	461a      	mov	r2, r3
 8004c34:	4b38      	ldr	r3, [pc, #224]	@ (8004d18 <HAL_DMA_DeInit+0x118>)
 8004c36:	4413      	add	r3, r2
 8004c38:	4a38      	ldr	r2, [pc, #224]	@ (8004d1c <HAL_DMA_DeInit+0x11c>)
 8004c3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c3e:	091b      	lsrs	r3, r3, #4
 8004c40:	009a      	lsls	r2, r3, #2
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a35      	ldr	r2, [pc, #212]	@ (8004d20 <HAL_DMA_DeInit+0x120>)
 8004c4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004c4c:	e00e      	b.n	8004c6c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	461a      	mov	r2, r3
 8004c54:	4b33      	ldr	r3, [pc, #204]	@ (8004d24 <HAL_DMA_DeInit+0x124>)
 8004c56:	4413      	add	r3, r2
 8004c58:	4a30      	ldr	r2, [pc, #192]	@ (8004d1c <HAL_DMA_DeInit+0x11c>)
 8004c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c5e:	091b      	lsrs	r3, r3, #4
 8004c60:	009a      	lsls	r2, r3, #2
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a2f      	ldr	r2, [pc, #188]	@ (8004d28 <HAL_DMA_DeInit+0x128>)
 8004c6a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c78:	f003 021c 	and.w	r2, r3, #28
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c80:	2101      	movs	r1, #1
 8004c82:	fa01 f202 	lsl.w	r2, r1, r2
 8004c86:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 fa8f 	bl	80051ac <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c92:	2200      	movs	r2, #0
 8004c94:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004c9e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00f      	beq.n	8004cc8 <HAL_DMA_DeInit+0xc8>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d80b      	bhi.n	8004cc8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 fac3 	bl	800523c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cba:	2200      	movs	r2, #0
 8004cbc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004cc6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	40020407 	.word	0x40020407
 8004d18:	bffdfff8 	.word	0xbffdfff8
 8004d1c:	cccccccd 	.word	0xcccccccd
 8004d20:	40020000 	.word	0x40020000
 8004d24:	bffdfbf8 	.word	0xbffdfbf8
 8004d28:	40020400 	.word	0x40020400

08004d2c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
 8004d38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d101      	bne.n	8004d4c <HAL_DMA_Start_IT+0x20>
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e069      	b.n	8004e20 <HAL_DMA_Start_IT+0xf4>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d155      	bne.n	8004e0c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2202      	movs	r2, #2
 8004d64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0201 	bic.w	r2, r2, #1
 8004d7c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	68b9      	ldr	r1, [r7, #8]
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 f9d3 	bl	8005130 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d008      	beq.n	8004da4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f042 020e 	orr.w	r2, r2, #14
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	e00f      	b.n	8004dc4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f022 0204 	bic.w	r2, r2, #4
 8004db2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f042 020a 	orr.w	r2, r2, #10
 8004dc2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d007      	beq.n	8004de2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ddc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004de0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d007      	beq.n	8004dfa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004df4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004df8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f042 0201 	orr.w	r2, r2, #1
 8004e08:	601a      	str	r2, [r3, #0]
 8004e0a:	e008      	b.n	8004e1e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2280      	movs	r2, #128	@ 0x80
 8004e10:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3718      	adds	r7, #24
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e04f      	b.n	8004eda <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d008      	beq.n	8004e58 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2204      	movs	r2, #4
 8004e4a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e040      	b.n	8004eda <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f022 020e 	bic.w	r2, r2, #14
 8004e66:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e72:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0201 	bic.w	r2, r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8c:	f003 021c 	and.w	r2, r3, #28
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	2101      	movs	r1, #1
 8004e96:	fa01 f202 	lsl.w	r2, r1, r2
 8004e9a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ea4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00c      	beq.n	8004ec8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ebc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ec6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	370c      	adds	r7, #12
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d005      	beq.n	8004f08 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2204      	movs	r2, #4
 8004f00:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	73fb      	strb	r3, [r7, #15]
 8004f06:	e047      	b.n	8004f98 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 020e 	bic.w	r2, r2, #14
 8004f16:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0201 	bic.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f36:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f3c:	f003 021c 	and.w	r2, r3, #28
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f44:	2101      	movs	r1, #1
 8004f46:	fa01 f202 	lsl.w	r2, r1, r2
 8004f4a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f54:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d00c      	beq.n	8004f78 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f6c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f76:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	4798      	blx	r3
    }
  }
  return status;
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc0:	f003 031c 	and.w	r3, r3, #28
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d027      	beq.n	8005020 <HAL_DMA_IRQHandler+0x7c>
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0304 	and.w	r3, r3, #4
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d022      	beq.n	8005020 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0320 	and.w	r3, r3, #32
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d107      	bne.n	8004ff8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0204 	bic.w	r2, r2, #4
 8004ff6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffc:	f003 021c 	and.w	r2, r3, #28
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	2104      	movs	r1, #4
 8005006:	fa01 f202 	lsl.w	r2, r1, r2
 800500a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 8081 	beq.w	8005118 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800501e:	e07b      	b.n	8005118 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005024:	f003 031c 	and.w	r3, r3, #28
 8005028:	2202      	movs	r2, #2
 800502a:	409a      	lsls	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	4013      	ands	r3, r2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d03d      	beq.n	80050b0 <HAL_DMA_IRQHandler+0x10c>
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f003 0302 	and.w	r3, r3, #2
 800503a:	2b00      	cmp	r3, #0
 800503c:	d038      	beq.n	80050b0 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0320 	and.w	r3, r3, #32
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10b      	bne.n	8005064 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f022 020a 	bic.w	r2, r2, #10
 800505a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	461a      	mov	r2, r3
 800506a:	4b2e      	ldr	r3, [pc, #184]	@ (8005124 <HAL_DMA_IRQHandler+0x180>)
 800506c:	429a      	cmp	r2, r3
 800506e:	d909      	bls.n	8005084 <HAL_DMA_IRQHandler+0xe0>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005074:	f003 031c 	and.w	r3, r3, #28
 8005078:	4a2b      	ldr	r2, [pc, #172]	@ (8005128 <HAL_DMA_IRQHandler+0x184>)
 800507a:	2102      	movs	r1, #2
 800507c:	fa01 f303 	lsl.w	r3, r1, r3
 8005080:	6053      	str	r3, [r2, #4]
 8005082:	e008      	b.n	8005096 <HAL_DMA_IRQHandler+0xf2>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005088:	f003 031c 	and.w	r3, r3, #28
 800508c:	4a27      	ldr	r2, [pc, #156]	@ (800512c <HAL_DMA_IRQHandler+0x188>)
 800508e:	2102      	movs	r1, #2
 8005090:	fa01 f303 	lsl.w	r3, r1, r3
 8005094:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d038      	beq.n	8005118 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80050ae:	e033      	b.n	8005118 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b4:	f003 031c 	and.w	r3, r3, #28
 80050b8:	2208      	movs	r2, #8
 80050ba:	409a      	lsls	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4013      	ands	r3, r2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d02a      	beq.n	800511a <HAL_DMA_IRQHandler+0x176>
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f003 0308 	and.w	r3, r3, #8
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d025      	beq.n	800511a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 020e 	bic.w	r2, r2, #14
 80050dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050e2:	f003 021c 	and.w	r2, r3, #28
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ea:	2101      	movs	r1, #1
 80050ec:	fa01 f202 	lsl.w	r2, r1, r2
 80050f0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800510c:	2b00      	cmp	r3, #0
 800510e:	d004      	beq.n	800511a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005118:	bf00      	nop
 800511a:	bf00      	nop
}
 800511c:	3710      	adds	r7, #16
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40020080 	.word	0x40020080
 8005128:	40020400 	.word	0x40020400
 800512c:	40020000 	.word	0x40020000

08005130 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
 800513c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005146:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800514c:	2b00      	cmp	r3, #0
 800514e:	d004      	beq.n	800515a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005158:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800515e:	f003 021c 	and.w	r2, r3, #28
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	2101      	movs	r1, #1
 8005168:	fa01 f202 	lsl.w	r2, r1, r2
 800516c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	683a      	ldr	r2, [r7, #0]
 8005174:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	2b10      	cmp	r3, #16
 800517c:	d108      	bne.n	8005190 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800518e:	e007      	b.n	80051a0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	60da      	str	r2, [r3, #12]
}
 80051a0:	bf00      	nop
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr
	...

080051ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	461a      	mov	r2, r3
 80051ba:	4b1c      	ldr	r3, [pc, #112]	@ (800522c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80051bc:	429a      	cmp	r2, r3
 80051be:	d813      	bhi.n	80051e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c4:	089b      	lsrs	r3, r3, #2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80051cc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	3b08      	subs	r3, #8
 80051dc:	4a14      	ldr	r2, [pc, #80]	@ (8005230 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80051de:	fba2 2303 	umull	r2, r3, r2, r3
 80051e2:	091b      	lsrs	r3, r3, #4
 80051e4:	60fb      	str	r3, [r7, #12]
 80051e6:	e011      	b.n	800520c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ec:	089b      	lsrs	r3, r3, #2
 80051ee:	009a      	lsls	r2, r3, #2
 80051f0:	4b10      	ldr	r3, [pc, #64]	@ (8005234 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80051f2:	4413      	add	r3, r2
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	3b08      	subs	r3, #8
 8005200:	4a0b      	ldr	r2, [pc, #44]	@ (8005230 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	091b      	lsrs	r3, r3, #4
 8005208:	3307      	adds	r3, #7
 800520a:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	4a0a      	ldr	r2, [pc, #40]	@ (8005238 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8005210:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f003 031f 	and.w	r3, r3, #31
 8005218:	2201      	movs	r2, #1
 800521a:	409a      	lsls	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005220:	bf00      	nop
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	bc80      	pop	{r7}
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	40020407 	.word	0x40020407
 8005230:	cccccccd 	.word	0xcccccccd
 8005234:	4002081c 	.word	0x4002081c
 8005238:	40020880 	.word	0x40020880

0800523c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800524c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	4b0a      	ldr	r3, [pc, #40]	@ (800527c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	461a      	mov	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a08      	ldr	r2, [pc, #32]	@ (8005280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005260:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	3b01      	subs	r3, #1
 8005266:	f003 0303 	and.w	r3, r3, #3
 800526a:	2201      	movs	r2, #1
 800526c:	409a      	lsls	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005272:	bf00      	nop
 8005274:	3714      	adds	r7, #20
 8005276:	46bd      	mov	sp, r7
 8005278:	bc80      	pop	{r7}
 800527a:	4770      	bx	lr
 800527c:	1000823f 	.word	0x1000823f
 8005280:	40020940 	.word	0x40020940

08005284 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005292:	4b1c      	ldr	r3, [pc, #112]	@ (8005304 <HAL_FLASH_Program+0x80>)
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_FLASH_Program+0x1a>
 800529a:	2302      	movs	r3, #2
 800529c:	e02d      	b.n	80052fa <HAL_FLASH_Program+0x76>
 800529e:	4b19      	ldr	r3, [pc, #100]	@ (8005304 <HAL_FLASH_Program+0x80>)
 80052a0:	2201      	movs	r2, #1
 80052a2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80052a4:	4b17      	ldr	r3, [pc, #92]	@ (8005304 <HAL_FLASH_Program+0x80>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80052aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80052ae:	f000 f869 	bl	8005384 <FLASH_WaitForLastOperation>
 80052b2:	4603      	mov	r3, r0
 80052b4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80052b6:	7dfb      	ldrb	r3, [r7, #23]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d11a      	bne.n	80052f2 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d105      	bne.n	80052ce <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80052c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052c6:	68b8      	ldr	r0, [r7, #8]
 80052c8:	f000 f8be 	bl	8005448 <FLASH_Program_DoubleWord>
 80052cc:	e004      	b.n	80052d8 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	4619      	mov	r1, r3
 80052d2:	68b8      	ldr	r0, [r7, #8]
 80052d4:	f000 f8de 	bl	8005494 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80052d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80052dc:	f000 f852 	bl	8005384 <FLASH_WaitForLastOperation>
 80052e0:	4603      	mov	r3, r0
 80052e2:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 80052e4:	4b08      	ldr	r3, [pc, #32]	@ (8005308 <HAL_FLASH_Program+0x84>)
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	43db      	mvns	r3, r3
 80052ec:	4906      	ldr	r1, [pc, #24]	@ (8005308 <HAL_FLASH_Program+0x84>)
 80052ee:	4013      	ands	r3, r2
 80052f0:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80052f2:	4b04      	ldr	r3, [pc, #16]	@ (8005304 <HAL_FLASH_Program+0x80>)
 80052f4:	2200      	movs	r2, #0
 80052f6:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80052f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	20000884 	.word	0x20000884
 8005308:	58004000 	.word	0x58004000

0800530c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005312:	2300      	movs	r3, #0
 8005314:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005316:	4b0b      	ldr	r3, [pc, #44]	@ (8005344 <HAL_FLASH_Unlock+0x38>)
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	2b00      	cmp	r3, #0
 800531c:	da0b      	bge.n	8005336 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800531e:	4b09      	ldr	r3, [pc, #36]	@ (8005344 <HAL_FLASH_Unlock+0x38>)
 8005320:	4a09      	ldr	r2, [pc, #36]	@ (8005348 <HAL_FLASH_Unlock+0x3c>)
 8005322:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005324:	4b07      	ldr	r3, [pc, #28]	@ (8005344 <HAL_FLASH_Unlock+0x38>)
 8005326:	4a09      	ldr	r2, [pc, #36]	@ (800534c <HAL_FLASH_Unlock+0x40>)
 8005328:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800532a:	4b06      	ldr	r3, [pc, #24]	@ (8005344 <HAL_FLASH_Unlock+0x38>)
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	2b00      	cmp	r3, #0
 8005330:	da01      	bge.n	8005336 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005336:	79fb      	ldrb	r3, [r7, #7]
}
 8005338:	4618      	mov	r0, r3
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	bc80      	pop	{r7}
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	58004000 	.word	0x58004000
 8005348:	45670123 	.word	0x45670123
 800534c:	cdef89ab 	.word	0xcdef89ab

08005350 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800535a:	4b09      	ldr	r3, [pc, #36]	@ (8005380 <HAL_FLASH_Lock+0x30>)
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	4a08      	ldr	r2, [pc, #32]	@ (8005380 <HAL_FLASH_Lock+0x30>)
 8005360:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005364:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8005366:	4b06      	ldr	r3, [pc, #24]	@ (8005380 <HAL_FLASH_Lock+0x30>)
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	2b00      	cmp	r3, #0
 800536c:	db01      	blt.n	8005372 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8005372:	79fb      	ldrb	r3, [r7, #7]
}
 8005374:	4618      	mov	r0, r3
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	bc80      	pop	{r7}
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	58004000 	.word	0x58004000

08005384 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800538c:	f7fd f982 	bl	8002694 <HAL_GetTick>
 8005390:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005392:	e009      	b.n	80053a8 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8005394:	f7fd f97e 	bl	8002694 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d801      	bhi.n	80053a8 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e046      	b.n	8005436 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80053a8:	4b25      	ldr	r3, [pc, #148]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053b4:	d0ee      	beq.n	8005394 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 80053b6:	4b22      	ldr	r3, [pc, #136]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d002      	beq.n	80053cc <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80053c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 80053c8:	2201      	movs	r2, #1
 80053ca:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80053d2:	4013      	ands	r3, r2
 80053d4:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053dc:	d307      	bcc.n	80053ee <FLASH_WaitForLastOperation+0x6a>
 80053de:	4b18      	ldr	r3, [pc, #96]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 80053e0:	699a      	ldr	r2, [r3, #24]
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80053e8:	4915      	ldr	r1, [pc, #84]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	618b      	str	r3, [r1, #24]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d004      	beq.n	8005402 <FLASH_WaitForLastOperation+0x7e>
 80053f8:	4a11      	ldr	r2, [pc, #68]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005400:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00e      	beq.n	8005426 <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8005408:	4a0e      	ldr	r2, [pc, #56]	@ (8005444 <FLASH_WaitForLastOperation+0xc0>)
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e011      	b.n	8005436 <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8005412:	f7fd f93f 	bl	8002694 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	429a      	cmp	r2, r3
 8005420:	d801      	bhi.n	8005426 <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e007      	b.n	8005436 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8005426:	4b06      	ldr	r3, [pc, #24]	@ (8005440 <FLASH_WaitForLastOperation+0xbc>)
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800542e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005432:	d0ee      	beq.n	8005412 <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	58004000 	.word	0x58004000
 8005444:	20000884 	.word	0x20000884

08005448 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005454:	4b0e      	ldr	r3, [pc, #56]	@ (8005490 <FLASH_Program_DoubleWord+0x48>)
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	4a0d      	ldr	r2, [pc, #52]	@ (8005490 <FLASH_Program_DoubleWord+0x48>)
 800545a:	f043 0301 	orr.w	r3, r3, #1
 800545e:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005466:	f3bf 8f6f 	isb	sy
}
 800546a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800546c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	f04f 0300 	mov.w	r3, #0
 8005478:	000a      	movs	r2, r1
 800547a:	2300      	movs	r3, #0
 800547c:	68f9      	ldr	r1, [r7, #12]
 800547e:	3104      	adds	r1, #4
 8005480:	4613      	mov	r3, r2
 8005482:	600b      	str	r3, [r1, #0]
}
 8005484:	bf00      	nop
 8005486:	3714      	adds	r7, #20
 8005488:	46bd      	mov	sp, r7
 800548a:	bc80      	pop	{r7}
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	58004000 	.word	0x58004000

08005494 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8005494:	b480      	push	{r7}
 8005496:	b089      	sub	sp, #36	@ 0x24
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800549e:	2340      	movs	r3, #64	@ 0x40
 80054a0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80054aa:	4b18      	ldr	r3, [pc, #96]	@ (800550c <FLASH_Program_Fast+0x78>)
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	4a17      	ldr	r2, [pc, #92]	@ (800550c <FLASH_Program_Fast+0x78>)
 80054b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054b4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b6:	f3ef 8310 	mrs	r3, PRIMASK
 80054ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80054bc:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 80054be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80054c0:	b672      	cpsid	i
}
 80054c2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	3304      	adds	r3, #4
 80054d0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	3304      	adds	r3, #4
 80054d6:	617b      	str	r3, [r7, #20]
    row_index--;
 80054d8:	7ffb      	ldrb	r3, [r7, #31]
 80054da:	3b01      	subs	r3, #1
 80054dc:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 80054de:	7ffb      	ldrb	r3, [r7, #31]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1ef      	bne.n	80054c4 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 80054e4:	bf00      	nop
 80054e6:	4b09      	ldr	r3, [pc, #36]	@ (800550c <FLASH_Program_Fast+0x78>)
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054f2:	d0f8      	beq.n	80054e6 <FLASH_Program_Fast+0x52>
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f383 8810 	msr	PRIMASK, r3
}
 80054fe:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8005500:	bf00      	nop
 8005502:	3724      	adds	r7, #36	@ 0x24
 8005504:	46bd      	mov	sp, r7
 8005506:	bc80      	pop	{r7}
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	58004000 	.word	0x58004000

08005510 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800551a:	4b28      	ldr	r3, [pc, #160]	@ (80055bc <HAL_FLASHEx_Erase+0xac>)
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	2b01      	cmp	r3, #1
 8005520:	d101      	bne.n	8005526 <HAL_FLASHEx_Erase+0x16>
 8005522:	2302      	movs	r3, #2
 8005524:	e046      	b.n	80055b4 <HAL_FLASHEx_Erase+0xa4>
 8005526:	4b25      	ldr	r3, [pc, #148]	@ (80055bc <HAL_FLASHEx_Erase+0xac>)
 8005528:	2201      	movs	r2, #1
 800552a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800552c:	4b23      	ldr	r3, [pc, #140]	@ (80055bc <HAL_FLASHEx_Erase+0xac>)
 800552e:	2200      	movs	r2, #0
 8005530:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005532:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005536:	f7ff ff25 	bl	8005384 <FLASH_WaitForLastOperation>
 800553a:	4603      	mov	r3, r0
 800553c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d133      	bne.n	80055ac <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2b04      	cmp	r3, #4
 800554a:	d108      	bne.n	800555e <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 800554c:	f000 f838 	bl	80055c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005550:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005554:	f7ff ff16 	bl	8005384 <FLASH_WaitForLastOperation>
 8005558:	4603      	mov	r3, r0
 800555a:	73fb      	strb	r3, [r7, #15]
 800555c:	e024      	b.n	80055a8 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	f04f 32ff 	mov.w	r2, #4294967295
 8005564:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	60bb      	str	r3, [r7, #8]
 800556c:	e012      	b.n	8005594 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 800556e:	68b8      	ldr	r0, [r7, #8]
 8005570:	f000 f836 	bl	80055e0 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005574:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005578:	f7ff ff04 	bl	8005384 <FLASH_WaitForLastOperation>
 800557c:	4603      	mov	r3, r0
 800557e:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8005580:	7bfb      	ldrb	r3, [r7, #15]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d003      	beq.n	800558e <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	68ba      	ldr	r2, [r7, #8]
 800558a:	601a      	str	r2, [r3, #0]
          break;
 800558c:	e00a      	b.n	80055a4 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	3301      	adds	r3, #1
 8005592:	60bb      	str	r3, [r7, #8]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	4413      	add	r3, r2
 800559e:	68ba      	ldr	r2, [r7, #8]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d3e4      	bcc.n	800556e <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 80055a4:	f000 f878 	bl	8005698 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80055a8:	f000 f832 	bl	8005610 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80055ac:	4b03      	ldr	r3, [pc, #12]	@ (80055bc <HAL_FLASHEx_Erase+0xac>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	701a      	strb	r2, [r3, #0]

  return status;
 80055b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	20000884 	.word	0x20000884

080055c0 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80055c0:	b480      	push	{r7}
 80055c2:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 80055c4:	4b05      	ldr	r3, [pc, #20]	@ (80055dc <FLASH_MassErase+0x1c>)
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	4a04      	ldr	r2, [pc, #16]	@ (80055dc <FLASH_MassErase+0x1c>)
 80055ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ce:	f043 0304 	orr.w	r3, r3, #4
 80055d2:	6153      	str	r3, [r2, #20]
#endif
}
 80055d4:	bf00      	nop
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bc80      	pop	{r7}
 80055da:	4770      	bx	lr
 80055dc:	58004000 	.word	0x58004000

080055e0 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 80055e8:	4b08      	ldr	r3, [pc, #32]	@ (800560c <FLASH_PageErase+0x2c>)
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	4313      	orrs	r3, r2
 80055f6:	4a05      	ldr	r2, [pc, #20]	@ (800560c <FLASH_PageErase+0x2c>)
 80055f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055fc:	f043 0302 	orr.w	r3, r3, #2
 8005600:	6153      	str	r3, [r2, #20]
#endif
}
 8005602:	bf00      	nop
 8005604:	370c      	adds	r7, #12
 8005606:	46bd      	mov	sp, r7
 8005608:	bc80      	pop	{r7}
 800560a:	4770      	bx	lr
 800560c:	58004000 	.word	0x58004000

08005610 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005610:	b480      	push	{r7}
 8005612:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8005614:	4b1f      	ldr	r3, [pc, #124]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800561c:	2b01      	cmp	r3, #1
 800561e:	d117      	bne.n	8005650 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005620:	4b1c      	ldr	r3, [pc, #112]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a1b      	ldr	r2, [pc, #108]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005626:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800562a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800562c:	4b19      	ldr	r3, [pc, #100]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a18      	ldr	r2, [pc, #96]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005632:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	4b16      	ldr	r3, [pc, #88]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a15      	ldr	r2, [pc, #84]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800563e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005642:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005644:	4b13      	ldr	r3, [pc, #76]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a12      	ldr	r2, [pc, #72]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800564a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800564e:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8005650:	4b10      	ldr	r3, [pc, #64]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005658:	2b01      	cmp	r3, #1
 800565a:	d117      	bne.n	800568c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800565c:	4b0d      	ldr	r3, [pc, #52]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0c      	ldr	r2, [pc, #48]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005662:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005666:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005668:	4b0a      	ldr	r3, [pc, #40]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a09      	ldr	r2, [pc, #36]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800566e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	4b07      	ldr	r3, [pc, #28]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a06      	ldr	r2, [pc, #24]	@ (8005694 <FLASH_FlushCaches+0x84>)
 800567a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800567e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005680:	4b04      	ldr	r3, [pc, #16]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a03      	ldr	r2, [pc, #12]	@ (8005694 <FLASH_FlushCaches+0x84>)
 8005686:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800568a:	6013      	str	r3, [r2, #0]
  }
#endif
}
 800568c:	bf00      	nop
 800568e:	46bd      	mov	sp, r7
 8005690:	bc80      	pop	{r7}
 8005692:	4770      	bx	lr
 8005694:	58004000 	.word	0x58004000

08005698 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800569c:	4b05      	ldr	r3, [pc, #20]	@ (80056b4 <FLASH_AcknowledgePageErase+0x1c>)
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	4a04      	ldr	r2, [pc, #16]	@ (80056b4 <FLASH_AcknowledgePageErase+0x1c>)
 80056a2:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80056a6:	f023 0302 	bic.w	r3, r3, #2
 80056aa:	6153      	str	r3, [r2, #20]
#endif
}
 80056ac:	bf00      	nop
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr
 80056b4:	58004000 	.word	0x58004000

080056b8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056c6:	e140      	b.n	800594a <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	2101      	movs	r1, #1
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	fa01 f303 	lsl.w	r3, r1, r3
 80056d4:	4013      	ands	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f000 8132 	beq.w	8005944 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f003 0303 	and.w	r3, r3, #3
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d005      	beq.n	80056f8 <HAL_GPIO_Init+0x40>
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f003 0303 	and.w	r3, r3, #3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d130      	bne.n	800575a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	2203      	movs	r2, #3
 8005704:	fa02 f303 	lsl.w	r3, r2, r3
 8005708:	43db      	mvns	r3, r3
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	4013      	ands	r3, r2
 800570e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	68da      	ldr	r2, [r3, #12]
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	005b      	lsls	r3, r3, #1
 8005718:	fa02 f303 	lsl.w	r3, r2, r3
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	4313      	orrs	r3, r2
 8005720:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800572e:	2201      	movs	r2, #1
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	43db      	mvns	r3, r3
 8005738:	693a      	ldr	r2, [r7, #16]
 800573a:	4013      	ands	r3, r2
 800573c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	091b      	lsrs	r3, r3, #4
 8005744:	f003 0201 	and.w	r2, r3, #1
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	fa02 f303 	lsl.w	r3, r2, r3
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f003 0303 	and.w	r3, r3, #3
 8005762:	2b03      	cmp	r3, #3
 8005764:	d017      	beq.n	8005796 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	2203      	movs	r2, #3
 8005772:	fa02 f303 	lsl.w	r3, r2, r3
 8005776:	43db      	mvns	r3, r3
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	4013      	ands	r3, r2
 800577c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	005b      	lsls	r3, r3, #1
 8005786:	fa02 f303 	lsl.w	r3, r2, r3
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	4313      	orrs	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d123      	bne.n	80057ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	08da      	lsrs	r2, r3, #3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3208      	adds	r2, #8
 80057aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f003 0307 	and.w	r3, r3, #7
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	220f      	movs	r2, #15
 80057ba:	fa02 f303 	lsl.w	r3, r2, r3
 80057be:	43db      	mvns	r3, r3
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4013      	ands	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	691a      	ldr	r2, [r3, #16]
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	f003 0307 	and.w	r3, r3, #7
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	fa02 f303 	lsl.w	r3, r2, r3
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	08da      	lsrs	r2, r3, #3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	3208      	adds	r2, #8
 80057e4:	6939      	ldr	r1, [r7, #16]
 80057e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	2203      	movs	r2, #3
 80057f6:	fa02 f303 	lsl.w	r3, r2, r3
 80057fa:	43db      	mvns	r3, r3
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	4013      	ands	r3, r2
 8005800:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f003 0203 	and.w	r2, r3, #3
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	4313      	orrs	r3, r2
 8005816:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	693a      	ldr	r2, [r7, #16]
 800581c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005826:	2b00      	cmp	r3, #0
 8005828:	f000 808c 	beq.w	8005944 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800582c:	4a4e      	ldr	r2, [pc, #312]	@ (8005968 <HAL_GPIO_Init+0x2b0>)
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	089b      	lsrs	r3, r3, #2
 8005832:	3302      	adds	r3, #2
 8005834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005838:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	f003 0303 	and.w	r3, r3, #3
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	2207      	movs	r2, #7
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	43db      	mvns	r3, r3
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	4013      	ands	r3, r2
 800584e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005856:	d00d      	beq.n	8005874 <HAL_GPIO_Init+0x1bc>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a44      	ldr	r2, [pc, #272]	@ (800596c <HAL_GPIO_Init+0x2b4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d007      	beq.n	8005870 <HAL_GPIO_Init+0x1b8>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a43      	ldr	r2, [pc, #268]	@ (8005970 <HAL_GPIO_Init+0x2b8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d101      	bne.n	800586c <HAL_GPIO_Init+0x1b4>
 8005868:	2302      	movs	r3, #2
 800586a:	e004      	b.n	8005876 <HAL_GPIO_Init+0x1be>
 800586c:	2307      	movs	r3, #7
 800586e:	e002      	b.n	8005876 <HAL_GPIO_Init+0x1be>
 8005870:	2301      	movs	r3, #1
 8005872:	e000      	b.n	8005876 <HAL_GPIO_Init+0x1be>
 8005874:	2300      	movs	r3, #0
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	f002 0203 	and.w	r2, r2, #3
 800587c:	0092      	lsls	r2, r2, #2
 800587e:	4093      	lsls	r3, r2
 8005880:	693a      	ldr	r2, [r7, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005886:	4938      	ldr	r1, [pc, #224]	@ (8005968 <HAL_GPIO_Init+0x2b0>)
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	089b      	lsrs	r3, r3, #2
 800588c:	3302      	adds	r3, #2
 800588e:	693a      	ldr	r2, [r7, #16]
 8005890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005894:	4b37      	ldr	r3, [pc, #220]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	43db      	mvns	r3, r3
 800589e:	693a      	ldr	r2, [r7, #16]
 80058a0:	4013      	ands	r3, r2
 80058a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80058b8:	4a2e      	ldr	r2, [pc, #184]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80058be:	4b2d      	ldr	r3, [pc, #180]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	43db      	mvns	r3, r3
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	4013      	ands	r3, r2
 80058cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	4313      	orrs	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80058e2:	4a24      	ldr	r2, [pc, #144]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80058e8:	4b22      	ldr	r3, [pc, #136]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 80058ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058ee:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	43db      	mvns	r3, r3
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	4013      	ands	r3, r2
 80058f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4313      	orrs	r3, r2
 800590c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800590e:	4a19      	ldr	r2, [pc, #100]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005916:	4b17      	ldr	r3, [pc, #92]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 8005918:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800591c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	43db      	mvns	r3, r3
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4013      	ands	r3, r2
 8005926:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d003      	beq.n	800593c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	4313      	orrs	r3, r2
 800593a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800593c:	4a0d      	ldr	r2, [pc, #52]	@ (8005974 <HAL_GPIO_Init+0x2bc>)
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	3301      	adds	r3, #1
 8005948:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	fa22 f303 	lsr.w	r3, r2, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	f47f aeb7 	bne.w	80056c8 <HAL_GPIO_Init+0x10>
  }
}
 800595a:	bf00      	nop
 800595c:	bf00      	nop
 800595e:	371c      	adds	r7, #28
 8005960:	46bd      	mov	sp, r7
 8005962:	bc80      	pop	{r7}
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	40010000 	.word	0x40010000
 800596c:	48000400 	.word	0x48000400
 8005970:	48000800 	.word	0x48000800
 8005974:	58000800 	.word	0x58000800

08005978 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005978:	b480      	push	{r7}
 800597a:	b087      	sub	sp, #28
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005986:	e0af      	b.n	8005ae8 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005988:	2201      	movs	r2, #1
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	4013      	ands	r3, r2
 8005994:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 80a2 	beq.w	8005ae2 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800599e:	4a59      	ldr	r2, [pc, #356]	@ (8005b04 <HAL_GPIO_DeInit+0x18c>)
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	089b      	lsrs	r3, r3, #2
 80059a4:	3302      	adds	r3, #2
 80059a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059aa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f003 0303 	and.w	r3, r3, #3
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	2207      	movs	r2, #7
 80059b6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	4013      	ands	r3, r2
 80059be:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80059c6:	d00d      	beq.n	80059e4 <HAL_GPIO_DeInit+0x6c>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a4f      	ldr	r2, [pc, #316]	@ (8005b08 <HAL_GPIO_DeInit+0x190>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <HAL_GPIO_DeInit+0x68>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a4e      	ldr	r2, [pc, #312]	@ (8005b0c <HAL_GPIO_DeInit+0x194>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d101      	bne.n	80059dc <HAL_GPIO_DeInit+0x64>
 80059d8:	2302      	movs	r3, #2
 80059da:	e004      	b.n	80059e6 <HAL_GPIO_DeInit+0x6e>
 80059dc:	2307      	movs	r3, #7
 80059de:	e002      	b.n	80059e6 <HAL_GPIO_DeInit+0x6e>
 80059e0:	2301      	movs	r3, #1
 80059e2:	e000      	b.n	80059e6 <HAL_GPIO_DeInit+0x6e>
 80059e4:	2300      	movs	r3, #0
 80059e6:	697a      	ldr	r2, [r7, #20]
 80059e8:	f002 0203 	and.w	r2, r2, #3
 80059ec:	0092      	lsls	r2, r2, #2
 80059ee:	4093      	lsls	r3, r2
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d136      	bne.n	8005a64 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 80059f6:	4b46      	ldr	r3, [pc, #280]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 80059f8:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	43db      	mvns	r3, r3
 8005a00:	4943      	ldr	r1, [pc, #268]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a02:	4013      	ands	r3, r2
 8005a04:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005a08:	4b41      	ldr	r3, [pc, #260]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a0a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	43db      	mvns	r3, r3
 8005a12:	493f      	ldr	r1, [pc, #252]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a14:	4013      	ands	r3, r2
 8005a16:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	43db      	mvns	r3, r3
 8005a22:	493b      	ldr	r1, [pc, #236]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a24:	4013      	ands	r3, r2
 8005a26:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005a28:	4b39      	ldr	r3, [pc, #228]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a2a:	685a      	ldr	r2, [r3, #4]
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	43db      	mvns	r3, r3
 8005a30:	4937      	ldr	r1, [pc, #220]	@ (8005b10 <HAL_GPIO_DeInit+0x198>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f003 0303 	and.w	r3, r3, #3
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	2207      	movs	r2, #7
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005a46:	4a2f      	ldr	r2, [pc, #188]	@ (8005b04 <HAL_GPIO_DeInit+0x18c>)
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	089b      	lsrs	r3, r3, #2
 8005a4c:	3302      	adds	r3, #2
 8005a4e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	43da      	mvns	r2, r3
 8005a56:	482b      	ldr	r0, [pc, #172]	@ (8005b04 <HAL_GPIO_DeInit+0x18c>)
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	089b      	lsrs	r3, r3, #2
 8005a5c:	400a      	ands	r2, r1
 8005a5e:	3302      	adds	r3, #2
 8005a60:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	2103      	movs	r1, #3
 8005a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	08da      	lsrs	r2, r3, #3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3208      	adds	r2, #8
 8005a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f003 0307 	and.w	r3, r3, #7
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	220f      	movs	r2, #15
 8005a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a92:	43db      	mvns	r3, r3
 8005a94:	697a      	ldr	r2, [r7, #20]
 8005a96:	08d2      	lsrs	r2, r2, #3
 8005a98:	4019      	ands	r1, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	3208      	adds	r2, #8
 8005a9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	2103      	movs	r1, #3
 8005aac:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab0:	43db      	mvns	r3, r3
 8005ab2:	401a      	ands	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	2101      	movs	r1, #1
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	401a      	ands	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68da      	ldr	r2, [r3, #12]
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	005b      	lsls	r3, r3, #1
 8005ad4:	2103      	movs	r1, #3
 8005ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8005ada:	43db      	mvns	r3, r3
 8005adc:	401a      	ands	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005ae8:	683a      	ldr	r2, [r7, #0]
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	fa22 f303 	lsr.w	r3, r2, r3
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f47f af49 	bne.w	8005988 <HAL_GPIO_DeInit+0x10>
  }
}
 8005af6:	bf00      	nop
 8005af8:	bf00      	nop
 8005afa:	371c      	adds	r7, #28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	40010000 	.word	0x40010000
 8005b08:	48000400 	.word	0x48000400
 8005b0c:	48000800 	.word	0x48000800
 8005b10:	58000800 	.word	0x58000800

08005b14 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691a      	ldr	r2, [r3, #16]
 8005b24:	887b      	ldrh	r3, [r7, #2]
 8005b26:	4013      	ands	r3, r2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	73fb      	strb	r3, [r7, #15]
 8005b30:	e001      	b.n	8005b36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b32:	2300      	movs	r3, #0
 8005b34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3714      	adds	r7, #20
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bc80      	pop	{r7}
 8005b40:	4770      	bx	lr

08005b42 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b083      	sub	sp, #12
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	807b      	strh	r3, [r7, #2]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b52:	787b      	ldrb	r3, [r7, #1]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d003      	beq.n	8005b60 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b58:	887a      	ldrh	r2, [r7, #2]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b5e:	e002      	b.n	8005b66 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b60:	887a      	ldrh	r2, [r7, #2]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr

08005b70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	4603      	mov	r3, r0
 8005b78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b7a:	4b08      	ldr	r3, [pc, #32]	@ (8005b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	88fb      	ldrh	r3, [r7, #6]
 8005b80:	4013      	ands	r3, r2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d006      	beq.n	8005b94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b86:	4a05      	ldr	r2, [pc, #20]	@ (8005b9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b88:	88fb      	ldrh	r3, [r7, #6]
 8005b8a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b8c:	88fb      	ldrh	r3, [r7, #6]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f004 ffb2 	bl	800aaf8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b94:	bf00      	nop
 8005b96:	3708      	adds	r7, #8
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	58000800 	.word	0x58000800

08005ba0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ba4:	4b04      	ldr	r3, [pc, #16]	@ (8005bb8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a03      	ldr	r2, [pc, #12]	@ (8005bb8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005baa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bae:	6013      	str	r3, [r2, #0]
}
 8005bb0:	bf00      	nop
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr
 8005bb8:	58000400 	.word	0x58000400

08005bbc <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10c      	bne.n	8005be8 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005bce:	4b13      	ldr	r3, [pc, #76]	@ (8005c1c <HAL_PWR_EnterSLEEPMode+0x60>)
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bda:	d10d      	bne.n	8005bf8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005bdc:	f000 f83c 	bl	8005c58 <HAL_PWREx_DisableLowPowerRunMode>
 8005be0:	4603      	mov	r3, r0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d008      	beq.n	8005bf8 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005be6:	e015      	b.n	8005c14 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005be8:	4b0c      	ldr	r3, [pc, #48]	@ (8005c1c <HAL_PWR_EnterSLEEPMode+0x60>)
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005bf4:	f000 f822 	bl	8005c3c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005bf8:	4b09      	ldr	r3, [pc, #36]	@ (8005c20 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005bfa:	691b      	ldr	r3, [r3, #16]
 8005bfc:	4a08      	ldr	r2, [pc, #32]	@ (8005c20 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005bfe:	f023 0304 	bic.w	r3, r3, #4
 8005c02:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005c04:	78fb      	ldrb	r3, [r7, #3]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d101      	bne.n	8005c0e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005c0a:	bf30      	wfi
 8005c0c:	e002      	b.n	8005c14 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005c0e:	bf40      	sev
    __WFE();
 8005c10:	bf20      	wfe
    __WFE();
 8005c12:	bf20      	wfe
  }
}
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	58000400 	.word	0x58000400
 8005c20:	e000ed00 	.word	0xe000ed00

08005c24 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005c28:	4b03      	ldr	r3, [pc, #12]	@ (8005c38 <HAL_PWREx_GetVoltageRange+0x14>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr
 8005c38:	58000400 	.word	0x58000400

08005c3c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005c40:	4b04      	ldr	r3, [pc, #16]	@ (8005c54 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a03      	ldr	r2, [pc, #12]	@ (8005c54 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005c46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c4a:	6013      	str	r3, [r2, #0]
}
 8005c4c:	bf00      	nop
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bc80      	pop	{r7}
 8005c52:	4770      	bx	lr
 8005c54:	58000400 	.word	0x58000400

08005c58 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005c5e:	4b16      	ldr	r3, [pc, #88]	@ (8005cb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a15      	ldr	r2, [pc, #84]	@ (8005cb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005c64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c68:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005c6a:	4b14      	ldr	r3, [pc, #80]	@ (8005cbc <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2232      	movs	r2, #50	@ 0x32
 8005c70:	fb02 f303 	mul.w	r3, r2, r3
 8005c74:	4a12      	ldr	r2, [pc, #72]	@ (8005cc0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005c76:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7a:	0c9b      	lsrs	r3, r3, #18
 8005c7c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005c7e:	e002      	b.n	8005c86 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3b01      	subs	r3, #1
 8005c84:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005c86:	4b0c      	ldr	r3, [pc, #48]	@ (8005cb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005c88:	695b      	ldr	r3, [r3, #20]
 8005c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c92:	d102      	bne.n	8005c9a <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1f2      	bne.n	8005c80 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005c9a:	4b07      	ldr	r3, [pc, #28]	@ (8005cb8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ca2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ca6:	d101      	bne.n	8005cac <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e000      	b.n	8005cae <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	370c      	adds	r7, #12
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bc80      	pop	{r7}
 8005cb6:	4770      	bx	lr
 8005cb8:	58000400 	.word	0x58000400
 8005cbc:	20000014 	.word	0x20000014
 8005cc0:	431bde83 	.word	0x431bde83

08005cc4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	4603      	mov	r3, r0
 8005ccc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005cce:	4b10      	ldr	r3, [pc, #64]	@ (8005d10 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f023 0307 	bic.w	r3, r3, #7
 8005cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8005d10 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005cd8:	f043 0302 	orr.w	r3, r3, #2
 8005cdc:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cde:	4b0d      	ldr	r3, [pc, #52]	@ (8005d14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8005d14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005ce4:	f043 0304 	orr.w	r3, r3, #4
 8005ce8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005cea:	79fb      	ldrb	r3, [r7, #7]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d101      	bne.n	8005cf4 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005cf0:	bf30      	wfi
 8005cf2:	e002      	b.n	8005cfa <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005cf4:	bf40      	sev
    __WFE();
 8005cf6:	bf20      	wfe
    __WFE();
 8005cf8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005cfa:	4b06      	ldr	r3, [pc, #24]	@ (8005d14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	4a05      	ldr	r2, [pc, #20]	@ (8005d14 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005d00:	f023 0304 	bic.w	r3, r3, #4
 8005d04:	6113      	str	r3, [r2, #16]
}
 8005d06:	bf00      	nop
 8005d08:	370c      	adds	r7, #12
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bc80      	pop	{r7}
 8005d0e:	4770      	bx	lr
 8005d10:	58000400 	.word	0x58000400
 8005d14:	e000ed00 	.word	0xe000ed00

08005d18 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005d1c:	4b06      	ldr	r3, [pc, #24]	@ (8005d38 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d28:	d101      	bne.n	8005d2e <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e000      	b.n	8005d30 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005d2e:	2300      	movs	r3, #0
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr
 8005d38:	58000400 	.word	0x58000400

08005d3c <LL_RCC_HSE_EnableTcxo>:
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005d4e:	6013      	str	r3, [r2, #0]
}
 8005d50:	bf00      	nop
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bc80      	pop	{r7}
 8005d56:	4770      	bx	lr

08005d58 <LL_RCC_HSE_DisableTcxo>:
{
 8005d58:	b480      	push	{r7}
 8005d5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005d5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d6a:	6013      	str	r3, [r2, #0]
}
 8005d6c:	bf00      	nop
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bc80      	pop	{r7}
 8005d72:	4770      	bx	lr

08005d74 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005d74:	b480      	push	{r7}
 8005d76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d86:	d101      	bne.n	8005d8c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e000      	b.n	8005d8e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr

08005d96 <LL_RCC_HSE_Enable>:
{
 8005d96:	b480      	push	{r7}
 8005d98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005d9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005da8:	6013      	str	r3, [r2, #0]
}
 8005daa:	bf00      	nop
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bc80      	pop	{r7}
 8005db0:	4770      	bx	lr

08005db2 <LL_RCC_HSE_Disable>:
{
 8005db2:	b480      	push	{r7}
 8005db4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dc4:	6013      	str	r3, [r2, #0]
}
 8005dc6:	bf00      	nop
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bc80      	pop	{r7}
 8005dcc:	4770      	bx	lr

08005dce <LL_RCC_HSE_IsReady>:
{
 8005dce:	b480      	push	{r7}
 8005dd0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005dd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ddc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005de0:	d101      	bne.n	8005de6 <LL_RCC_HSE_IsReady+0x18>
 8005de2:	2301      	movs	r3, #1
 8005de4:	e000      	b.n	8005de8 <LL_RCC_HSE_IsReady+0x1a>
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bc80      	pop	{r7}
 8005dee:	4770      	bx	lr

08005df0 <LL_RCC_HSI_Enable>:
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005df4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005dfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e02:	6013      	str	r3, [r2, #0]
}
 8005e04:	bf00      	nop
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bc80      	pop	{r7}
 8005e0a:	4770      	bx	lr

08005e0c <LL_RCC_HSI_Disable>:
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005e10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e1a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e1e:	6013      	str	r3, [r2, #0]
}
 8005e20:	bf00      	nop
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr

08005e28 <LL_RCC_HSI_IsReady>:
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005e2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e3a:	d101      	bne.n	8005e40 <LL_RCC_HSI_IsReady+0x18>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e000      	b.n	8005e42 <LL_RCC_HSI_IsReady+0x1a>
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bc80      	pop	{r7}
 8005e48:	4770      	bx	lr

08005e4a <LL_RCC_HSI_SetCalibTrimming>:
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b083      	sub	sp, #12
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005e52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	061b      	lsls	r3, r3, #24
 8005e60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e64:	4313      	orrs	r3, r2
 8005e66:	604b      	str	r3, [r1, #4]
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bc80      	pop	{r7}
 8005e70:	4770      	bx	lr

08005e72 <LL_RCC_LSE_IsReady>:
{
 8005e72:	b480      	push	{r7}
 8005e74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005e76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d101      	bne.n	8005e8a <LL_RCC_LSE_IsReady+0x18>
 8005e86:	2301      	movs	r3, #1
 8005e88:	e000      	b.n	8005e8c <LL_RCC_LSE_IsReady+0x1a>
 8005e8a:	2300      	movs	r3, #0
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <LL_RCC_LSI_Enable>:
{
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005e98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ea0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ea4:	f043 0301 	orr.w	r3, r3, #1
 8005ea8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005eac:	bf00      	nop
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bc80      	pop	{r7}
 8005eb2:	4770      	bx	lr

08005eb4 <LL_RCC_LSI_Disable>:
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005eb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ec0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ec4:	f023 0301 	bic.w	r3, r3, #1
 8005ec8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005ecc:	bf00      	nop
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bc80      	pop	{r7}
 8005ed2:	4770      	bx	lr

08005ed4 <LL_RCC_LSI_IsReady>:
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d101      	bne.n	8005eec <LL_RCC_LSI_IsReady+0x18>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e000      	b.n	8005eee <LL_RCC_LSI_IsReady+0x1a>
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bc80      	pop	{r7}
 8005ef4:	4770      	bx	lr

08005ef6 <LL_RCC_MSI_Enable>:
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005efa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f04:	f043 0301 	orr.w	r3, r3, #1
 8005f08:	6013      	str	r3, [r2, #0]
}
 8005f0a:	bf00      	nop
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bc80      	pop	{r7}
 8005f10:	4770      	bx	lr

08005f12 <LL_RCC_MSI_Disable>:
{
 8005f12:	b480      	push	{r7}
 8005f14:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f20:	f023 0301 	bic.w	r3, r3, #1
 8005f24:	6013      	str	r3, [r2, #0]
}
 8005f26:	bf00      	nop
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bc80      	pop	{r7}
 8005f2c:	4770      	bx	lr

08005f2e <LL_RCC_MSI_IsReady>:
{
 8005f2e:	b480      	push	{r7}
 8005f30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0302 	and.w	r3, r3, #2
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d101      	bne.n	8005f44 <LL_RCC_MSI_IsReady+0x16>
 8005f40:	2301      	movs	r3, #1
 8005f42:	e000      	b.n	8005f46 <LL_RCC_MSI_IsReady+0x18>
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bc80      	pop	{r7}
 8005f4c:	4770      	bx	lr

08005f4e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005f4e:	b480      	push	{r7}
 8005f50:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005f52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0308 	and.w	r3, r3, #8
 8005f5c:	2b08      	cmp	r3, #8
 8005f5e:	d101      	bne.n	8005f64 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e000      	b.n	8005f66 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bc80      	pop	{r7}
 8005f6c:	4770      	bx	lr

08005f6e <LL_RCC_MSI_GetRange>:
{
 8005f6e:	b480      	push	{r7}
 8005f70:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bc80      	pop	{r7}
 8005f82:	4770      	bx	lr

08005f84 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005f88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f90:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bc80      	pop	{r7}
 8005f9a:	4770      	bx	lr

08005f9c <LL_RCC_MSI_SetCalibTrimming>:
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	021b      	lsls	r3, r3, #8
 8005fb2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	604b      	str	r3, [r1, #4]
}
 8005fba:	bf00      	nop
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr

08005fc4 <LL_RCC_SetSysClkSource>:
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005fcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f023 0203 	bic.w	r2, r3, #3
 8005fd6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	608b      	str	r3, [r1, #8]
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bc80      	pop	{r7}
 8005fe8:	4770      	bx	lr

08005fea <LL_RCC_GetSysClkSource>:
{
 8005fea:	b480      	push	{r7}
 8005fec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f003 030c 	and.w	r3, r3, #12
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr

08006000 <LL_RCC_SetAHBPrescaler>:
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006012:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4313      	orrs	r3, r2
 800601a:	608b      	str	r3, [r1, #8]
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <LL_RCC_SetAHB3Prescaler>:
{
 8006026:	b480      	push	{r7}
 8006028:	b083      	sub	sp, #12
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800602e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006032:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006036:	f023 020f 	bic.w	r2, r3, #15
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	091b      	lsrs	r3, r3, #4
 800603e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006042:	4313      	orrs	r3, r2
 8006044:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr

08006052 <LL_RCC_SetAPB1Prescaler>:
{
 8006052:	b480      	push	{r7}
 8006054:	b083      	sub	sp, #12
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800605a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006064:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4313      	orrs	r3, r2
 800606c:	608b      	str	r3, [r1, #8]
}
 800606e:	bf00      	nop
 8006070:	370c      	adds	r7, #12
 8006072:	46bd      	mov	sp, r7
 8006074:	bc80      	pop	{r7}
 8006076:	4770      	bx	lr

08006078 <LL_RCC_SetAPB2Prescaler>:
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006080:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800608a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4313      	orrs	r3, r2
 8006092:	608b      	str	r3, [r1, #8]
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	bc80      	pop	{r7}
 800609c:	4770      	bx	lr

0800609e <LL_RCC_GetAHBPrescaler>:
{
 800609e:	b480      	push	{r7}
 80060a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80060a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bc80      	pop	{r7}
 80060b2:	4770      	bx	lr

080060b4 <LL_RCC_GetAHB3Prescaler>:
{
 80060b4:	b480      	push	{r7}
 80060b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80060b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060bc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80060c0:	011b      	lsls	r3, r3, #4
 80060c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bc80      	pop	{r7}
 80060cc:	4770      	bx	lr

080060ce <LL_RCC_GetAPB1Prescaler>:
{
 80060ce:	b480      	push	{r7}
 80060d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80060d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80060dc:	4618      	mov	r0, r3
 80060de:	46bd      	mov	sp, r7
 80060e0:	bc80      	pop	{r7}
 80060e2:	4770      	bx	lr

080060e4 <LL_RCC_GetAPB2Prescaler>:
{
 80060e4:	b480      	push	{r7}
 80060e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80060e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bc80      	pop	{r7}
 80060f8:	4770      	bx	lr

080060fa <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80060fa:	b480      	push	{r7}
 80060fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80060fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006108:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800610c:	6013      	str	r3, [r2, #0]
}
 800610e:	bf00      	nop
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8006116:	b480      	push	{r7}
 8006118:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800611a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006124:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006128:	6013      	str	r3, [r2, #0]
}
 800612a:	bf00      	nop
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr

08006132 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006132:	b480      	push	{r7}
 8006134:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006140:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006144:	d101      	bne.n	800614a <LL_RCC_PLL_IsReady+0x18>
 8006146:	2301      	movs	r3, #1
 8006148:	e000      	b.n	800614c <LL_RCC_PLL_IsReady+0x1a>
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr

08006154 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006154:	b480      	push	{r7}
 8006156:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	0a1b      	lsrs	r3, r3, #8
 8006160:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8006164:	4618      	mov	r0, r3
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr

0800616c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800616c:	b480      	push	{r7}
 800616e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800617a:	4618      	mov	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	bc80      	pop	{r7}
 8006180:	4770      	bx	lr

08006182 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8006182:	b480      	push	{r7}
 8006184:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006186:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8006190:	4618      	mov	r0, r3
 8006192:	46bd      	mov	sp, r7
 8006194:	bc80      	pop	{r7}
 8006196:	4770      	bx	lr

08006198 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8006198:	b480      	push	{r7}
 800619a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800619c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f003 0303 	and.w	r3, r3, #3
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80061ae:	b480      	push	{r7}
 80061b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80061b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061c0:	d101      	bne.n	80061c6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bc80      	pop	{r7}
 80061ce:	4770      	bx	lr

080061d0 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80061d0:	b480      	push	{r7}
 80061d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80061d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80061dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061e4:	d101      	bne.n	80061ea <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80061e6:	2301      	movs	r3, #1
 80061e8:	e000      	b.n	80061ec <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bc80      	pop	{r7}
 80061f2:	4770      	bx	lr

080061f4 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80061f4:	b480      	push	{r7}
 80061f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80061f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006202:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006206:	d101      	bne.n	800620c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006208:	2301      	movs	r3, #1
 800620a:	e000      	b.n	800620e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	46bd      	mov	sp, r7
 8006212:	bc80      	pop	{r7}
 8006214:	4770      	bx	lr

08006216 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8006216:	b480      	push	{r7}
 8006218:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800621a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006224:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006228:	d101      	bne.n	800622e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800622a:	2301      	movs	r3, #1
 800622c:	e000      	b.n	8006230 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	46bd      	mov	sp, r7
 8006234:	bc80      	pop	{r7}
 8006236:	4770      	bx	lr

08006238 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b088      	sub	sp, #32
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d101      	bne.n	800624a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e36f      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800624a:	f7ff fece 	bl	8005fea <LL_RCC_GetSysClkSource>
 800624e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006250:	f7ff ffa2 	bl	8006198 <LL_RCC_PLL_GetMainSource>
 8006254:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0320 	and.w	r3, r3, #32
 800625e:	2b00      	cmp	r3, #0
 8006260:	f000 80c4 	beq.w	80063ec <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d005      	beq.n	8006276 <HAL_RCC_OscConfig+0x3e>
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	2b0c      	cmp	r3, #12
 800626e:	d176      	bne.n	800635e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	2b01      	cmp	r3, #1
 8006274:	d173      	bne.n	800635e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d101      	bne.n	8006282 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e353      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006286:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0308 	and.w	r3, r3, #8
 8006290:	2b00      	cmp	r3, #0
 8006292:	d005      	beq.n	80062a0 <HAL_RCC_OscConfig+0x68>
 8006294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800629e:	e006      	b.n	80062ae <HAL_RCC_OscConfig+0x76>
 80062a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80062a8:	091b      	lsrs	r3, r3, #4
 80062aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d222      	bcs.n	80062f8 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b6:	4618      	mov	r0, r3
 80062b8:	f000 fd3c 	bl	8006d34 <RCC_SetFlashLatencyFromMSIRange>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e331      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062d0:	f043 0308 	orr.w	r3, r3, #8
 80062d4:	6013      	str	r3, [r2, #0]
 80062d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062e8:	4313      	orrs	r3, r2
 80062ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff fe53 	bl	8005f9c <LL_RCC_MSI_SetCalibTrimming>
 80062f6:	e021      	b.n	800633c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80062f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006302:	f043 0308 	orr.w	r3, r3, #8
 8006306:	6013      	str	r3, [r2, #0]
 8006308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006316:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800631a:	4313      	orrs	r3, r2
 800631c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006322:	4618      	mov	r0, r3
 8006324:	f7ff fe3a 	bl	8005f9c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800632c:	4618      	mov	r0, r3
 800632e:	f000 fd01 	bl	8006d34 <RCC_SetFlashLatencyFromMSIRange>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e2f6      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800633c:	f000 fcc2 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 8006340:	4603      	mov	r3, r0
 8006342:	4aa7      	ldr	r2, [pc, #668]	@ (80065e0 <HAL_RCC_OscConfig+0x3a8>)
 8006344:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8006346:	4ba7      	ldr	r3, [pc, #668]	@ (80065e4 <HAL_RCC_OscConfig+0x3ac>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4618      	mov	r0, r3
 800634c:	f7fc f998 	bl	8002680 <HAL_InitTick>
 8006350:	4603      	mov	r3, r0
 8006352:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006354:	7cfb      	ldrb	r3, [r7, #19]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d047      	beq.n	80063ea <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800635a:	7cfb      	ldrb	r3, [r7, #19]
 800635c:	e2e5      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d02c      	beq.n	80063c0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006366:	f7ff fdc6 	bl	8005ef6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800636a:	f7fc f993 	bl	8002694 <HAL_GetTick>
 800636e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006370:	e008      	b.n	8006384 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006372:	f7fc f98f 	bl	8002694 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	2b02      	cmp	r3, #2
 800637e:	d901      	bls.n	8006384 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8006380:	2303      	movs	r3, #3
 8006382:	e2d2      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006384:	f7ff fdd3 	bl	8005f2e <LL_RCC_MSI_IsReady>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d0f1      	beq.n	8006372 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800638e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006398:	f043 0308 	orr.w	r3, r3, #8
 800639c:	6013      	str	r3, [r2, #0]
 800639e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063b0:	4313      	orrs	r3, r2
 80063b2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b8:	4618      	mov	r0, r3
 80063ba:	f7ff fdef 	bl	8005f9c <LL_RCC_MSI_SetCalibTrimming>
 80063be:	e015      	b.n	80063ec <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80063c0:	f7ff fda7 	bl	8005f12 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80063c4:	f7fc f966 	bl	8002694 <HAL_GetTick>
 80063c8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80063ca:	e008      	b.n	80063de <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80063cc:	f7fc f962 	bl	8002694 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d901      	bls.n	80063de <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e2a5      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80063de:	f7ff fda6 	bl	8005f2e <LL_RCC_MSI_IsReady>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1f1      	bne.n	80063cc <HAL_RCC_OscConfig+0x194>
 80063e8:	e000      	b.n	80063ec <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80063ea:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0301 	and.w	r3, r3, #1
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d058      	beq.n	80064aa <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	2b08      	cmp	r3, #8
 80063fc:	d005      	beq.n	800640a <HAL_RCC_OscConfig+0x1d2>
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	2b0c      	cmp	r3, #12
 8006402:	d108      	bne.n	8006416 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	2b03      	cmp	r3, #3
 8006408:	d105      	bne.n	8006416 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d14b      	bne.n	80064aa <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e289      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8006416:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006428:	4313      	orrs	r3, r2
 800642a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006434:	d102      	bne.n	800643c <HAL_RCC_OscConfig+0x204>
 8006436:	f7ff fcae 	bl	8005d96 <LL_RCC_HSE_Enable>
 800643a:	e00d      	b.n	8006458 <HAL_RCC_OscConfig+0x220>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8006444:	d104      	bne.n	8006450 <HAL_RCC_OscConfig+0x218>
 8006446:	f7ff fc79 	bl	8005d3c <LL_RCC_HSE_EnableTcxo>
 800644a:	f7ff fca4 	bl	8005d96 <LL_RCC_HSE_Enable>
 800644e:	e003      	b.n	8006458 <HAL_RCC_OscConfig+0x220>
 8006450:	f7ff fcaf 	bl	8005db2 <LL_RCC_HSE_Disable>
 8006454:	f7ff fc80 	bl	8005d58 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d012      	beq.n	8006486 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006460:	f7fc f918 	bl	8002694 <HAL_GetTick>
 8006464:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006466:	e008      	b.n	800647a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006468:	f7fc f914 	bl	8002694 <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	2b64      	cmp	r3, #100	@ 0x64
 8006474:	d901      	bls.n	800647a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e257      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800647a:	f7ff fca8 	bl	8005dce <LL_RCC_HSE_IsReady>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0f1      	beq.n	8006468 <HAL_RCC_OscConfig+0x230>
 8006484:	e011      	b.n	80064aa <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006486:	f7fc f905 	bl	8002694 <HAL_GetTick>
 800648a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800648c:	e008      	b.n	80064a0 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800648e:	f7fc f901 	bl	8002694 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	2b64      	cmp	r3, #100	@ 0x64
 800649a:	d901      	bls.n	80064a0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800649c:	2303      	movs	r3, #3
 800649e:	e244      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80064a0:	f7ff fc95 	bl	8005dce <LL_RCC_HSE_IsReady>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1f1      	bne.n	800648e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d046      	beq.n	8006544 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	2b04      	cmp	r3, #4
 80064ba:	d005      	beq.n	80064c8 <HAL_RCC_OscConfig+0x290>
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	2b0c      	cmp	r3, #12
 80064c0:	d10e      	bne.n	80064e0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	2b02      	cmp	r3, #2
 80064c6:	d10b      	bne.n	80064e0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d101      	bne.n	80064d4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e22a      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	4618      	mov	r0, r3
 80064da:	f7ff fcb6 	bl	8005e4a <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80064de:	e031      	b.n	8006544 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	691b      	ldr	r3, [r3, #16]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d019      	beq.n	800651c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064e8:	f7ff fc82 	bl	8005df0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ec:	f7fc f8d2 	bl	8002694 <HAL_GetTick>
 80064f0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80064f2:	e008      	b.n	8006506 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064f4:	f7fc f8ce 	bl	8002694 <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d901      	bls.n	8006506 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e211      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006506:	f7ff fc8f 	bl	8005e28 <LL_RCC_HSI_IsReady>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d0f1      	beq.n	80064f4 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	4618      	mov	r0, r3
 8006516:	f7ff fc98 	bl	8005e4a <LL_RCC_HSI_SetCalibTrimming>
 800651a:	e013      	b.n	8006544 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800651c:	f7ff fc76 	bl	8005e0c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006520:	f7fc f8b8 	bl	8002694 <HAL_GetTick>
 8006524:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006528:	f7fc f8b4 	bl	8002694 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b02      	cmp	r3, #2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e1f7      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800653a:	f7ff fc75 	bl	8005e28 <LL_RCC_HSI_IsReady>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1f1      	bne.n	8006528 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 0308 	and.w	r3, r3, #8
 800654c:	2b00      	cmp	r3, #0
 800654e:	d06e      	beq.n	800662e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d056      	beq.n	8006606 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8006558:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800655c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006560:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	69da      	ldr	r2, [r3, #28]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	f003 0310 	and.w	r3, r3, #16
 800656c:	429a      	cmp	r2, r3
 800656e:	d031      	beq.n	80065d4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d006      	beq.n	8006588 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e1d0      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b00      	cmp	r3, #0
 8006590:	d013      	beq.n	80065ba <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8006592:	f7ff fc8f 	bl	8005eb4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006596:	f7fc f87d 	bl	8002694 <HAL_GetTick>
 800659a:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800659c:	e008      	b.n	80065b0 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800659e:	f7fc f879 	bl	8002694 <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	2b11      	cmp	r3, #17
 80065aa:	d901      	bls.n	80065b0 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e1bc      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80065b0:	f7ff fc90 	bl	8005ed4 <LL_RCC_LSI_IsReady>
 80065b4:	4603      	mov	r3, r0
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d1f1      	bne.n	800659e <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80065ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065c2:	f023 0210 	bic.w	r2, r3, #16
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80065ce:	4313      	orrs	r3, r2
 80065d0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065d4:	f7ff fc5e 	bl	8005e94 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065d8:	f7fc f85c 	bl	8002694 <HAL_GetTick>
 80065dc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80065de:	e00c      	b.n	80065fa <HAL_RCC_OscConfig+0x3c2>
 80065e0:	20000014 	.word	0x20000014
 80065e4:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065e8:	f7fc f854 	bl	8002694 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	2b11      	cmp	r3, #17
 80065f4:	d901      	bls.n	80065fa <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e197      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80065fa:	f7ff fc6b 	bl	8005ed4 <LL_RCC_LSI_IsReady>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d0f1      	beq.n	80065e8 <HAL_RCC_OscConfig+0x3b0>
 8006604:	e013      	b.n	800662e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006606:	f7ff fc55 	bl	8005eb4 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800660a:	f7fc f843 	bl	8002694 <HAL_GetTick>
 800660e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006610:	e008      	b.n	8006624 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006612:	f7fc f83f 	bl	8002694 <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	2b11      	cmp	r3, #17
 800661e:	d901      	bls.n	8006624 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e182      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006624:	f7ff fc56 	bl	8005ed4 <LL_RCC_LSI_IsReady>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d1f1      	bne.n	8006612 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0304 	and.w	r3, r3, #4
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 80d8 	beq.w	80067ec <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800663c:	f7ff fb6c 	bl	8005d18 <LL_PWR_IsEnabledBkUpAccess>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d113      	bne.n	800666e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006646:	f7ff faab 	bl	8005ba0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800664a:	f7fc f823 	bl	8002694 <HAL_GetTick>
 800664e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006650:	e008      	b.n	8006664 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006652:	f7fc f81f 	bl	8002694 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d901      	bls.n	8006664 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e162      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006664:	f7ff fb58 	bl	8005d18 <LL_PWR_IsEnabledBkUpAccess>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d0f1      	beq.n	8006652 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d07b      	beq.n	800676e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	2b85      	cmp	r3, #133	@ 0x85
 800667c:	d003      	beq.n	8006686 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	2b05      	cmp	r3, #5
 8006684:	d109      	bne.n	800669a <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800668a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800668e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006692:	f043 0304 	orr.w	r3, r3, #4
 8006696:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800669a:	f7fb fffb 	bl	8002694 <HAL_GetTick>
 800669e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80066a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066ac:	f043 0301 	orr.w	r3, r3, #1
 80066b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80066b4:	e00a      	b.n	80066cc <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066b6:	f7fb ffed 	bl	8002694 <HAL_GetTick>
 80066ba:	4602      	mov	r2, r0
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d901      	bls.n	80066cc <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e12e      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 80066cc:	f7ff fbd1 	bl	8005e72 <LL_RCC_LSE_IsReady>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0ef      	beq.n	80066b6 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	2b81      	cmp	r3, #129	@ 0x81
 80066dc:	d003      	beq.n	80066e6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	2b85      	cmp	r3, #133	@ 0x85
 80066e4:	d121      	bne.n	800672a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066e6:	f7fb ffd5 	bl	8002694 <HAL_GetTick>
 80066ea:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80066ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80066f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006700:	e00a      	b.n	8006718 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006702:	f7fb ffc7 	bl	8002694 <HAL_GetTick>
 8006706:	4602      	mov	r2, r0
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006710:	4293      	cmp	r3, r2
 8006712:	d901      	bls.n	8006718 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e108      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800671c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006720:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006724:	2b00      	cmp	r3, #0
 8006726:	d0ec      	beq.n	8006702 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006728:	e060      	b.n	80067ec <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800672a:	f7fb ffb3 	bl	8002694 <HAL_GetTick>
 800672e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006730:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006734:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006738:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800673c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006744:	e00a      	b.n	800675c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006746:	f7fb ffa5 	bl	8002694 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006754:	4293      	cmp	r3, r2
 8006756:	d901      	bls.n	800675c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e0e6      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800675c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006760:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006764:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1ec      	bne.n	8006746 <HAL_RCC_OscConfig+0x50e>
 800676c:	e03e      	b.n	80067ec <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800676e:	f7fb ff91 	bl	8002694 <HAL_GetTick>
 8006772:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006774:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006780:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006784:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006788:	e00a      	b.n	80067a0 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800678a:	f7fb ff83 	bl	8002694 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006798:	4293      	cmp	r3, r2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e0c4      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d1ec      	bne.n	800678a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067b0:	f7fb ff70 	bl	8002694 <HAL_GetTick>
 80067b4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80067b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80067c2:	f023 0301 	bic.w	r3, r3, #1
 80067c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80067ca:	e00a      	b.n	80067e2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067cc:	f7fb ff62 	bl	8002694 <HAL_GetTick>
 80067d0:	4602      	mov	r2, r0
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	1ad3      	subs	r3, r2, r3
 80067d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067da:	4293      	cmp	r3, r2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e0a3      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80067e2:	f7ff fb46 	bl	8005e72 <LL_RCC_LSE_IsReady>
 80067e6:	4603      	mov	r3, r0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d1ef      	bne.n	80067cc <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f000 8099 	beq.w	8006928 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	2b0c      	cmp	r3, #12
 80067fa:	d06c      	beq.n	80068d6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006800:	2b02      	cmp	r3, #2
 8006802:	d14b      	bne.n	800689c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006804:	f7ff fc87 	bl	8006116 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006808:	f7fb ff44 	bl	8002694 <HAL_GetTick>
 800680c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800680e:	e008      	b.n	8006822 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006810:	f7fb ff40 	bl	8002694 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	2b0a      	cmp	r3, #10
 800681c:	d901      	bls.n	8006822 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e083      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006822:	f7ff fc86 	bl	8006132 <LL_RCC_PLL_IsReady>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1f1      	bne.n	8006810 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800682c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006830:	68da      	ldr	r2, [r3, #12]
 8006832:	4b40      	ldr	r3, [pc, #256]	@ (8006934 <HAL_RCC_OscConfig+0x6fc>)
 8006834:	4013      	ands	r3, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800683e:	4311      	orrs	r1, r2
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006844:	0212      	lsls	r2, r2, #8
 8006846:	4311      	orrs	r1, r2
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800684c:	4311      	orrs	r1, r2
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006852:	4311      	orrs	r1, r2
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006858:	430a      	orrs	r2, r1
 800685a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800685e:	4313      	orrs	r3, r2
 8006860:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006862:	f7ff fc4a 	bl	80060fa <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006866:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006874:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006876:	f7fb ff0d 	bl	8002694 <HAL_GetTick>
 800687a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800687c:	e008      	b.n	8006890 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800687e:	f7fb ff09 	bl	8002694 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	2b0a      	cmp	r3, #10
 800688a:	d901      	bls.n	8006890 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 800688c:	2303      	movs	r3, #3
 800688e:	e04c      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006890:	f7ff fc4f 	bl	8006132 <LL_RCC_PLL_IsReady>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d0f1      	beq.n	800687e <HAL_RCC_OscConfig+0x646>
 800689a:	e045      	b.n	8006928 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800689c:	f7ff fc3b 	bl	8006116 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a0:	f7fb fef8 	bl	8002694 <HAL_GetTick>
 80068a4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80068a6:	e008      	b.n	80068ba <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068a8:	f7fb fef4 	bl	8002694 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	2b0a      	cmp	r3, #10
 80068b4:	d901      	bls.n	80068ba <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80068b6:	2303      	movs	r3, #3
 80068b8:	e037      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80068ba:	f7ff fc3a 	bl	8006132 <LL_RCC_PLL_IsReady>
 80068be:	4603      	mov	r3, r0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1f1      	bne.n	80068a8 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80068c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068c8:	68da      	ldr	r2, [r3, #12]
 80068ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80068ce:	4b1a      	ldr	r3, [pc, #104]	@ (8006938 <HAL_RCC_OscConfig+0x700>)
 80068d0:	4013      	ands	r3, r2
 80068d2:	60cb      	str	r3, [r1, #12]
 80068d4:	e028      	b.n	8006928 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d101      	bne.n	80068e2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e023      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80068e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80068ea:	69bb      	ldr	r3, [r7, #24]
 80068ec:	f003 0203 	and.w	r2, r3, #3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d115      	bne.n	8006924 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006902:	429a      	cmp	r2, r3
 8006904:	d10e      	bne.n	8006924 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006910:	021b      	lsls	r3, r3, #8
 8006912:	429a      	cmp	r2, r3
 8006914:	d106      	bne.n	8006924 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006920:	429a      	cmp	r2, r3
 8006922:	d001      	beq.n	8006928 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e000      	b.n	800692a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3720      	adds	r7, #32
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	11c1808c 	.word	0x11c1808c
 8006938:	eefefffc 	.word	0xeefefffc

0800693c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d101      	bne.n	8006950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e10f      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006950:	4b89      	ldr	r3, [pc, #548]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0307 	and.w	r3, r3, #7
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	429a      	cmp	r2, r3
 800695c:	d91b      	bls.n	8006996 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800695e:	4b86      	ldr	r3, [pc, #536]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f023 0207 	bic.w	r2, r3, #7
 8006966:	4984      	ldr	r1, [pc, #528]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	4313      	orrs	r3, r2
 800696c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800696e:	f7fb fe91 	bl	8002694 <HAL_GetTick>
 8006972:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006974:	e008      	b.n	8006988 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006976:	f7fb fe8d 	bl	8002694 <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	2b02      	cmp	r3, #2
 8006982:	d901      	bls.n	8006988 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e0f3      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006988:	4b7b      	ldr	r3, [pc, #492]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0307 	and.w	r3, r3, #7
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	429a      	cmp	r2, r3
 8006994:	d1ef      	bne.n	8006976 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d016      	beq.n	80069d0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f7ff fb2a 	bl	8006000 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069ac:	f7fb fe72 	bl	8002694 <HAL_GetTick>
 80069b0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80069b2:	e008      	b.n	80069c6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069b4:	f7fb fe6e 	bl	8002694 <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	2b02      	cmp	r3, #2
 80069c0:	d901      	bls.n	80069c6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e0d4      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80069c6:	f7ff fbf2 	bl	80061ae <LL_RCC_IsActiveFlag_HPRE>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d0f1      	beq.n	80069b4 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d016      	beq.n	8006a0a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	695b      	ldr	r3, [r3, #20]
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7ff fb20 	bl	8006026 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80069e6:	f7fb fe55 	bl	8002694 <HAL_GetTick>
 80069ea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80069ec:	e008      	b.n	8006a00 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80069ee:	f7fb fe51 	bl	8002694 <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	d901      	bls.n	8006a00 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e0b7      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006a00:	f7ff fbe6 	bl	80061d0 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0f1      	beq.n	80069ee <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0304 	and.w	r3, r3, #4
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d016      	beq.n	8006a44 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7ff fb19 	bl	8006052 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a20:	f7fb fe38 	bl	8002694 <HAL_GetTick>
 8006a24:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a26:	e008      	b.n	8006a3a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a28:	f7fb fe34 	bl	8002694 <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e09a      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006a3a:	f7ff fbdb 	bl	80061f4 <LL_RCC_IsActiveFlag_PPRE1>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0f1      	beq.n	8006a28 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0308 	and.w	r3, r3, #8
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d017      	beq.n	8006a80 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	00db      	lsls	r3, r3, #3
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7ff fb0e 	bl	8006078 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006a5c:	f7fb fe1a 	bl	8002694 <HAL_GetTick>
 8006a60:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a62:	e008      	b.n	8006a76 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006a64:	f7fb fe16 	bl	8002694 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d901      	bls.n	8006a76 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e07c      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006a76:	f7ff fbce 	bl	8006216 <LL_RCC_IsActiveFlag_PPRE2>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d0f1      	beq.n	8006a64 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d043      	beq.n	8006b14 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	d106      	bne.n	8006aa2 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006a94:	f7ff f99b 	bl	8005dce <LL_RCC_HSE_IsReady>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d11e      	bne.n	8006adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e066      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d106      	bne.n	8006ab8 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006aaa:	f7ff fb42 	bl	8006132 <LL_RCC_PLL_IsReady>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d113      	bne.n	8006adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	e05b      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d106      	bne.n	8006ace <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006ac0:	f7ff fa35 	bl	8005f2e <LL_RCC_MSI_IsReady>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d108      	bne.n	8006adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e050      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006ace:	f7ff f9ab 	bl	8005e28 <LL_RCC_HSI_IsReady>
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d101      	bne.n	8006adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e049      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7ff fa6f 	bl	8005fc4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ae6:	f7fb fdd5 	bl	8002694 <HAL_GetTick>
 8006aea:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aec:	e00a      	b.n	8006b04 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006aee:	f7fb fdd1 	bl	8002694 <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d901      	bls.n	8006b04 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006b00:	2303      	movs	r3, #3
 8006b02:	e035      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b04:	f7ff fa71 	bl	8005fea <LL_RCC_GetSysClkSource>
 8006b08:	4602      	mov	r2, r0
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d1ec      	bne.n	8006aee <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b14:	4b18      	ldr	r3, [pc, #96]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0307 	and.w	r3, r3, #7
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d21b      	bcs.n	8006b5a <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b22:	4b15      	ldr	r3, [pc, #84]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f023 0207 	bic.w	r2, r3, #7
 8006b2a:	4913      	ldr	r1, [pc, #76]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b32:	f7fb fdaf 	bl	8002694 <HAL_GetTick>
 8006b36:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b38:	e008      	b.n	8006b4c <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b3a:	f7fb fdab 	bl	8002694 <HAL_GetTick>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	1ad3      	subs	r3, r2, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d901      	bls.n	8006b4c <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006b48:	2303      	movs	r3, #3
 8006b4a:	e011      	b.n	8006b70 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b78 <HAL_RCC_ClockConfig+0x23c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d1ef      	bne.n	8006b3a <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006b5a:	f000 f8b3 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4a06      	ldr	r2, [pc, #24]	@ (8006b7c <HAL_RCC_ClockConfig+0x240>)
 8006b62:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006b64:	4b06      	ldr	r3, [pc, #24]	@ (8006b80 <HAL_RCC_ClockConfig+0x244>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7fb fd89 	bl	8002680 <HAL_InitTick>
 8006b6e:	4603      	mov	r3, r0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	58004000 	.word	0x58004000
 8006b7c:	20000014 	.word	0x20000014
 8006b80:	20000018 	.word	0x20000018

08006b84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b84:	b590      	push	{r4, r7, lr}
 8006b86:	b087      	sub	sp, #28
 8006b88:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b92:	f7ff fa2a 	bl	8005fea <LL_RCC_GetSysClkSource>
 8006b96:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b98:	f7ff fafe 	bl	8006198 <LL_RCC_PLL_GetMainSource>
 8006b9c:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d005      	beq.n	8006bb0 <HAL_RCC_GetSysClockFreq+0x2c>
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	2b0c      	cmp	r3, #12
 8006ba8:	d139      	bne.n	8006c1e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d136      	bne.n	8006c1e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006bb0:	f7ff f9cd 	bl	8005f4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d115      	bne.n	8006be6 <HAL_RCC_GetSysClockFreq+0x62>
 8006bba:	f7ff f9c8 	bl	8005f4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d106      	bne.n	8006bd2 <HAL_RCC_GetSysClockFreq+0x4e>
 8006bc4:	f7ff f9d3 	bl	8005f6e <LL_RCC_MSI_GetRange>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	0a1b      	lsrs	r3, r3, #8
 8006bcc:	f003 030f 	and.w	r3, r3, #15
 8006bd0:	e005      	b.n	8006bde <HAL_RCC_GetSysClockFreq+0x5a>
 8006bd2:	f7ff f9d7 	bl	8005f84 <LL_RCC_MSI_GetRangeAfterStandby>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	0a1b      	lsrs	r3, r3, #8
 8006bda:	f003 030f 	and.w	r3, r3, #15
 8006bde:	4a36      	ldr	r2, [pc, #216]	@ (8006cb8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006be0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006be4:	e014      	b.n	8006c10 <HAL_RCC_GetSysClockFreq+0x8c>
 8006be6:	f7ff f9b2 	bl	8005f4e <LL_RCC_MSI_IsEnabledRangeSelect>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d106      	bne.n	8006bfe <HAL_RCC_GetSysClockFreq+0x7a>
 8006bf0:	f7ff f9bd 	bl	8005f6e <LL_RCC_MSI_GetRange>
 8006bf4:	4603      	mov	r3, r0
 8006bf6:	091b      	lsrs	r3, r3, #4
 8006bf8:	f003 030f 	and.w	r3, r3, #15
 8006bfc:	e005      	b.n	8006c0a <HAL_RCC_GetSysClockFreq+0x86>
 8006bfe:	f7ff f9c1 	bl	8005f84 <LL_RCC_MSI_GetRangeAfterStandby>
 8006c02:	4603      	mov	r3, r0
 8006c04:	091b      	lsrs	r3, r3, #4
 8006c06:	f003 030f 	and.w	r3, r3, #15
 8006c0a:	4a2b      	ldr	r2, [pc, #172]	@ (8006cb8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c10:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d115      	bne.n	8006c44 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006c1c:	e012      	b.n	8006c44 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	2b04      	cmp	r3, #4
 8006c22:	d102      	bne.n	8006c2a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006c24:	4b25      	ldr	r3, [pc, #148]	@ (8006cbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006c26:	617b      	str	r3, [r7, #20]
 8006c28:	e00c      	b.n	8006c44 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	2b08      	cmp	r3, #8
 8006c2e:	d109      	bne.n	8006c44 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006c30:	f7ff f8a0 	bl	8005d74 <LL_RCC_HSE_IsEnabledDiv2>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d102      	bne.n	8006c40 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006c3a:	4b20      	ldr	r3, [pc, #128]	@ (8006cbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006c3c:	617b      	str	r3, [r7, #20]
 8006c3e:	e001      	b.n	8006c44 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006c40:	4b1f      	ldr	r3, [pc, #124]	@ (8006cc0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006c42:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c44:	f7ff f9d1 	bl	8005fea <LL_RCC_GetSysClkSource>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b0c      	cmp	r3, #12
 8006c4c:	d12f      	bne.n	8006cae <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006c4e:	f7ff faa3 	bl	8006198 <LL_RCC_PLL_GetMainSource>
 8006c52:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d003      	beq.n	8006c62 <HAL_RCC_GetSysClockFreq+0xde>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b03      	cmp	r3, #3
 8006c5e:	d003      	beq.n	8006c68 <HAL_RCC_GetSysClockFreq+0xe4>
 8006c60:	e00d      	b.n	8006c7e <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006c62:	4b16      	ldr	r3, [pc, #88]	@ (8006cbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006c64:	60fb      	str	r3, [r7, #12]
        break;
 8006c66:	e00d      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006c68:	f7ff f884 	bl	8005d74 <LL_RCC_HSE_IsEnabledDiv2>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d102      	bne.n	8006c78 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006c72:	4b12      	ldr	r3, [pc, #72]	@ (8006cbc <HAL_RCC_GetSysClockFreq+0x138>)
 8006c74:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006c76:	e005      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006c78:	4b11      	ldr	r3, [pc, #68]	@ (8006cc0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006c7a:	60fb      	str	r3, [r7, #12]
        break;
 8006c7c:	e002      	b.n	8006c84 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	60fb      	str	r3, [r7, #12]
        break;
 8006c82:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006c84:	f7ff fa66 	bl	8006154 <LL_RCC_PLL_GetN>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	fb03 f402 	mul.w	r4, r3, r2
 8006c90:	f7ff fa77 	bl	8006182 <LL_RCC_PLL_GetDivider>
 8006c94:	4603      	mov	r3, r0
 8006c96:	091b      	lsrs	r3, r3, #4
 8006c98:	3301      	adds	r3, #1
 8006c9a:	fbb4 f4f3 	udiv	r4, r4, r3
 8006c9e:	f7ff fa65 	bl	800616c <LL_RCC_PLL_GetR>
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	0f5b      	lsrs	r3, r3, #29
 8006ca6:	3301      	adds	r3, #1
 8006ca8:	fbb4 f3f3 	udiv	r3, r4, r3
 8006cac:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006cae:	697b      	ldr	r3, [r7, #20]
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	371c      	adds	r7, #28
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd90      	pop	{r4, r7, pc}
 8006cb8:	080235f0 	.word	0x080235f0
 8006cbc:	00f42400 	.word	0x00f42400
 8006cc0:	01e84800 	.word	0x01e84800

08006cc4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cc4:	b598      	push	{r3, r4, r7, lr}
 8006cc6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006cc8:	f7ff ff5c 	bl	8006b84 <HAL_RCC_GetSysClockFreq>
 8006ccc:	4604      	mov	r4, r0
 8006cce:	f7ff f9e6 	bl	800609e <LL_RCC_GetAHBPrescaler>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	091b      	lsrs	r3, r3, #4
 8006cd6:	f003 030f 	and.w	r3, r3, #15
 8006cda:	4a03      	ldr	r2, [pc, #12]	@ (8006ce8 <HAL_RCC_GetHCLKFreq+0x24>)
 8006cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ce0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	bd98      	pop	{r3, r4, r7, pc}
 8006ce8:	08023590 	.word	0x08023590

08006cec <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cec:	b598      	push	{r3, r4, r7, lr}
 8006cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006cf0:	f7ff ffe8 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	f7ff f9ea 	bl	80060ce <LL_RCC_GetAPB1Prescaler>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	0a1b      	lsrs	r3, r3, #8
 8006cfe:	4a03      	ldr	r2, [pc, #12]	@ (8006d0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d04:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	bd98      	pop	{r3, r4, r7, pc}
 8006d0c:	080235d0 	.word	0x080235d0

08006d10 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d10:	b598      	push	{r3, r4, r7, lr}
 8006d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006d14:	f7ff ffd6 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 8006d18:	4604      	mov	r4, r0
 8006d1a:	f7ff f9e3 	bl	80060e4 <LL_RCC_GetAPB2Prescaler>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	0adb      	lsrs	r3, r3, #11
 8006d22:	4a03      	ldr	r2, [pc, #12]	@ (8006d30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d28:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	bd98      	pop	{r3, r4, r7, pc}
 8006d30:	080235d0 	.word	0x080235d0

08006d34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006d34:	b590      	push	{r4, r7, lr}
 8006d36:	b085      	sub	sp, #20
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	091b      	lsrs	r3, r3, #4
 8006d40:	f003 030f 	and.w	r3, r3, #15
 8006d44:	4a10      	ldr	r2, [pc, #64]	@ (8006d88 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d4a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006d4c:	f7ff f9b2 	bl	80060b4 <LL_RCC_GetAHB3Prescaler>
 8006d50:	4603      	mov	r3, r0
 8006d52:	091b      	lsrs	r3, r3, #4
 8006d54:	f003 030f 	and.w	r3, r3, #15
 8006d58:	4a0c      	ldr	r2, [pc, #48]	@ (8006d8c <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d5e:	68fa      	ldr	r2, [r7, #12]
 8006d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d64:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	4a09      	ldr	r2, [pc, #36]	@ (8006d90 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6e:	0c9c      	lsrs	r4, r3, #18
 8006d70:	f7fe ff58 	bl	8005c24 <HAL_PWREx_GetVoltageRange>
 8006d74:	4603      	mov	r3, r0
 8006d76:	4619      	mov	r1, r3
 8006d78:	4620      	mov	r0, r4
 8006d7a:	f000 f80b 	bl	8006d94 <RCC_SetFlashLatency>
 8006d7e:	4603      	mov	r3, r0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd90      	pop	{r4, r7, pc}
 8006d88:	080235f0 	.word	0x080235f0
 8006d8c:	08023590 	.word	0x08023590
 8006d90:	431bde83 	.word	0x431bde83

08006d94 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08e      	sub	sp, #56	@ 0x38
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006d9e:	4a3a      	ldr	r2, [pc, #232]	@ (8006e88 <RCC_SetFlashLatency+0xf4>)
 8006da0:	f107 0320 	add.w	r3, r7, #32
 8006da4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006da8:	6018      	str	r0, [r3, #0]
 8006daa:	3304      	adds	r3, #4
 8006dac:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006dae:	4a37      	ldr	r2, [pc, #220]	@ (8006e8c <RCC_SetFlashLatency+0xf8>)
 8006db0:	f107 0318 	add.w	r3, r7, #24
 8006db4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006db8:	6018      	str	r0, [r3, #0]
 8006dba:	3304      	adds	r3, #4
 8006dbc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006dbe:	4a34      	ldr	r2, [pc, #208]	@ (8006e90 <RCC_SetFlashLatency+0xfc>)
 8006dc0:	f107 030c 	add.w	r3, r7, #12
 8006dc4:	ca07      	ldmia	r2, {r0, r1, r2}
 8006dc6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006dca:	2300      	movs	r3, #0
 8006dcc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dd4:	d11b      	bne.n	8006e0e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dda:	e014      	b.n	8006e06 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	3338      	adds	r3, #56	@ 0x38
 8006de2:	443b      	add	r3, r7
 8006de4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006de8:	461a      	mov	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d807      	bhi.n	8006e00 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	3338      	adds	r3, #56	@ 0x38
 8006df6:	443b      	add	r3, r7
 8006df8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006dfc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006dfe:	e021      	b.n	8006e44 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e02:	3301      	adds	r3, #1
 8006e04:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d9e7      	bls.n	8006ddc <RCC_SetFlashLatency+0x48>
 8006e0c:	e01a      	b.n	8006e44 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006e0e:	2300      	movs	r3, #0
 8006e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e12:	e014      	b.n	8006e3e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	3338      	adds	r3, #56	@ 0x38
 8006e1a:	443b      	add	r3, r7
 8006e1c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006e20:	461a      	mov	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d807      	bhi.n	8006e38 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	3338      	adds	r3, #56	@ 0x38
 8006e2e:	443b      	add	r3, r7
 8006e30:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006e34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e36:	e005      	b.n	8006e44 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006e38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d9e7      	bls.n	8006e14 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006e44:	4b13      	ldr	r3, [pc, #76]	@ (8006e94 <RCC_SetFlashLatency+0x100>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f023 0207 	bic.w	r2, r3, #7
 8006e4c:	4911      	ldr	r1, [pc, #68]	@ (8006e94 <RCC_SetFlashLatency+0x100>)
 8006e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e50:	4313      	orrs	r3, r2
 8006e52:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006e54:	f7fb fc1e 	bl	8002694 <HAL_GetTick>
 8006e58:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e5a:	e008      	b.n	8006e6e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006e5c:	f7fb fc1a 	bl	8002694 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d901      	bls.n	8006e6e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e007      	b.n	8006e7e <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006e6e:	4b09      	ldr	r3, [pc, #36]	@ (8006e94 <RCC_SetFlashLatency+0x100>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0307 	and.w	r3, r3, #7
 8006e76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d1ef      	bne.n	8006e5c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3738      	adds	r7, #56	@ 0x38
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	08022a8c 	.word	0x08022a8c
 8006e8c:	08022a94 	.word	0x08022a94
 8006e90:	08022a9c 	.word	0x08022a9c
 8006e94:	58004000 	.word	0x58004000

08006e98 <LL_RCC_LSE_IsReady>:
{
 8006e98:	b480      	push	{r7}
 8006e9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea4:	f003 0302 	and.w	r3, r3, #2
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d101      	bne.n	8006eb0 <LL_RCC_LSE_IsReady+0x18>
 8006eac:	2301      	movs	r3, #1
 8006eae:	e000      	b.n	8006eb2 <LL_RCC_LSE_IsReady+0x1a>
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bc80      	pop	{r7}
 8006eb8:	4770      	bx	lr

08006eba <LL_RCC_SetUSARTClockSource>:
{
 8006eba:	b480      	push	{r7}
 8006ebc:	b083      	sub	sp, #12
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006ec2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ec6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	43db      	mvns	r3, r3
 8006ed0:	401a      	ands	r2, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006eda:	4313      	orrs	r3, r2
 8006edc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ee0:	bf00      	nop
 8006ee2:	370c      	adds	r7, #12
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bc80      	pop	{r7}
 8006ee8:	4770      	bx	lr

08006eea <LL_RCC_SetI2SClockSource>:
{
 8006eea:	b480      	push	{r7}
 8006eec:	b083      	sub	sp, #12
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006ef2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006efa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006efe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f0a:	bf00      	nop
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bc80      	pop	{r7}
 8006f12:	4770      	bx	lr

08006f14 <LL_RCC_SetLPUARTClockSource>:
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006f1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f24:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006f28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bc80      	pop	{r7}
 8006f3c:	4770      	bx	lr

08006f3e <LL_RCC_SetI2CClockSource>:
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f4a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	091b      	lsrs	r3, r3, #4
 8006f52:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006f56:	43db      	mvns	r3, r3
 8006f58:	401a      	ands	r2, r3
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006f62:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f66:	4313      	orrs	r3, r2
 8006f68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bc80      	pop	{r7}
 8006f74:	4770      	bx	lr

08006f76 <LL_RCC_SetLPTIMClockSource>:
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006f82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	0c1b      	lsrs	r3, r3, #16
 8006f8a:	041b      	lsls	r3, r3, #16
 8006f8c:	43db      	mvns	r3, r3
 8006f8e:	401a      	ands	r2, r3
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	041b      	lsls	r3, r3, #16
 8006f94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006f9e:	bf00      	nop
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bc80      	pop	{r7}
 8006fa6:	4770      	bx	lr

08006fa8 <LL_RCC_SetRNGClockSource>:
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006fb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb8:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006fbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006fc8:	bf00      	nop
 8006fca:	370c      	adds	r7, #12
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bc80      	pop	{r7}
 8006fd0:	4770      	bx	lr

08006fd2 <LL_RCC_SetADCClockSource>:
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b083      	sub	sp, #12
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006fda:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006fe6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr

08006ffc <LL_RCC_SetRTCClockSource>:
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b083      	sub	sp, #12
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007004:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800700c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007010:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4313      	orrs	r3, r2
 8007018:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800701c:	bf00      	nop
 800701e:	370c      	adds	r7, #12
 8007020:	46bd      	mov	sp, r7
 8007022:	bc80      	pop	{r7}
 8007024:	4770      	bx	lr

08007026 <LL_RCC_GetRTCClockSource>:
{
 8007026:	b480      	push	{r7}
 8007028:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800702a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800702e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8007036:	4618      	mov	r0, r3
 8007038:	46bd      	mov	sp, r7
 800703a:	bc80      	pop	{r7}
 800703c:	4770      	bx	lr

0800703e <LL_RCC_ForceBackupDomainReset>:
{
 800703e:	b480      	push	{r7}
 8007040:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007042:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800704a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800704e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007052:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007056:	bf00      	nop
 8007058:	46bd      	mov	sp, r7
 800705a:	bc80      	pop	{r7}
 800705c:	4770      	bx	lr

0800705e <LL_RCC_ReleaseBackupDomainReset>:
{
 800705e:	b480      	push	{r7}
 8007060:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007062:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800706a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800706e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007072:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007076:	bf00      	nop
 8007078:	46bd      	mov	sp, r7
 800707a:	bc80      	pop	{r7}
 800707c:	4770      	bx	lr
	...

08007080 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8007088:	2300      	movs	r3, #0
 800708a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800708c:	2300      	movs	r3, #0
 800708e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007090:	2300      	movs	r3, #0
 8007092:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d058      	beq.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80070a0:	f7fe fd7e 	bl	8005ba0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80070a4:	f7fb faf6 	bl	8002694 <HAL_GetTick>
 80070a8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80070aa:	e009      	b.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070ac:	f7fb faf2 	bl	8002694 <HAL_GetTick>
 80070b0:	4602      	mov	r2, r0
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	2b02      	cmp	r3, #2
 80070b8:	d902      	bls.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	74fb      	strb	r3, [r7, #19]
        break;
 80070be:	e006      	b.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80070c0:	4b7b      	ldr	r3, [pc, #492]	@ (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070cc:	d1ee      	bne.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80070ce:	7cfb      	ldrb	r3, [r7, #19]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d13c      	bne.n	800714e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80070d4:	f7ff ffa7 	bl	8007026 <LL_RCC_GetRTCClockSource>
 80070d8:	4602      	mov	r2, r0
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070de:	429a      	cmp	r2, r3
 80070e0:	d00f      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070ee:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80070f0:	f7ff ffa5 	bl	800703e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070f4:	f7ff ffb3 	bl	800705e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80070f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f003 0302 	and.w	r3, r3, #2
 8007108:	2b00      	cmp	r3, #0
 800710a:	d014      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800710c:	f7fb fac2 	bl	8002694 <HAL_GetTick>
 8007110:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8007112:	e00b      	b.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007114:	f7fb fabe 	bl	8002694 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007122:	4293      	cmp	r3, r2
 8007124:	d902      	bls.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8007126:	2303      	movs	r3, #3
 8007128:	74fb      	strb	r3, [r7, #19]
            break;
 800712a:	e004      	b.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800712c:	f7ff feb4 	bl	8006e98 <LL_RCC_LSE_IsReady>
 8007130:	4603      	mov	r3, r0
 8007132:	2b01      	cmp	r3, #1
 8007134:	d1ee      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8007136:	7cfb      	ldrb	r3, [r7, #19]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d105      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff ff5b 	bl	8006ffc <LL_RCC_SetRTCClockSource>
 8007146:	e004      	b.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007148:	7cfb      	ldrb	r3, [r7, #19]
 800714a:	74bb      	strb	r3, [r7, #18]
 800714c:	e001      	b.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800714e:	7cfb      	ldrb	r3, [r7, #19]
 8007150:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d004      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	4618      	mov	r0, r3
 8007164:	f7ff fea9 	bl	8006eba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d004      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	4618      	mov	r0, r3
 800717a:	f7ff fe9e 	bl	8006eba <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d004      	beq.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	4618      	mov	r0, r3
 8007190:	f7ff fec0 	bl	8006f14 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800719c:	2b00      	cmp	r3, #0
 800719e:	d004      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a1b      	ldr	r3, [r3, #32]
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7ff fee6 	bl	8006f76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d004      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7ff fedb 	bl	8006f76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d004      	beq.n	80071d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7ff fed0 	bl	8006f76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d004      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7ff fea9 	bl	8006f3e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d004      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7ff fe9e 	bl	8006f3e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800720a:	2b00      	cmp	r3, #0
 800720c:	d004      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	69db      	ldr	r3, [r3, #28]
 8007212:	4618      	mov	r0, r3
 8007214:	f7ff fe93 	bl	8006f3e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f003 0310 	and.w	r3, r3, #16
 8007220:	2b00      	cmp	r3, #0
 8007222:	d011      	beq.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	4618      	mov	r0, r3
 800722a:	f7ff fe5e 	bl	8006eea <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007236:	d107      	bne.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007246:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d010      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007258:	4618      	mov	r0, r3
 800725a:	f7ff fea5 	bl	8006fa8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007262:	2b00      	cmp	r3, #0
 8007264:	d107      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007266:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007270:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007274:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800727e:	2b00      	cmp	r3, #0
 8007280:	d011      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007286:	4618      	mov	r0, r3
 8007288:	f7ff fea3 	bl	8006fd2 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007290:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007294:	d107      	bne.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072a4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80072a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3718      	adds	r7, #24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	58000400 	.word	0x58000400

080072b4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d071      	beq.n	80073aa <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7fa fe64 	bl	8001fa8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80072e8:	4b32      	ldr	r3, [pc, #200]	@ (80073b4 <HAL_RTC_Init+0x100>)
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	f003 0310 	and.w	r3, r3, #16
 80072f0:	2b10      	cmp	r3, #16
 80072f2:	d051      	beq.n	8007398 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072f4:	4b2f      	ldr	r3, [pc, #188]	@ (80073b4 <HAL_RTC_Init+0x100>)
 80072f6:	22ca      	movs	r2, #202	@ 0xca
 80072f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80072fa:	4b2e      	ldr	r3, [pc, #184]	@ (80073b4 <HAL_RTC_Init+0x100>)
 80072fc:	2253      	movs	r2, #83	@ 0x53
 80072fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 fa11 	bl	8007728 <RTC_EnterInitMode>
 8007306:	4603      	mov	r3, r0
 8007308:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800730a:	7bfb      	ldrb	r3, [r7, #15]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d13f      	bne.n	8007390 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007310:	4b28      	ldr	r3, [pc, #160]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007312:	699b      	ldr	r3, [r3, #24]
 8007314:	4a27      	ldr	r2, [pc, #156]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007316:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800731a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800731e:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007320:	4b24      	ldr	r3, [pc, #144]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007322:	699a      	ldr	r2, [r3, #24]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6859      	ldr	r1, [r3, #4]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	691b      	ldr	r3, [r3, #16]
 800732c:	4319      	orrs	r1, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	430b      	orrs	r3, r1
 8007334:	491f      	ldr	r1, [pc, #124]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007336:	4313      	orrs	r3, r2
 8007338:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68da      	ldr	r2, [r3, #12]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	041b      	lsls	r3, r3, #16
 8007344:	491b      	ldr	r1, [pc, #108]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007346:	4313      	orrs	r3, r2
 8007348:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800734a:	4b1a      	ldr	r3, [pc, #104]	@ (80073b4 <HAL_RTC_Init+0x100>)
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735a:	430b      	orrs	r3, r1
 800735c:	4915      	ldr	r1, [pc, #84]	@ (80073b4 <HAL_RTC_Init+0x100>)
 800735e:	4313      	orrs	r3, r2
 8007360:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fa14 	bl	8007790 <RTC_ExitInitMode>
 8007368:	4603      	mov	r3, r0
 800736a:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 800736c:	7bfb      	ldrb	r3, [r7, #15]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d10e      	bne.n	8007390 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8007372:	4b10      	ldr	r3, [pc, #64]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6a19      	ldr	r1, [r3, #32]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	69db      	ldr	r3, [r3, #28]
 8007382:	4319      	orrs	r1, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	430b      	orrs	r3, r1
 800738a:	490a      	ldr	r1, [pc, #40]	@ (80073b4 <HAL_RTC_Init+0x100>)
 800738c:	4313      	orrs	r3, r2
 800738e:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007390:	4b08      	ldr	r3, [pc, #32]	@ (80073b4 <HAL_RTC_Init+0x100>)
 8007392:	22ff      	movs	r2, #255	@ 0xff
 8007394:	625a      	str	r2, [r3, #36]	@ 0x24
 8007396:	e001      	b.n	800739c <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8007398:	2300      	movs	r3, #0
 800739a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d103      	bne.n	80073aa <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	40002800 	.word	0x40002800

080073b8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80073b8:	b590      	push	{r4, r7, lr}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80073c4:	2300      	movs	r3, #0
 80073c6:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d101      	bne.n	80073d6 <HAL_RTC_SetAlarm_IT+0x1e>
 80073d2:	2302      	movs	r3, #2
 80073d4:	e0f3      	b.n	80075be <HAL_RTC_SetAlarm_IT+0x206>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2202      	movs	r2, #2
 80073e2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80073e6:	4b78      	ldr	r3, [pc, #480]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073ee:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073f6:	d06a      	beq.n	80074ce <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d13a      	bne.n	8007474 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80073fe:	4b72      	ldr	r3, [pc, #456]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007400:	699b      	ldr	r3, [r3, #24]
 8007402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007406:	2b00      	cmp	r3, #0
 8007408:	d102      	bne.n	8007410 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	2200      	movs	r2, #0
 800740e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	695b      	ldr	r3, [r3, #20]
 8007414:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	4618      	mov	r0, r3
 800741e:	f000 f9f5 	bl	800780c <RTC_ByteToBcd2>
 8007422:	4603      	mov	r3, r0
 8007424:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	785b      	ldrb	r3, [r3, #1]
 800742a:	4618      	mov	r0, r3
 800742c:	f000 f9ee 	bl	800780c <RTC_ByteToBcd2>
 8007430:	4603      	mov	r3, r0
 8007432:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007434:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	789b      	ldrb	r3, [r3, #2]
 800743a:	4618      	mov	r0, r3
 800743c:	f000 f9e6 	bl	800780c <RTC_ByteToBcd2>
 8007440:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007442:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	78db      	ldrb	r3, [r3, #3]
 800744a:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800744c:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007456:	4618      	mov	r0, r3
 8007458:	f000 f9d8 	bl	800780c <RTC_ByteToBcd2>
 800745c:	4603      	mov	r3, r0
 800745e:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007460:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007468:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800746e:	4313      	orrs	r3, r2
 8007470:	617b      	str	r3, [r7, #20]
 8007472:	e02c      	b.n	80074ce <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	695b      	ldr	r3, [r3, #20]
 8007478:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 800747c:	d00d      	beq.n	800749a <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007486:	d008      	beq.n	800749a <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007488:	4b4f      	ldr	r3, [pc, #316]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800748a:	699b      	ldr	r3, [r3, #24]
 800748c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007490:	2b00      	cmp	r3, #0
 8007492:	d102      	bne.n	800749a <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2200      	movs	r2, #0
 8007498:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	785b      	ldrb	r3, [r3, #1]
 80074a4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074a6:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80074ac:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80074ae:	68bb      	ldr	r3, [r7, #8]
 80074b0:	78db      	ldrb	r3, [r3, #3]
 80074b2:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80074b4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80074bc:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80074be:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80074c4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80074ca:	4313      	orrs	r3, r2
 80074cc:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074ce:	4b3e      	ldr	r3, [pc, #248]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074d0:	22ca      	movs	r2, #202	@ 0xca
 80074d2:	625a      	str	r2, [r3, #36]	@ 0x24
 80074d4:	4b3c      	ldr	r3, [pc, #240]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074d6:	2253      	movs	r2, #83	@ 0x53
 80074d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074e2:	d12c      	bne.n	800753e <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80074e4:	4b38      	ldr	r3, [pc, #224]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	4a37      	ldr	r2, [pc, #220]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80074ee:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80074f0:	4b35      	ldr	r3, [pc, #212]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80074f2:	2201      	movs	r2, #1
 80074f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074fc:	d107      	bne.n	800750e <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	699a      	ldr	r2, [r3, #24]
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	69db      	ldr	r3, [r3, #28]
 8007506:	4930      	ldr	r1, [pc, #192]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007508:	4313      	orrs	r3, r2
 800750a:	644b      	str	r3, [r1, #68]	@ 0x44
 800750c:	e006      	b.n	800751c <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800750e:	4a2e      	ldr	r2, [pc, #184]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007514:	4a2c      	ldr	r2, [pc, #176]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	699b      	ldr	r3, [r3, #24]
 800751a:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800751c:	4a2a      	ldr	r2, [pc, #168]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007528:	f043 0201 	orr.w	r2, r3, #1
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007530:	4b25      	ldr	r3, [pc, #148]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007532:	699b      	ldr	r3, [r3, #24]
 8007534:	4a24      	ldr	r2, [pc, #144]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007536:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 800753a:	6193      	str	r3, [r2, #24]
 800753c:	e02b      	b.n	8007596 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800753e:	4b22      	ldr	r3, [pc, #136]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	4a21      	ldr	r2, [pc, #132]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007544:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007548:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800754a:	4b1f      	ldr	r3, [pc, #124]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800754c:	2202      	movs	r2, #2
 800754e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007556:	d107      	bne.n	8007568 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	699a      	ldr	r2, [r3, #24]
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	69db      	ldr	r3, [r3, #28]
 8007560:	4919      	ldr	r1, [pc, #100]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007562:	4313      	orrs	r3, r2
 8007564:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8007566:	e006      	b.n	8007576 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007568:	4a17      	ldr	r2, [pc, #92]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800756e:	4a16      	ldr	r2, [pc, #88]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	699b      	ldr	r3, [r3, #24]
 8007574:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007576:	4a14      	ldr	r2, [pc, #80]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007582:	f043 0202 	orr.w	r2, r3, #2
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800758a:	4b0f      	ldr	r3, [pc, #60]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	4a0e      	ldr	r2, [pc, #56]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 8007590:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8007594:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007596:	4b0d      	ldr	r3, [pc, #52]	@ (80075cc <HAL_RTC_SetAlarm_IT+0x214>)
 8007598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800759c:	4a0b      	ldr	r2, [pc, #44]	@ (80075cc <HAL_RTC_SetAlarm_IT+0x214>)
 800759e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075a2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075a6:	4b08      	ldr	r3, [pc, #32]	@ (80075c8 <HAL_RTC_SetAlarm_IT+0x210>)
 80075a8:	22ff      	movs	r2, #255	@ 0xff
 80075aa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	371c      	adds	r7, #28
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd90      	pop	{r4, r7, pc}
 80075c6:	bf00      	nop
 80075c8:	40002800 	.word	0x40002800
 80075cc:	58000800 	.word	0x58000800

080075d0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b083      	sub	sp, #12
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
 80075d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d101      	bne.n	80075e8 <HAL_RTC_DeactivateAlarm+0x18>
 80075e4:	2302      	movs	r3, #2
 80075e6:	e048      	b.n	800767a <HAL_RTC_DeactivateAlarm+0xaa>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2202      	movs	r2, #2
 80075f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075f8:	4b22      	ldr	r3, [pc, #136]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 80075fa:	22ca      	movs	r2, #202	@ 0xca
 80075fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80075fe:	4b21      	ldr	r3, [pc, #132]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007600:	2253      	movs	r2, #83	@ 0x53
 8007602:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800760a:	d115      	bne.n	8007638 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800760c:	4b1d      	ldr	r3, [pc, #116]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800760e:	699b      	ldr	r3, [r3, #24]
 8007610:	4a1c      	ldr	r2, [pc, #112]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007612:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007616:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007618:	4b1a      	ldr	r3, [pc, #104]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800761a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800761c:	4a19      	ldr	r2, [pc, #100]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800761e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007622:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007628:	f023 0201 	bic.w	r2, r3, #1
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007630:	4b14      	ldr	r3, [pc, #80]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007632:	2201      	movs	r2, #1
 8007634:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007636:	e014      	b.n	8007662 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007638:	4b12      	ldr	r3, [pc, #72]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800763a:	699b      	ldr	r3, [r3, #24]
 800763c:	4a11      	ldr	r2, [pc, #68]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800763e:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007642:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007644:	4b0f      	ldr	r3, [pc, #60]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007648:	4a0e      	ldr	r2, [pc, #56]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800764a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800764e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007654:	f023 0202 	bic.w	r2, r3, #2
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800765c:	4b09      	ldr	r3, [pc, #36]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 800765e:	2202      	movs	r2, #2
 8007660:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007662:	4b08      	ldr	r3, [pc, #32]	@ (8007684 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007664:	22ff      	movs	r2, #255	@ 0xff
 8007666:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	370c      	adds	r7, #12
 800767e:	46bd      	mov	sp, r7
 8007680:	bc80      	pop	{r7}
 8007682:	4770      	bx	lr
 8007684:	40002800 	.word	0x40002800

08007688 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007690:	4b11      	ldr	r3, [pc, #68]	@ (80076d8 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007692:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007698:	4013      	ands	r3, r2
 800769a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d005      	beq.n	80076b2 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80076a6:	4b0c      	ldr	r3, [pc, #48]	@ (80076d8 <HAL_RTC_AlarmIRQHandler+0x50>)
 80076a8:	2201      	movs	r2, #1
 80076aa:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f7fb fa74 	bl	8002b9a <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f003 0302 	and.w	r3, r3, #2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d005      	beq.n	80076c8 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80076bc:	4b06      	ldr	r3, [pc, #24]	@ (80076d8 <HAL_RTC_AlarmIRQHandler+0x50>)
 80076be:	2202      	movs	r2, #2
 80076c0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f94a 	bl	800795c <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80076d0:	bf00      	nop
 80076d2:	3710      	adds	r7, #16
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	40002800 	.word	0x40002800

080076dc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80076e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007724 <HAL_RTC_WaitForSynchro+0x48>)
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007724 <HAL_RTC_WaitForSynchro+0x48>)
 80076ea:	f023 0320 	bic.w	r3, r3, #32
 80076ee:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80076f0:	f7fa ffd0 	bl	8002694 <HAL_GetTick>
 80076f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80076f6:	e009      	b.n	800770c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80076f8:	f7fa ffcc 	bl	8002694 <HAL_GetTick>
 80076fc:	4602      	mov	r2, r0
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	1ad3      	subs	r3, r2, r3
 8007702:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007706:	d901      	bls.n	800770c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007708:	2303      	movs	r3, #3
 800770a:	e006      	b.n	800771a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800770c:	4b05      	ldr	r3, [pc, #20]	@ (8007724 <HAL_RTC_WaitForSynchro+0x48>)
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f003 0320 	and.w	r3, r3, #32
 8007714:	2b00      	cmp	r3, #0
 8007716:	d0ef      	beq.n	80076f8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3710      	adds	r7, #16
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	40002800 	.word	0x40002800

08007728 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b084      	sub	sp, #16
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007734:	4b15      	ldr	r3, [pc, #84]	@ (800778c <RTC_EnterInitMode+0x64>)
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800773c:	2b00      	cmp	r3, #0
 800773e:	d120      	bne.n	8007782 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007740:	4b12      	ldr	r3, [pc, #72]	@ (800778c <RTC_EnterInitMode+0x64>)
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	4a11      	ldr	r2, [pc, #68]	@ (800778c <RTC_EnterInitMode+0x64>)
 8007746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800774a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800774c:	f7fa ffa2 	bl	8002694 <HAL_GetTick>
 8007750:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007752:	e00d      	b.n	8007770 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007754:	f7fa ff9e 	bl	8002694 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007762:	d905      	bls.n	8007770 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2203      	movs	r2, #3
 800776c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007770:	4b06      	ldr	r3, [pc, #24]	@ (800778c <RTC_EnterInitMode+0x64>)
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007778:	2b00      	cmp	r3, #0
 800777a:	d102      	bne.n	8007782 <RTC_EnterInitMode+0x5a>
 800777c:	7bfb      	ldrb	r3, [r7, #15]
 800777e:	2b03      	cmp	r3, #3
 8007780:	d1e8      	bne.n	8007754 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007782:	7bfb      	ldrb	r3, [r7, #15]
}
 8007784:	4618      	mov	r0, r3
 8007786:	3710      	adds	r7, #16
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}
 800778c:	40002800 	.word	0x40002800

08007790 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800779c:	4b1a      	ldr	r3, [pc, #104]	@ (8007808 <RTC_ExitInitMode+0x78>)
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	4a19      	ldr	r2, [pc, #100]	@ (8007808 <RTC_ExitInitMode+0x78>)
 80077a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077a6:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80077a8:	4b17      	ldr	r3, [pc, #92]	@ (8007808 <RTC_ExitInitMode+0x78>)
 80077aa:	699b      	ldr	r3, [r3, #24]
 80077ac:	f003 0320 	and.w	r3, r3, #32
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10c      	bne.n	80077ce <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f7ff ff91 	bl	80076dc <HAL_RTC_WaitForSynchro>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d01e      	beq.n	80077fe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2203      	movs	r2, #3
 80077c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	73fb      	strb	r3, [r7, #15]
 80077cc:	e017      	b.n	80077fe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80077ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007808 <RTC_ExitInitMode+0x78>)
 80077d0:	699b      	ldr	r3, [r3, #24]
 80077d2:	4a0d      	ldr	r2, [pc, #52]	@ (8007808 <RTC_ExitInitMode+0x78>)
 80077d4:	f023 0320 	bic.w	r3, r3, #32
 80077d8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7ff ff7e 	bl	80076dc <HAL_RTC_WaitForSynchro>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d005      	beq.n	80077f2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2203      	movs	r2, #3
 80077ea:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80077f2:	4b05      	ldr	r3, [pc, #20]	@ (8007808 <RTC_ExitInitMode+0x78>)
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	4a04      	ldr	r2, [pc, #16]	@ (8007808 <RTC_ExitInitMode+0x78>)
 80077f8:	f043 0320 	orr.w	r3, r3, #32
 80077fc:	6193      	str	r3, [r2, #24]
  }

  return status;
 80077fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	40002800 	.word	0x40002800

0800780c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	4603      	mov	r3, r0
 8007814:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007816:	2300      	movs	r3, #0
 8007818:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800781a:	79fb      	ldrb	r3, [r7, #7]
 800781c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800781e:	e005      	b.n	800782c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	3301      	adds	r3, #1
 8007824:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007826:	7afb      	ldrb	r3, [r7, #11]
 8007828:	3b0a      	subs	r3, #10
 800782a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800782c:	7afb      	ldrb	r3, [r7, #11]
 800782e:	2b09      	cmp	r3, #9
 8007830:	d8f6      	bhi.n	8007820 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	b2db      	uxtb	r3, r3
 8007836:	011b      	lsls	r3, r3, #4
 8007838:	b2da      	uxtb	r2, r3
 800783a:	7afb      	ldrb	r3, [r7, #11]
 800783c:	4313      	orrs	r3, r2
 800783e:	b2db      	uxtb	r3, r3
}
 8007840:	4618      	mov	r0, r3
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	bc80      	pop	{r7}
 8007848:	4770      	bx	lr
	...

0800784c <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800785a:	2b01      	cmp	r3, #1
 800785c:	d101      	bne.n	8007862 <HAL_RTCEx_EnableBypassShadow+0x16>
 800785e:	2302      	movs	r3, #2
 8007860:	e01f      	b.n	80078a2 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2201      	movs	r2, #1
 8007866:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2202      	movs	r2, #2
 800786e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007872:	4b0e      	ldr	r3, [pc, #56]	@ (80078ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007874:	22ca      	movs	r2, #202	@ 0xca
 8007876:	625a      	str	r2, [r3, #36]	@ 0x24
 8007878:	4b0c      	ldr	r3, [pc, #48]	@ (80078ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 800787a:	2253      	movs	r2, #83	@ 0x53
 800787c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800787e:	4b0b      	ldr	r3, [pc, #44]	@ (80078ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	4a0a      	ldr	r2, [pc, #40]	@ (80078ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007884:	f043 0320 	orr.w	r3, r3, #32
 8007888:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800788a:	4b08      	ldr	r3, [pc, #32]	@ (80078ac <HAL_RTCEx_EnableBypassShadow+0x60>)
 800788c:	22ff      	movs	r2, #255	@ 0xff
 800788e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr
 80078ac:	40002800 	.word	0x40002800

080078b0 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d101      	bne.n	80078c6 <HAL_RTCEx_SetSSRU_IT+0x16>
 80078c2:	2302      	movs	r3, #2
 80078c4:	e027      	b.n	8007916 <HAL_RTCEx_SetSSRU_IT+0x66>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2202      	movs	r2, #2
 80078d2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80078d6:	4b12      	ldr	r3, [pc, #72]	@ (8007920 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80078d8:	22ca      	movs	r2, #202	@ 0xca
 80078da:	625a      	str	r2, [r3, #36]	@ 0x24
 80078dc:	4b10      	ldr	r3, [pc, #64]	@ (8007920 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80078de:	2253      	movs	r2, #83	@ 0x53
 80078e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80078e2:	4b0f      	ldr	r3, [pc, #60]	@ (8007920 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	4a0e      	ldr	r2, [pc, #56]	@ (8007920 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80078e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078ec:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80078ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007924 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80078f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078f4:	4a0b      	ldr	r2, [pc, #44]	@ (8007924 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80078f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80078fa:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078fe:	4b08      	ldr	r3, [pc, #32]	@ (8007920 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007900:	22ff      	movs	r2, #255	@ 0xff
 8007902:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	370c      	adds	r7, #12
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr
 8007920:	40002800 	.word	0x40002800
 8007924:	58000800 	.word	0x58000800

08007928 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007930:	4b09      	ldr	r3, [pc, #36]	@ (8007958 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007938:	2b00      	cmp	r3, #0
 800793a:	d005      	beq.n	8007948 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800793c:	4b06      	ldr	r3, [pc, #24]	@ (8007958 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800793e:	2240      	movs	r2, #64	@ 0x40
 8007940:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f7fb f933 	bl	8002bae <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007950:	bf00      	nop
 8007952:	3708      	adds	r7, #8
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	40002800 	.word	0x40002800

0800795c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007964:	bf00      	nop
 8007966:	370c      	adds	r7, #12
 8007968:	46bd      	mov	sp, r7
 800796a:	bc80      	pop	{r7}
 800796c:	4770      	bx	lr
	...

08007970 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007970:	b480      	push	{r7}
 8007972:	b087      	sub	sp, #28
 8007974:	af00      	add	r7, sp, #0
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	60b9      	str	r1, [r7, #8]
 800797a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800797c:	4b07      	ldr	r3, [pc, #28]	@ (800799c <HAL_RTCEx_BKUPWrite+0x2c>)
 800797e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	4413      	add	r3, r2
 8007988:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	601a      	str	r2, [r3, #0]
}
 8007990:	bf00      	nop
 8007992:	371c      	adds	r7, #28
 8007994:	46bd      	mov	sp, r7
 8007996:	bc80      	pop	{r7}
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	4000b100 	.word	0x4000b100

080079a0 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80079aa:	4b07      	ldr	r3, [pc, #28]	@ (80079c8 <HAL_RTCEx_BKUPRead+0x28>)
 80079ac:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	68fa      	ldr	r2, [r7, #12]
 80079b4:	4413      	add	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3714      	adds	r7, #20
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bc80      	pop	{r7}
 80079c4:	4770      	bx	lr
 80079c6:	bf00      	nop
 80079c8:	4000b100 	.word	0x4000b100

080079cc <LL_PWR_SetRadioBusyTrigger>:
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80079d4:	4b06      	ldr	r3, [pc, #24]	@ (80079f0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80079dc:	4904      	ldr	r1, [pc, #16]	@ (80079f0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4313      	orrs	r3, r2
 80079e2:	608b      	str	r3, [r1, #8]
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bc80      	pop	{r7}
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	58000400 	.word	0x58000400

080079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 80079f4:	b480      	push	{r7}
 80079f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80079f8:	4b05      	ldr	r3, [pc, #20]	@ (8007a10 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80079fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fe:	4a04      	ldr	r2, [pc, #16]	@ (8007a10 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007a00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007a08:	bf00      	nop
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bc80      	pop	{r7}
 8007a0e:	4770      	bx	lr
 8007a10:	58000400 	.word	0x58000400

08007a14 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007a14:	b480      	push	{r7}
 8007a16:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007a18:	4b05      	ldr	r3, [pc, #20]	@ (8007a30 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a1e:	4a04      	ldr	r2, [pc, #16]	@ (8007a30 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007a20:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007a28:	bf00      	nop
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bc80      	pop	{r7}
 8007a2e:	4770      	bx	lr
 8007a30:	58000400 	.word	0x58000400

08007a34 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007a34:	b480      	push	{r7}
 8007a36:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007a38:	4b03      	ldr	r3, [pc, #12]	@ (8007a48 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007a3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a3e:	619a      	str	r2, [r3, #24]
}
 8007a40:	bf00      	nop
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bc80      	pop	{r7}
 8007a46:	4770      	bx	lr
 8007a48:	58000400 	.word	0x58000400

08007a4c <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007a50:	4b06      	ldr	r3, [pc, #24]	@ (8007a6c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007a52:	695b      	ldr	r3, [r3, #20]
 8007a54:	f003 0302 	and.w	r3, r3, #2
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d101      	bne.n	8007a60 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e000      	b.n	8007a62 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bc80      	pop	{r7}
 8007a68:	4770      	bx	lr
 8007a6a:	bf00      	nop
 8007a6c:	58000400 	.word	0x58000400

08007a70 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007a70:	b480      	push	{r7}
 8007a72:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007a74:	4b06      	ldr	r3, [pc, #24]	@ (8007a90 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007a76:	695b      	ldr	r3, [r3, #20]
 8007a78:	f003 0304 	and.w	r3, r3, #4
 8007a7c:	2b04      	cmp	r3, #4
 8007a7e:	d101      	bne.n	8007a84 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007a80:	2301      	movs	r3, #1
 8007a82:	e000      	b.n	8007a86 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bc80      	pop	{r7}
 8007a8c:	4770      	bx	lr
 8007a8e:	bf00      	nop
 8007a90:	58000400 	.word	0x58000400

08007a94 <LL_RCC_RF_DisableReset>:
{
 8007a94:	b480      	push	{r7}
 8007a96:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007a98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007aa0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007aa4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007aa8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007aac:	bf00      	nop
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bc80      	pop	{r7}
 8007ab2:	4770      	bx	lr

08007ab4 <LL_RCC_IsRFUnderReset>:
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007ab8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ac0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ac4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ac8:	d101      	bne.n	8007ace <LL_RCC_IsRFUnderReset+0x1a>
 8007aca:	2301      	movs	r3, #1
 8007acc:	e000      	b.n	8007ad0 <LL_RCC_IsRFUnderReset+0x1c>
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bc80      	pop	{r7}
 8007ad6:	4770      	bx	lr

08007ad8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007ae0:	4b06      	ldr	r3, [pc, #24]	@ (8007afc <LL_EXTI_EnableIT_32_63+0x24>)
 8007ae2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007ae6:	4905      	ldr	r1, [pc, #20]	@ (8007afc <LL_EXTI_EnableIT_32_63+0x24>)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007af0:	bf00      	nop
 8007af2:	370c      	adds	r7, #12
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bc80      	pop	{r7}
 8007af8:	4770      	bx	lr
 8007afa:	bf00      	nop
 8007afc:	58000800 	.word	0x58000800

08007b00 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d103      	bne.n	8007b16 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	73fb      	strb	r3, [r7, #15]
    return status;
 8007b12:	7bfb      	ldrb	r3, [r7, #15]
 8007b14:	e052      	b.n	8007bbc <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007b16:	2300      	movs	r3, #0
 8007b18:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	799b      	ldrb	r3, [r3, #6]
 8007b1e:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d002      	beq.n	8007b2c <HAL_SUBGHZ_Init+0x2c>
 8007b26:	7bbb      	ldrb	r3, [r7, #14]
 8007b28:	2b03      	cmp	r3, #3
 8007b2a:	d109      	bne.n	8007b40 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f7fa fb68 	bl	8002208 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007b38:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007b3c:	f7ff ffcc 	bl	8007ad8 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d126      	bne.n	8007b94 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2202      	movs	r2, #2
 8007b4a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007b4c:	f7ff ffa2 	bl	8007a94 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007b50:	4b1c      	ldr	r3, [pc, #112]	@ (8007bc4 <HAL_SUBGHZ_Init+0xc4>)
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	4613      	mov	r3, r2
 8007b56:	00db      	lsls	r3, r3, #3
 8007b58:	1a9b      	subs	r3, r3, r2
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	0cdb      	lsrs	r3, r3, #19
 8007b5e:	2264      	movs	r2, #100	@ 0x64
 8007b60:	fb02 f303 	mul.w	r3, r2, r3
 8007b64:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d105      	bne.n	8007b78 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	609a      	str	r2, [r3, #8]
        break;
 8007b76:	e007      	b.n	8007b88 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007b7e:	f7ff ff99 	bl	8007ab4 <LL_RCC_IsRFUnderReset>
 8007b82:	4603      	mov	r3, r0
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d1ee      	bne.n	8007b66 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007b88:	f7ff ff34 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007b8c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007b90:	f7ff ff1c 	bl	80079cc <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007b94:	f7ff ff4e 	bl	8007a34 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007b98:	7bfb      	ldrb	r3, [r7, #15]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10a      	bne.n	8007bb4 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f000 fab0 	bl	8008108 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	719a      	strb	r2, [r3, #6]

  return status;
 8007bba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	20000014 	.word	0x20000014

08007bc8 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b086      	sub	sp, #24
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	607a      	str	r2, [r7, #4]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	817b      	strh	r3, [r7, #10]
 8007bd8:	4613      	mov	r3, r2
 8007bda:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	799b      	ldrb	r3, [r3, #6]
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d14a      	bne.n	8007c7c <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	795b      	ldrb	r3, [r3, #5]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d101      	bne.n	8007bf2 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007bee:	2302      	movs	r3, #2
 8007bf0:	e045      	b.n	8007c7e <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	f000 fb50 	bl	80082a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c04:	f7ff ff06 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007c08:	210d      	movs	r1, #13
 8007c0a:	68f8      	ldr	r0, [r7, #12]
 8007c0c:	f000 fa9c 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007c10:	897b      	ldrh	r3, [r7, #10]
 8007c12:	0a1b      	lsrs	r3, r3, #8
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	4619      	mov	r1, r3
 8007c1a:	68f8      	ldr	r0, [r7, #12]
 8007c1c:	f000 fa94 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007c20:	897b      	ldrh	r3, [r7, #10]
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	4619      	mov	r1, r3
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f000 fa8e 	bl	8008148 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	82bb      	strh	r3, [r7, #20]
 8007c30:	e00a      	b.n	8007c48 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007c32:	8abb      	ldrh	r3, [r7, #20]
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	4413      	add	r3, r2
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	68f8      	ldr	r0, [r7, #12]
 8007c3e:	f000 fa83 	bl	8008148 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007c42:	8abb      	ldrh	r3, [r7, #20]
 8007c44:	3301      	adds	r3, #1
 8007c46:	82bb      	strh	r3, [r7, #20]
 8007c48:	8aba      	ldrh	r2, [r7, #20]
 8007c4a:	893b      	ldrh	r3, [r7, #8]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d3f0      	bcc.n	8007c32 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c50:	f7ff fed0 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c54:	68f8      	ldr	r0, [r7, #12]
 8007c56:	f000 fb49 	bl	80082ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d002      	beq.n	8007c68 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	75fb      	strb	r3, [r7, #23]
 8007c66:	e001      	b.n	8007c6c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	715a      	strb	r2, [r3, #5]

    return status;
 8007c78:	7dfb      	ldrb	r3, [r7, #23]
 8007c7a:	e000      	b.n	8007c7e <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007c7c:	2302      	movs	r3, #2
  }
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3718      	adds	r7, #24
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b088      	sub	sp, #32
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	60f8      	str	r0, [r7, #12]
 8007c8e:	607a      	str	r2, [r7, #4]
 8007c90:	461a      	mov	r2, r3
 8007c92:	460b      	mov	r3, r1
 8007c94:	817b      	strh	r3, [r7, #10]
 8007c96:	4613      	mov	r3, r2
 8007c98:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	799b      	ldrb	r3, [r3, #6]
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d14a      	bne.n	8007d3e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	795b      	ldrb	r3, [r3, #5]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d101      	bne.n	8007cb4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	e045      	b.n	8007d40 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	f000 faf2 	bl	80082a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007cc0:	f7ff fea8 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007cc4:	211d      	movs	r1, #29
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f000 fa3e 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007ccc:	897b      	ldrh	r3, [r7, #10]
 8007cce:	0a1b      	lsrs	r3, r3, #8
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 fa36 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007cdc:	897b      	ldrh	r3, [r7, #10]
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	f000 fa30 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007ce8:	2100      	movs	r1, #0
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 fa2c 	bl	8008148 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	82fb      	strh	r3, [r7, #22]
 8007cf4:	e009      	b.n	8007d0a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007cf6:	69b9      	ldr	r1, [r7, #24]
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f000 fa7b 	bl	80081f4 <SUBGHZSPI_Receive>
      pData++;
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	3301      	adds	r3, #1
 8007d02:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007d04:	8afb      	ldrh	r3, [r7, #22]
 8007d06:	3301      	adds	r3, #1
 8007d08:	82fb      	strh	r3, [r7, #22]
 8007d0a:	8afa      	ldrh	r2, [r7, #22]
 8007d0c:	893b      	ldrh	r3, [r7, #8]
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d3f1      	bcc.n	8007cf6 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d12:	f7ff fe6f 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d16:	68f8      	ldr	r0, [r7, #12]
 8007d18:	f000 fae8 	bl	80082ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d002      	beq.n	8007d2a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	77fb      	strb	r3, [r7, #31]
 8007d28:	e001      	b.n	8007d2e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2201      	movs	r2, #1
 8007d32:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	715a      	strb	r2, [r3, #5]

    return status;
 8007d3a:	7ffb      	ldrb	r3, [r7, #31]
 8007d3c:	e000      	b.n	8007d40 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007d3e:	2302      	movs	r3, #2
  }
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3720      	adds	r7, #32
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b086      	sub	sp, #24
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	607a      	str	r2, [r7, #4]
 8007d52:	461a      	mov	r2, r3
 8007d54:	460b      	mov	r3, r1
 8007d56:	72fb      	strb	r3, [r7, #11]
 8007d58:	4613      	mov	r3, r2
 8007d5a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	799b      	ldrb	r3, [r3, #6]
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d14a      	bne.n	8007dfc <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	795b      	ldrb	r3, [r3, #5]
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d101      	bne.n	8007d72 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007d6e:	2302      	movs	r3, #2
 8007d70:	e045      	b.n	8007dfe <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2201      	movs	r2, #1
 8007d76:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f000 fa93 	bl	80082a4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007d7e:	7afb      	ldrb	r3, [r7, #11]
 8007d80:	2b84      	cmp	r3, #132	@ 0x84
 8007d82:	d002      	beq.n	8007d8a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007d84:	7afb      	ldrb	r3, [r7, #11]
 8007d86:	2b94      	cmp	r3, #148	@ 0x94
 8007d88:	d103      	bne.n	8007d92 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	711a      	strb	r2, [r3, #4]
 8007d90:	e002      	b.n	8007d98 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d98:	f7ff fe3c 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007d9c:	7afb      	ldrb	r3, [r7, #11]
 8007d9e:	4619      	mov	r1, r3
 8007da0:	68f8      	ldr	r0, [r7, #12]
 8007da2:	f000 f9d1 	bl	8008148 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007da6:	2300      	movs	r3, #0
 8007da8:	82bb      	strh	r3, [r7, #20]
 8007daa:	e00a      	b.n	8007dc2 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007dac:	8abb      	ldrh	r3, [r7, #20]
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	4413      	add	r3, r2
 8007db2:	781b      	ldrb	r3, [r3, #0]
 8007db4:	4619      	mov	r1, r3
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f000 f9c6 	bl	8008148 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007dbc:	8abb      	ldrh	r3, [r7, #20]
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	82bb      	strh	r3, [r7, #20]
 8007dc2:	8aba      	ldrh	r2, [r7, #20]
 8007dc4:	893b      	ldrh	r3, [r7, #8]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d3f0      	bcc.n	8007dac <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007dca:	f7ff fe13 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007dce:	7afb      	ldrb	r3, [r7, #11]
 8007dd0:	2b84      	cmp	r3, #132	@ 0x84
 8007dd2:	d002      	beq.n	8007dda <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f000 fa89 	bl	80082ec <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d002      	beq.n	8007de8 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	75fb      	strb	r3, [r7, #23]
 8007de6:	e001      	b.n	8007dec <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007de8:	2300      	movs	r3, #0
 8007dea:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2201      	movs	r2, #1
 8007df0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	715a      	strb	r2, [r3, #5]

    return status;
 8007df8:	7dfb      	ldrb	r3, [r7, #23]
 8007dfa:	e000      	b.n	8007dfe <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007dfc:	2302      	movs	r3, #2
  }
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3718      	adds	r7, #24
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b088      	sub	sp, #32
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	60f8      	str	r0, [r7, #12]
 8007e0e:	607a      	str	r2, [r7, #4]
 8007e10:	461a      	mov	r2, r3
 8007e12:	460b      	mov	r3, r1
 8007e14:	72fb      	strb	r3, [r7, #11]
 8007e16:	4613      	mov	r3, r2
 8007e18:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	799b      	ldrb	r3, [r3, #6]
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d13d      	bne.n	8007ea4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	795b      	ldrb	r3, [r3, #5]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d101      	bne.n	8007e34 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007e30:	2302      	movs	r3, #2
 8007e32:	e038      	b.n	8007ea6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2201      	movs	r2, #1
 8007e38:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e3a:	68f8      	ldr	r0, [r7, #12]
 8007e3c:	f000 fa32 	bl	80082a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e40:	f7ff fde8 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007e44:	7afb      	ldrb	r3, [r7, #11]
 8007e46:	4619      	mov	r1, r3
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f000 f97d 	bl	8008148 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007e4e:	2100      	movs	r1, #0
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f000 f979 	bl	8008148 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e56:	2300      	movs	r3, #0
 8007e58:	82fb      	strh	r3, [r7, #22]
 8007e5a:	e009      	b.n	8007e70 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007e5c:	69b9      	ldr	r1, [r7, #24]
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f000 f9c8 	bl	80081f4 <SUBGHZSPI_Receive>
      pData++;
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	3301      	adds	r3, #1
 8007e68:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007e6a:	8afb      	ldrh	r3, [r7, #22]
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	82fb      	strh	r3, [r7, #22]
 8007e70:	8afa      	ldrh	r2, [r7, #22]
 8007e72:	893b      	ldrh	r3, [r7, #8]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d3f1      	bcc.n	8007e5c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e78:	f7ff fdbc 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 fa35 	bl	80082ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d002      	beq.n	8007e90 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	77fb      	strb	r3, [r7, #31]
 8007e8e:	e001      	b.n	8007e94 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2201      	movs	r2, #1
 8007e98:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	715a      	strb	r2, [r3, #5]

    return status;
 8007ea0:	7ffb      	ldrb	r3, [r7, #31]
 8007ea2:	e000      	b.n	8007ea6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007ea4:	2302      	movs	r3, #2
  }
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3720      	adds	r7, #32
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b086      	sub	sp, #24
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	60f8      	str	r0, [r7, #12]
 8007eb6:	607a      	str	r2, [r7, #4]
 8007eb8:	461a      	mov	r2, r3
 8007eba:	460b      	mov	r3, r1
 8007ebc:	72fb      	strb	r3, [r7, #11]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	799b      	ldrb	r3, [r3, #6]
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d13e      	bne.n	8007f4a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	795b      	ldrb	r3, [r3, #5]
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d101      	bne.n	8007ed8 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007ed4:	2302      	movs	r3, #2
 8007ed6:	e039      	b.n	8007f4c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2201      	movs	r2, #1
 8007edc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f000 f9e0 	bl	80082a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ee4:	f7ff fd96 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007ee8:	210e      	movs	r1, #14
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f000 f92c 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007ef0:	7afb      	ldrb	r3, [r7, #11]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 f927 	bl	8008148 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007efa:	2300      	movs	r3, #0
 8007efc:	82bb      	strh	r3, [r7, #20]
 8007efe:	e00a      	b.n	8007f16 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007f00:	8abb      	ldrh	r3, [r7, #20]
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	4413      	add	r3, r2
 8007f06:	781b      	ldrb	r3, [r3, #0]
 8007f08:	4619      	mov	r1, r3
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f000 f91c 	bl	8008148 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007f10:	8abb      	ldrh	r3, [r7, #20]
 8007f12:	3301      	adds	r3, #1
 8007f14:	82bb      	strh	r3, [r7, #20]
 8007f16:	8aba      	ldrh	r2, [r7, #20]
 8007f18:	893b      	ldrh	r3, [r7, #8]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d3f0      	bcc.n	8007f00 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f1e:	f7ff fd69 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f22:	68f8      	ldr	r0, [r7, #12]
 8007f24:	f000 f9e2 	bl	80082ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d002      	beq.n	8007f36 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	75fb      	strb	r3, [r7, #23]
 8007f34:	e001      	b.n	8007f3a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007f36:	2300      	movs	r3, #0
 8007f38:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	715a      	strb	r2, [r3, #5]

    return status;
 8007f46:	7dfb      	ldrb	r3, [r7, #23]
 8007f48:	e000      	b.n	8007f4c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007f4a:	2302      	movs	r3, #2
  }
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3718      	adds	r7, #24
 8007f50:	46bd      	mov	sp, r7
 8007f52:	bd80      	pop	{r7, pc}

08007f54 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b088      	sub	sp, #32
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	607a      	str	r2, [r7, #4]
 8007f5e:	461a      	mov	r2, r3
 8007f60:	460b      	mov	r3, r1
 8007f62:	72fb      	strb	r3, [r7, #11]
 8007f64:	4613      	mov	r3, r2
 8007f66:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	799b      	ldrb	r3, [r3, #6]
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d141      	bne.n	8007ffa <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	795b      	ldrb	r3, [r3, #5]
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d101      	bne.n	8007f82 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007f7e:	2302      	movs	r3, #2
 8007f80:	e03c      	b.n	8007ffc <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2201      	movs	r2, #1
 8007f86:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f000 f98b 	bl	80082a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f8e:	f7ff fd41 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007f92:	211e      	movs	r1, #30
 8007f94:	68f8      	ldr	r0, [r7, #12]
 8007f96:	f000 f8d7 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007f9a:	7afb      	ldrb	r3, [r7, #11]
 8007f9c:	4619      	mov	r1, r3
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f000 f8d2 	bl	8008148 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007fa4:	2100      	movs	r1, #0
 8007fa6:	68f8      	ldr	r0, [r7, #12]
 8007fa8:	f000 f8ce 	bl	8008148 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007fac:	2300      	movs	r3, #0
 8007fae:	82fb      	strh	r3, [r7, #22]
 8007fb0:	e009      	b.n	8007fc6 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007fb2:	69b9      	ldr	r1, [r7, #24]
 8007fb4:	68f8      	ldr	r0, [r7, #12]
 8007fb6:	f000 f91d 	bl	80081f4 <SUBGHZSPI_Receive>
      pData++;
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	3301      	adds	r3, #1
 8007fbe:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007fc0:	8afb      	ldrh	r3, [r7, #22]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	82fb      	strh	r3, [r7, #22]
 8007fc6:	8afa      	ldrh	r2, [r7, #22]
 8007fc8:	893b      	ldrh	r3, [r7, #8]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d3f1      	bcc.n	8007fb2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007fce:	f7ff fd11 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f000 f98a 	bl	80082ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d002      	beq.n	8007fe6 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	77fb      	strb	r3, [r7, #31]
 8007fe4:	e001      	b.n	8007fea <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2201      	movs	r2, #1
 8007fee:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	715a      	strb	r2, [r3, #5]

    return status;
 8007ff6:	7ffb      	ldrb	r3, [r7, #31]
 8007ff8:	e000      	b.n	8007ffc <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007ffa:	2302      	movs	r3, #2
  }
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3720      	adds	r7, #32
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 800800c:	2300      	movs	r3, #0
 800800e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8008010:	f107 020c 	add.w	r2, r7, #12
 8008014:	2302      	movs	r3, #2
 8008016:	2112      	movs	r1, #18
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f7ff fef4 	bl	8007e06 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 800801e:	7b3b      	ldrb	r3, [r7, #12]
 8008020:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8008022:	89fb      	ldrh	r3, [r7, #14]
 8008024:	021b      	lsls	r3, r3, #8
 8008026:	b21a      	sxth	r2, r3
 8008028:	7b7b      	ldrb	r3, [r7, #13]
 800802a:	b21b      	sxth	r3, r3
 800802c:	4313      	orrs	r3, r2
 800802e:	b21b      	sxth	r3, r3
 8008030:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8008032:	f107 020c 	add.w	r2, r7, #12
 8008036:	2302      	movs	r3, #2
 8008038:	2102      	movs	r1, #2
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7ff fe84 	bl	8007d48 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8008040:	89fb      	ldrh	r3, [r7, #14]
 8008042:	f003 0301 	and.w	r3, r3, #1
 8008046:	2b00      	cmp	r3, #0
 8008048:	d002      	beq.n	8008050 <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f016 f864 	bl	801e118 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8008050:	89fb      	ldrh	r3, [r7, #14]
 8008052:	f003 0302 	and.w	r3, r3, #2
 8008056:	2b00      	cmp	r3, #0
 8008058:	d007      	beq.n	800806a <HAL_SUBGHZ_IRQHandler+0x66>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 800805a:	89fb      	ldrh	r3, [r7, #14]
 800805c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8008060:	2b00      	cmp	r3, #0
 8008062:	d102      	bne.n	800806a <HAL_SUBGHZ_IRQHandler+0x66>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f016 f865 	bl	801e134 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800806a:	89fb      	ldrh	r3, [r7, #14]
 800806c:	f003 0304 	and.w	r3, r3, #4
 8008070:	2b00      	cmp	r3, #0
 8008072:	d002      	beq.n	800807a <HAL_SUBGHZ_IRQHandler+0x76>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f016 f8b5 	bl	801e1e4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800807a:	89fb      	ldrh	r3, [r7, #14]
 800807c:	f003 0308 	and.w	r3, r3, #8
 8008080:	2b00      	cmp	r3, #0
 8008082:	d002      	beq.n	800808a <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f016 f8bb 	bl	801e200 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800808a:	89fb      	ldrh	r3, [r7, #14]
 800808c:	f003 0310 	and.w	r3, r3, #16
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <HAL_SUBGHZ_IRQHandler+0x96>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f016 f8c1 	bl	801e21c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800809a:	89fb      	ldrh	r3, [r7, #14]
 800809c:	f003 0320 	and.w	r3, r3, #32
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d002      	beq.n	80080aa <HAL_SUBGHZ_IRQHandler+0xa6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f016 f88f 	bl	801e1c8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80080aa:	89fb      	ldrh	r3, [r7, #14]
 80080ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d002      	beq.n	80080ba <HAL_SUBGHZ_IRQHandler+0xb6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f016 f84b 	bl	801e150 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80080ba:	89fb      	ldrh	r3, [r7, #14]
 80080bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00d      	beq.n	80080e0 <HAL_SUBGHZ_IRQHandler+0xdc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80080c4:	89fb      	ldrh	r3, [r7, #14]
 80080c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d004      	beq.n	80080d8 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80080ce:	2101      	movs	r1, #1
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f016 f84b 	bl	801e16c <HAL_SUBGHZ_CADStatusCallback>
 80080d6:	e003      	b.n	80080e0 <HAL_SUBGHZ_IRQHandler+0xdc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80080d8:	2100      	movs	r1, #0
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f016 f846 	bl	801e16c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80080e0:	89fb      	ldrh	r3, [r7, #14]
 80080e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d002      	beq.n	80080f0 <HAL_SUBGHZ_IRQHandler+0xec>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f016 f85c 	bl	801e1a8 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 80080f0:	89fb      	ldrh	r3, [r7, #14]
 80080f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d002      	beq.n	8008100 <HAL_SUBGHZ_IRQHandler+0xfc>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f016 f89c 	bl	801e238 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8008100:	bf00      	nop
 8008102:	3710      	adds	r7, #16
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8008110:	4b0c      	ldr	r3, [pc, #48]	@ (8008144 <SUBGHZSPI_Init+0x3c>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a0b      	ldr	r2, [pc, #44]	@ (8008144 <SUBGHZSPI_Init+0x3c>)
 8008116:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800811a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800811c:	4a09      	ldr	r2, [pc, #36]	@ (8008144 <SUBGHZSPI_Init+0x3c>)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8008124:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8008126:	4b07      	ldr	r3, [pc, #28]	@ (8008144 <SUBGHZSPI_Init+0x3c>)
 8008128:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 800812c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800812e:	4b05      	ldr	r3, [pc, #20]	@ (8008144 <SUBGHZSPI_Init+0x3c>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a04      	ldr	r2, [pc, #16]	@ (8008144 <SUBGHZSPI_Init+0x3c>)
 8008134:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008138:	6013      	str	r3, [r2, #0]
}
 800813a:	bf00      	nop
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	bc80      	pop	{r7}
 8008142:	4770      	bx	lr
 8008144:	58010000 	.word	0x58010000

08008148 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8008148:	b480      	push	{r7}
 800814a:	b087      	sub	sp, #28
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008158:	4b23      	ldr	r3, [pc, #140]	@ (80081e8 <SUBGHZSPI_Transmit+0xa0>)
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	4613      	mov	r3, r2
 800815e:	00db      	lsls	r3, r3, #3
 8008160:	1a9b      	subs	r3, r3, r2
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	0cdb      	lsrs	r3, r3, #19
 8008166:	2264      	movs	r2, #100	@ 0x64
 8008168:	fb02 f303 	mul.w	r3, r2, r3
 800816c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d105      	bne.n	8008180 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	609a      	str	r2, [r3, #8]
      break;
 800817e:	e008      	b.n	8008192 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	3b01      	subs	r3, #1
 8008184:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008186:	4b19      	ldr	r3, [pc, #100]	@ (80081ec <SUBGHZSPI_Transmit+0xa4>)
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	f003 0302 	and.w	r3, r3, #2
 800818e:	2b02      	cmp	r3, #2
 8008190:	d1ed      	bne.n	800816e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8008192:	4b17      	ldr	r3, [pc, #92]	@ (80081f0 <SUBGHZSPI_Transmit+0xa8>)
 8008194:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	78fa      	ldrb	r2, [r7, #3]
 800819a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800819c:	4b12      	ldr	r3, [pc, #72]	@ (80081e8 <SUBGHZSPI_Transmit+0xa0>)
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	4613      	mov	r3, r2
 80081a2:	00db      	lsls	r3, r3, #3
 80081a4:	1a9b      	subs	r3, r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	0cdb      	lsrs	r3, r3, #19
 80081aa:	2264      	movs	r2, #100	@ 0x64
 80081ac:	fb02 f303 	mul.w	r3, r2, r3
 80081b0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d105      	bne.n	80081c4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	609a      	str	r2, [r3, #8]
      break;
 80081c2:	e008      	b.n	80081d6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	3b01      	subs	r3, #1
 80081c8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80081ca:	4b08      	ldr	r3, [pc, #32]	@ (80081ec <SUBGHZSPI_Transmit+0xa4>)
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f003 0301 	and.w	r3, r3, #1
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d1ed      	bne.n	80081b2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80081d6:	4b05      	ldr	r3, [pc, #20]	@ (80081ec <SUBGHZSPI_Transmit+0xa4>)
 80081d8:	68db      	ldr	r3, [r3, #12]

  return status;
 80081da:	7dfb      	ldrb	r3, [r7, #23]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	371c      	adds	r7, #28
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bc80      	pop	{r7}
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	20000014 	.word	0x20000014
 80081ec:	58010000 	.word	0x58010000
 80081f0:	5801000c 	.word	0x5801000c

080081f4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b087      	sub	sp, #28
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008202:	4b25      	ldr	r3, [pc, #148]	@ (8008298 <SUBGHZSPI_Receive+0xa4>)
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	4613      	mov	r3, r2
 8008208:	00db      	lsls	r3, r3, #3
 800820a:	1a9b      	subs	r3, r3, r2
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	0cdb      	lsrs	r3, r3, #19
 8008210:	2264      	movs	r2, #100	@ 0x64
 8008212:	fb02 f303 	mul.w	r3, r2, r3
 8008216:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d105      	bne.n	800822a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	609a      	str	r2, [r3, #8]
      break;
 8008228:	e008      	b.n	800823c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	3b01      	subs	r3, #1
 800822e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008230:	4b1a      	ldr	r3, [pc, #104]	@ (800829c <SUBGHZSPI_Receive+0xa8>)
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f003 0302 	and.w	r3, r3, #2
 8008238:	2b02      	cmp	r3, #2
 800823a:	d1ed      	bne.n	8008218 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800823c:	4b18      	ldr	r3, [pc, #96]	@ (80082a0 <SUBGHZSPI_Receive+0xac>)
 800823e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	22ff      	movs	r2, #255	@ 0xff
 8008244:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008246:	4b14      	ldr	r3, [pc, #80]	@ (8008298 <SUBGHZSPI_Receive+0xa4>)
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	4613      	mov	r3, r2
 800824c:	00db      	lsls	r3, r3, #3
 800824e:	1a9b      	subs	r3, r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	0cdb      	lsrs	r3, r3, #19
 8008254:	2264      	movs	r2, #100	@ 0x64
 8008256:	fb02 f303 	mul.w	r3, r2, r3
 800825a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d105      	bne.n	800826e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8008262:	2301      	movs	r3, #1
 8008264:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2201      	movs	r2, #1
 800826a:	609a      	str	r2, [r3, #8]
      break;
 800826c:	e008      	b.n	8008280 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	3b01      	subs	r3, #1
 8008272:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008274:	4b09      	ldr	r3, [pc, #36]	@ (800829c <SUBGHZSPI_Receive+0xa8>)
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	f003 0301 	and.w	r3, r3, #1
 800827c:	2b01      	cmp	r3, #1
 800827e:	d1ed      	bne.n	800825c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8008280:	4b06      	ldr	r3, [pc, #24]	@ (800829c <SUBGHZSPI_Receive+0xa8>)
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	b2da      	uxtb	r2, r3
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	701a      	strb	r2, [r3, #0]

  return status;
 800828a:	7dfb      	ldrb	r3, [r7, #23]
}
 800828c:	4618      	mov	r0, r3
 800828e:	371c      	adds	r7, #28
 8008290:	46bd      	mov	sp, r7
 8008292:	bc80      	pop	{r7}
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	20000014 	.word	0x20000014
 800829c:	58010000 	.word	0x58010000
 80082a0:	5801000c 	.word	0x5801000c

080082a4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	791b      	ldrb	r3, [r3, #4]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d111      	bne.n	80082d8 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80082b4:	4b0c      	ldr	r3, [pc, #48]	@ (80082e8 <SUBGHZ_CheckDeviceReady+0x44>)
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	4613      	mov	r3, r2
 80082ba:	005b      	lsls	r3, r3, #1
 80082bc:	4413      	add	r3, r2
 80082be:	00db      	lsls	r3, r3, #3
 80082c0:	0c1b      	lsrs	r3, r3, #16
 80082c2:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80082c4:	f7ff fba6 	bl	8007a14 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d1f9      	bne.n	80082c8 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80082d4:	f7ff fb8e 	bl	80079f4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f807 	bl	80082ec <SUBGHZ_WaitOnBusy>
 80082de:	4603      	mov	r3, r0
}
 80082e0:	4618      	mov	r0, r3
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	20000014 	.word	0x20000014

080082ec <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b086      	sub	sp, #24
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80082f4:	2300      	movs	r3, #0
 80082f6:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80082f8:	4b12      	ldr	r3, [pc, #72]	@ (8008344 <SUBGHZ_WaitOnBusy+0x58>)
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	4613      	mov	r3, r2
 80082fe:	005b      	lsls	r3, r3, #1
 8008300:	4413      	add	r3, r2
 8008302:	00db      	lsls	r3, r3, #3
 8008304:	0d1b      	lsrs	r3, r3, #20
 8008306:	2264      	movs	r2, #100	@ 0x64
 8008308:	fb02 f303 	mul.w	r3, r2, r3
 800830c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800830e:	f7ff fbaf 	bl	8007a70 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008312:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d105      	bne.n	8008326 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2202      	movs	r2, #2
 8008322:	609a      	str	r2, [r3, #8]
      break;
 8008324:	e009      	b.n	800833a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	3b01      	subs	r3, #1
 800832a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800832c:	f7ff fb8e 	bl	8007a4c <LL_PWR_IsActiveFlag_RFBUSYS>
 8008330:	4602      	mov	r2, r0
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	4013      	ands	r3, r2
 8008336:	2b01      	cmp	r3, #1
 8008338:	d0e9      	beq.n	800830e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800833a:	7dfb      	ldrb	r3, [r7, #23]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3718      	adds	r7, #24
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	20000014 	.word	0x20000014

08008348 <LL_RCC_GetUSARTClockSource>:
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008354:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	401a      	ands	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	041b      	lsls	r3, r3, #16
 8008360:	4313      	orrs	r3, r2
}
 8008362:	4618      	mov	r0, r3
 8008364:	370c      	adds	r7, #12
 8008366:	46bd      	mov	sp, r7
 8008368:	bc80      	pop	{r7}
 800836a:	4770      	bx	lr

0800836c <LL_RCC_GetLPUARTClockSource>:
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008378:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	4013      	ands	r3, r2
}
 8008380:	4618      	mov	r0, r3
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	bc80      	pop	{r7}
 8008388:	4770      	bx	lr

0800838a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b082      	sub	sp, #8
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d101      	bne.n	800839c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e042      	b.n	8008422 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d106      	bne.n	80083b4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f7fa fdda 	bl	8002f68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2224      	movs	r2, #36	@ 0x24
 80083b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f022 0201 	bic.w	r2, r2, #1
 80083ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d002      	beq.n	80083da <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 ff31 	bl	800923c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fcba 	bl	8008d54 <UART_SetConfig>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d101      	bne.n	80083ea <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e01b      	b.n	8008422 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685a      	ldr	r2, [r3, #4]
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80083f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	689a      	ldr	r2, [r3, #8]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008408:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f042 0201 	orr.w	r2, r2, #1
 8008418:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 ffaf 	bl	800937e <UART_CheckIdleState>
 8008420:	4603      	mov	r3, r0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3708      	adds	r7, #8
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}

0800842a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800842a:	b580      	push	{r7, lr}
 800842c:	b08a      	sub	sp, #40	@ 0x28
 800842e:	af02      	add	r7, sp, #8
 8008430:	60f8      	str	r0, [r7, #12]
 8008432:	60b9      	str	r1, [r7, #8]
 8008434:	603b      	str	r3, [r7, #0]
 8008436:	4613      	mov	r3, r2
 8008438:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008440:	2b20      	cmp	r3, #32
 8008442:	d173      	bne.n	800852c <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d002      	beq.n	8008450 <HAL_UART_Transmit+0x26>
 800844a:	88fb      	ldrh	r3, [r7, #6]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d101      	bne.n	8008454 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	e06c      	b.n	800852e <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2221      	movs	r2, #33	@ 0x21
 8008460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008464:	f7fa f916 	bl	8002694 <HAL_GetTick>
 8008468:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	88fa      	ldrh	r2, [r7, #6]
 800846e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	88fa      	ldrh	r2, [r7, #6]
 8008476:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008482:	d108      	bne.n	8008496 <HAL_UART_Transmit+0x6c>
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d104      	bne.n	8008496 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800848c:	2300      	movs	r3, #0
 800848e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	61bb      	str	r3, [r7, #24]
 8008494:	e003      	b.n	800849e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800849a:	2300      	movs	r3, #0
 800849c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800849e:	e02c      	b.n	80084fa <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	2200      	movs	r2, #0
 80084a8:	2180      	movs	r1, #128	@ 0x80
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	f000 ffb5 	bl	800941a <UART_WaitOnFlagUntilTimeout>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d001      	beq.n	80084ba <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80084b6:	2303      	movs	r3, #3
 80084b8:	e039      	b.n	800852e <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d10b      	bne.n	80084d8 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	881b      	ldrh	r3, [r3, #0]
 80084c4:	461a      	mov	r2, r3
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	3302      	adds	r3, #2
 80084d4:	61bb      	str	r3, [r7, #24]
 80084d6:	e007      	b.n	80084e8 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	781a      	ldrb	r2, [r3, #0]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	3301      	adds	r3, #1
 80084e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	3b01      	subs	r3, #1
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008500:	b29b      	uxth	r3, r3
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1cc      	bne.n	80084a0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	9300      	str	r3, [sp, #0]
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	2200      	movs	r2, #0
 800850e:	2140      	movs	r1, #64	@ 0x40
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f000 ff82 	bl	800941a <UART_WaitOnFlagUntilTimeout>
 8008516:	4603      	mov	r3, r0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d001      	beq.n	8008520 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e006      	b.n	800852e <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	2220      	movs	r2, #32
 8008524:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008528:	2300      	movs	r3, #0
 800852a:	e000      	b.n	800852e <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800852c:	2302      	movs	r3, #2
  }
}
 800852e:	4618      	mov	r0, r3
 8008530:	3720      	adds	r7, #32
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
	...

08008538 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b08a      	sub	sp, #40	@ 0x28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	4613      	mov	r3, r2
 8008544:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800854c:	2b20      	cmp	r3, #32
 800854e:	d137      	bne.n	80085c0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d002      	beq.n	800855c <HAL_UART_Receive_IT+0x24>
 8008556:	88fb      	ldrh	r3, [r7, #6]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d101      	bne.n	8008560 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e030      	b.n	80085c2 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a18      	ldr	r2, [pc, #96]	@ (80085cc <HAL_UART_Receive_IT+0x94>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d01f      	beq.n	80085b0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800857a:	2b00      	cmp	r3, #0
 800857c:	d018      	beq.n	80085b0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	e853 3f00 	ldrex	r3, [r3]
 800858a:	613b      	str	r3, [r7, #16]
   return(result);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008592:	627b      	str	r3, [r7, #36]	@ 0x24
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	461a      	mov	r2, r3
 800859a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859c:	623b      	str	r3, [r7, #32]
 800859e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a0:	69f9      	ldr	r1, [r7, #28]
 80085a2:	6a3a      	ldr	r2, [r7, #32]
 80085a4:	e841 2300 	strex	r3, r2, [r1]
 80085a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d1e6      	bne.n	800857e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80085b0:	88fb      	ldrh	r3, [r7, #6]
 80085b2:	461a      	mov	r2, r3
 80085b4:	68b9      	ldr	r1, [r7, #8]
 80085b6:	68f8      	ldr	r0, [r7, #12]
 80085b8:	f000 fffe 	bl	80095b8 <UART_Start_Receive_IT>
 80085bc:	4603      	mov	r3, r0
 80085be:	e000      	b.n	80085c2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80085c0:	2302      	movs	r3, #2
  }
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3728      	adds	r7, #40	@ 0x28
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	40008000 	.word	0x40008000

080085d0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08a      	sub	sp, #40	@ 0x28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	4613      	mov	r3, r2
 80085dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085e4:	2b20      	cmp	r3, #32
 80085e6:	d167      	bne.n	80086b8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d002      	beq.n	80085f4 <HAL_UART_Transmit_DMA+0x24>
 80085ee:	88fb      	ldrh	r3, [r7, #6]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d101      	bne.n	80085f8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	e060      	b.n	80086ba <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	68ba      	ldr	r2, [r7, #8]
 80085fc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	88fa      	ldrh	r2, [r7, #6]
 8008602:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	88fa      	ldrh	r2, [r7, #6]
 800860a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2200      	movs	r2, #0
 8008612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2221      	movs	r2, #33	@ 0x21
 800861a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008622:	2b00      	cmp	r3, #0
 8008624:	d028      	beq.n	8008678 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800862a:	4a26      	ldr	r2, [pc, #152]	@ (80086c4 <HAL_UART_Transmit_DMA+0xf4>)
 800862c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008632:	4a25      	ldr	r2, [pc, #148]	@ (80086c8 <HAL_UART_Transmit_DMA+0xf8>)
 8008634:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800863a:	4a24      	ldr	r2, [pc, #144]	@ (80086cc <HAL_UART_Transmit_DMA+0xfc>)
 800863c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008642:	2200      	movs	r2, #0
 8008644:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800864e:	4619      	mov	r1, r3
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	3328      	adds	r3, #40	@ 0x28
 8008656:	461a      	mov	r2, r3
 8008658:	88fb      	ldrh	r3, [r7, #6]
 800865a:	f7fc fb67 	bl	8004d2c <HAL_DMA_Start_IT>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d009      	beq.n	8008678 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2210      	movs	r2, #16
 8008668:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2220      	movs	r2, #32
 8008670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	e020      	b.n	80086ba <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	2240      	movs	r2, #64	@ 0x40
 800867e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	3308      	adds	r3, #8
 8008686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	e853 3f00 	ldrex	r3, [r3]
 800868e:	613b      	str	r3, [r7, #16]
   return(result);
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008696:	627b      	str	r3, [r7, #36]	@ 0x24
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3308      	adds	r3, #8
 800869e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086a0:	623a      	str	r2, [r7, #32]
 80086a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a4:	69f9      	ldr	r1, [r7, #28]
 80086a6:	6a3a      	ldr	r2, [r7, #32]
 80086a8:	e841 2300 	strex	r3, r2, [r1]
 80086ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d1e5      	bne.n	8008680 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80086b4:	2300      	movs	r3, #0
 80086b6:	e000      	b.n	80086ba <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80086b8:	2302      	movs	r3, #2
  }
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3728      	adds	r7, #40	@ 0x28
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	08009943 	.word	0x08009943
 80086c8:	080099dd 	.word	0x080099dd
 80086cc:	080099f9 	.word	0x080099f9

080086d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b0ba      	sub	sp, #232	@ 0xe8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	69db      	ldr	r3, [r3, #28]
 80086de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80086f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80086fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80086fe:	4013      	ands	r3, r2
 8008700:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008704:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008708:	2b00      	cmp	r3, #0
 800870a:	d11b      	bne.n	8008744 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800870c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008710:	f003 0320 	and.w	r3, r3, #32
 8008714:	2b00      	cmp	r3, #0
 8008716:	d015      	beq.n	8008744 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800871c:	f003 0320 	and.w	r3, r3, #32
 8008720:	2b00      	cmp	r3, #0
 8008722:	d105      	bne.n	8008730 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d009      	beq.n	8008744 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008734:	2b00      	cmp	r3, #0
 8008736:	f000 82e3 	beq.w	8008d00 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	4798      	blx	r3
      }
      return;
 8008742:	e2dd      	b.n	8008d00 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008744:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 8123 	beq.w	8008994 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800874e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008752:	4b8d      	ldr	r3, [pc, #564]	@ (8008988 <HAL_UART_IRQHandler+0x2b8>)
 8008754:	4013      	ands	r3, r2
 8008756:	2b00      	cmp	r3, #0
 8008758:	d106      	bne.n	8008768 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800875a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800875e:	4b8b      	ldr	r3, [pc, #556]	@ (800898c <HAL_UART_IRQHandler+0x2bc>)
 8008760:	4013      	ands	r3, r2
 8008762:	2b00      	cmp	r3, #0
 8008764:	f000 8116 	beq.w	8008994 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800876c:	f003 0301 	and.w	r3, r3, #1
 8008770:	2b00      	cmp	r3, #0
 8008772:	d011      	beq.n	8008798 <HAL_UART_IRQHandler+0xc8>
 8008774:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008778:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800877c:	2b00      	cmp	r3, #0
 800877e:	d00b      	beq.n	8008798 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2201      	movs	r2, #1
 8008786:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800878e:	f043 0201 	orr.w	r2, r3, #1
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d011      	beq.n	80087c8 <HAL_UART_IRQHandler+0xf8>
 80087a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087a8:	f003 0301 	and.w	r3, r3, #1
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d00b      	beq.n	80087c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	2202      	movs	r2, #2
 80087b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087be:	f043 0204 	orr.w	r2, r3, #4
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d011      	beq.n	80087f8 <HAL_UART_IRQHandler+0x128>
 80087d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80087d8:	f003 0301 	and.w	r3, r3, #1
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00b      	beq.n	80087f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2204      	movs	r2, #4
 80087e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ee:	f043 0202 	orr.w	r2, r3, #2
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087fc:	f003 0308 	and.w	r3, r3, #8
 8008800:	2b00      	cmp	r3, #0
 8008802:	d017      	beq.n	8008834 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008804:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008808:	f003 0320 	and.w	r3, r3, #32
 800880c:	2b00      	cmp	r3, #0
 800880e:	d105      	bne.n	800881c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008810:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008814:	4b5c      	ldr	r3, [pc, #368]	@ (8008988 <HAL_UART_IRQHandler+0x2b8>)
 8008816:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008818:	2b00      	cmp	r3, #0
 800881a:	d00b      	beq.n	8008834 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2208      	movs	r2, #8
 8008822:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800882a:	f043 0208 	orr.w	r2, r3, #8
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008838:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800883c:	2b00      	cmp	r3, #0
 800883e:	d012      	beq.n	8008866 <HAL_UART_IRQHandler+0x196>
 8008840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008844:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00c      	beq.n	8008866 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008854:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800885c:	f043 0220 	orr.w	r2, r3, #32
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 8249 	beq.w	8008d04 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008876:	f003 0320 	and.w	r3, r3, #32
 800887a:	2b00      	cmp	r3, #0
 800887c:	d013      	beq.n	80088a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800887e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008882:	f003 0320 	and.w	r3, r3, #32
 8008886:	2b00      	cmp	r3, #0
 8008888:	d105      	bne.n	8008896 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800888a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800888e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d007      	beq.n	80088a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800889a:	2b00      	cmp	r3, #0
 800889c:	d003      	beq.n	80088a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ba:	2b40      	cmp	r3, #64	@ 0x40
 80088bc:	d005      	beq.n	80088ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80088be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80088c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d054      	beq.n	8008974 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 ffd4 	bl	8009878 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088da:	2b40      	cmp	r3, #64	@ 0x40
 80088dc:	d146      	bne.n	800896c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3308      	adds	r3, #8
 80088e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80088ec:	e853 3f00 	ldrex	r3, [r3]
 80088f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80088f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80088f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	3308      	adds	r3, #8
 8008906:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800890a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800890e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008912:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008916:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008922:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1d9      	bne.n	80088de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008930:	2b00      	cmp	r3, #0
 8008932:	d017      	beq.n	8008964 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800893a:	4a15      	ldr	r2, [pc, #84]	@ (8008990 <HAL_UART_IRQHandler+0x2c0>)
 800893c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008944:	4618      	mov	r0, r3
 8008946:	f7fc facd 	bl	8004ee4 <HAL_DMA_Abort_IT>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d019      	beq.n	8008984 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800895e:	4610      	mov	r0, r2
 8008960:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008962:	e00f      	b.n	8008984 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f9e0 	bl	8008d2a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800896a:	e00b      	b.n	8008984 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f9dc 	bl	8008d2a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008972:	e007      	b.n	8008984 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f9d8 	bl	8008d2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008982:	e1bf      	b.n	8008d04 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008984:	bf00      	nop
    return;
 8008986:	e1bd      	b.n	8008d04 <HAL_UART_IRQHandler+0x634>
 8008988:	10000001 	.word	0x10000001
 800898c:	04000120 	.word	0x04000120
 8008990:	08009a79 	.word	0x08009a79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008998:	2b01      	cmp	r3, #1
 800899a:	f040 8153 	bne.w	8008c44 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800899e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a2:	f003 0310 	and.w	r3, r3, #16
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 814c 	beq.w	8008c44 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80089ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089b0:	f003 0310 	and.w	r3, r3, #16
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	f000 8145 	beq.w	8008c44 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	2210      	movs	r2, #16
 80089c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	689b      	ldr	r3, [r3, #8]
 80089c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089cc:	2b40      	cmp	r3, #64	@ 0x40
 80089ce:	f040 80bb 	bne.w	8008b48 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	f000 818f 	beq.w	8008d08 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089f4:	429a      	cmp	r2, r3
 80089f6:	f080 8187 	bcs.w	8008d08 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008a00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 0320 	and.w	r3, r3, #32
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f040 8087 	bne.w	8008b26 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a24:	e853 3f00 	ldrex	r3, [r3]
 8008a28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	461a      	mov	r2, r3
 8008a3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a46:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a52:	e841 2300 	strex	r3, r2, [r1]
 8008a56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1da      	bne.n	8008a18 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	3308      	adds	r3, #8
 8008a68:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a6c:	e853 3f00 	ldrex	r3, [r3]
 8008a70:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a74:	f023 0301 	bic.w	r3, r3, #1
 8008a78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3308      	adds	r3, #8
 8008a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008a86:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008a8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a92:	e841 2300 	strex	r3, r2, [r1]
 8008a96:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1e1      	bne.n	8008a62 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008aa8:	e853 3f00 	ldrex	r3, [r3]
 8008aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008aae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	3308      	adds	r3, #8
 8008abe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ac2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ac4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008ac8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008aca:	e841 2300 	strex	r3, r2, [r1]
 8008ace:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d1e3      	bne.n	8008a9e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2220      	movs	r2, #32
 8008ada:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008aec:	e853 3f00 	ldrex	r3, [r3]
 8008af0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008af2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008af4:	f023 0310 	bic.w	r3, r3, #16
 8008af8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	461a      	mov	r2, r3
 8008b02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b08:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b0e:	e841 2300 	strex	r3, r2, [r1]
 8008b12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1e4      	bne.n	8008ae4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b20:	4618      	mov	r0, r3
 8008b22:	f7fc f981 	bl	8004e28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2202      	movs	r2, #2
 8008b2a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	1ad3      	subs	r3, r2, r3
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f000 f8fb 	bl	8008d3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008b46:	e0df      	b.n	8008d08 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	1ad3      	subs	r3, r2, r3
 8008b58:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b62:	b29b      	uxth	r3, r3
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f000 80d1 	beq.w	8008d0c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008b6a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f000 80cc 	beq.w	8008d0c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b84:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	461a      	mov	r2, r3
 8008b92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008b96:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b98:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b9e:	e841 2300 	strex	r3, r2, [r1]
 8008ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1e4      	bne.n	8008b74 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	3308      	adds	r3, #8
 8008bb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb4:	e853 3f00 	ldrex	r3, [r3]
 8008bb8:	623b      	str	r3, [r7, #32]
   return(result);
 8008bba:	6a3b      	ldr	r3, [r7, #32]
 8008bbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008bc0:	f023 0301 	bic.w	r3, r3, #1
 8008bc4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	3308      	adds	r3, #8
 8008bce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008bd2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008bda:	e841 2300 	strex	r3, r2, [r1]
 8008bde:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d1e1      	bne.n	8008baa <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2220      	movs	r2, #32
 8008bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	e853 3f00 	ldrex	r3, [r3]
 8008c06:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	f023 0310 	bic.w	r3, r3, #16
 8008c0e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	461a      	mov	r2, r3
 8008c18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c1c:	61fb      	str	r3, [r7, #28]
 8008c1e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c20:	69b9      	ldr	r1, [r7, #24]
 8008c22:	69fa      	ldr	r2, [r7, #28]
 8008c24:	e841 2300 	strex	r3, r2, [r1]
 8008c28:	617b      	str	r3, [r7, #20]
   return(result);
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d1e4      	bne.n	8008bfa <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2202      	movs	r2, #2
 8008c34:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008c36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c3a:	4619      	mov	r1, r3
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f87d 	bl	8008d3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008c42:	e063      	b.n	8008d0c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d00e      	beq.n	8008c6e <HAL_UART_IRQHandler+0x59e>
 8008c50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d008      	beq.n	8008c6e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008c64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f001 fc64 	bl	800a534 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008c6c:	e051      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008c6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d014      	beq.n	8008ca4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008c7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d105      	bne.n	8008c92 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d008      	beq.n	8008ca4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d03a      	beq.n	8008d10 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	4798      	blx	r3
    }
    return;
 8008ca2:	e035      	b.n	8008d10 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d009      	beq.n	8008cc4 <HAL_UART_IRQHandler+0x5f4>
 8008cb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d003      	beq.n	8008cc4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 fef1 	bl	8009aa4 <UART_EndTransmit_IT>
    return;
 8008cc2:	e026      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cc8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d009      	beq.n	8008ce4 <HAL_UART_IRQHandler+0x614>
 8008cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cd4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d003      	beq.n	8008ce4 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f001 fc3b 	bl	800a558 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ce2:	e016      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008ce4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ce8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d010      	beq.n	8008d12 <HAL_UART_IRQHandler+0x642>
 8008cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	da0c      	bge.n	8008d12 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f001 fc24 	bl	800a546 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008cfe:	e008      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
      return;
 8008d00:	bf00      	nop
 8008d02:	e006      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
    return;
 8008d04:	bf00      	nop
 8008d06:	e004      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
      return;
 8008d08:	bf00      	nop
 8008d0a:	e002      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
      return;
 8008d0c:	bf00      	nop
 8008d0e:	e000      	b.n	8008d12 <HAL_UART_IRQHandler+0x642>
    return;
 8008d10:	bf00      	nop
  }
}
 8008d12:	37e8      	adds	r7, #232	@ 0xe8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b083      	sub	sp, #12
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008d20:	bf00      	nop
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bc80      	pop	{r7}
 8008d28:	4770      	bx	lr

08008d2a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b083      	sub	sp, #12
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008d32:	bf00      	nop
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bc80      	pop	{r7}
 8008d3a:	4770      	bx	lr

08008d3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	460b      	mov	r3, r1
 8008d46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008d48:	bf00      	nop
 8008d4a:	370c      	adds	r7, #12
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bc80      	pop	{r7}
 8008d50:	4770      	bx	lr
	...

08008d54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d58:	b08c      	sub	sp, #48	@ 0x30
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	689a      	ldr	r2, [r3, #8]
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	431a      	orrs	r2, r3
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	695b      	ldr	r3, [r3, #20]
 8008d72:	431a      	orrs	r2, r3
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	69db      	ldr	r3, [r3, #28]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	4b94      	ldr	r3, [pc, #592]	@ (8008fd4 <UART_SetConfig+0x280>)
 8008d84:	4013      	ands	r3, r2
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	6812      	ldr	r2, [r2, #0]
 8008d8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d8c:	430b      	orrs	r3, r1
 8008d8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	68da      	ldr	r2, [r3, #12]
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	430a      	orrs	r2, r1
 8008da4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	699b      	ldr	r3, [r3, #24]
 8008daa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a89      	ldr	r2, [pc, #548]	@ (8008fd8 <UART_SetConfig+0x284>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d004      	beq.n	8008dc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008dc0:	697b      	ldr	r3, [r7, #20]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008dca:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008dce:	697a      	ldr	r2, [r7, #20]
 8008dd0:	6812      	ldr	r2, [r2, #0]
 8008dd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dd4:	430b      	orrs	r3, r1
 8008dd6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dde:	f023 010f 	bic.w	r1, r3, #15
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	430a      	orrs	r2, r1
 8008dec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a7a      	ldr	r2, [pc, #488]	@ (8008fdc <UART_SetConfig+0x288>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d127      	bne.n	8008e48 <UART_SetConfig+0xf4>
 8008df8:	2003      	movs	r0, #3
 8008dfa:	f7ff faa5 	bl	8008348 <LL_RCC_GetUSARTClockSource>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008e04:	2b03      	cmp	r3, #3
 8008e06:	d81b      	bhi.n	8008e40 <UART_SetConfig+0xec>
 8008e08:	a201      	add	r2, pc, #4	@ (adr r2, 8008e10 <UART_SetConfig+0xbc>)
 8008e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e0e:	bf00      	nop
 8008e10:	08008e21 	.word	0x08008e21
 8008e14:	08008e31 	.word	0x08008e31
 8008e18:	08008e29 	.word	0x08008e29
 8008e1c:	08008e39 	.word	0x08008e39
 8008e20:	2301      	movs	r3, #1
 8008e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e26:	e080      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008e28:	2302      	movs	r3, #2
 8008e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e2e:	e07c      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008e30:	2304      	movs	r3, #4
 8008e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e36:	e078      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008e38:	2308      	movs	r3, #8
 8008e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e3e:	e074      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008e40:	2310      	movs	r3, #16
 8008e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e46:	e070      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a64      	ldr	r2, [pc, #400]	@ (8008fe0 <UART_SetConfig+0x28c>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d138      	bne.n	8008ec4 <UART_SetConfig+0x170>
 8008e52:	200c      	movs	r0, #12
 8008e54:	f7ff fa78 	bl	8008348 <LL_RCC_GetUSARTClockSource>
 8008e58:	4603      	mov	r3, r0
 8008e5a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8008e5e:	2b0c      	cmp	r3, #12
 8008e60:	d82c      	bhi.n	8008ebc <UART_SetConfig+0x168>
 8008e62:	a201      	add	r2, pc, #4	@ (adr r2, 8008e68 <UART_SetConfig+0x114>)
 8008e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e68:	08008e9d 	.word	0x08008e9d
 8008e6c:	08008ebd 	.word	0x08008ebd
 8008e70:	08008ebd 	.word	0x08008ebd
 8008e74:	08008ebd 	.word	0x08008ebd
 8008e78:	08008ead 	.word	0x08008ead
 8008e7c:	08008ebd 	.word	0x08008ebd
 8008e80:	08008ebd 	.word	0x08008ebd
 8008e84:	08008ebd 	.word	0x08008ebd
 8008e88:	08008ea5 	.word	0x08008ea5
 8008e8c:	08008ebd 	.word	0x08008ebd
 8008e90:	08008ebd 	.word	0x08008ebd
 8008e94:	08008ebd 	.word	0x08008ebd
 8008e98:	08008eb5 	.word	0x08008eb5
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ea2:	e042      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008ea4:	2302      	movs	r3, #2
 8008ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eaa:	e03e      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008eac:	2304      	movs	r3, #4
 8008eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eb2:	e03a      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008eb4:	2308      	movs	r3, #8
 8008eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eba:	e036      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008ebc:	2310      	movs	r3, #16
 8008ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ec2:	e032      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a43      	ldr	r2, [pc, #268]	@ (8008fd8 <UART_SetConfig+0x284>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d12a      	bne.n	8008f24 <UART_SetConfig+0x1d0>
 8008ece:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008ed2:	f7ff fa4b 	bl	800836c <LL_RCC_GetLPUARTClockSource>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008edc:	d01a      	beq.n	8008f14 <UART_SetConfig+0x1c0>
 8008ede:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ee2:	d81b      	bhi.n	8008f1c <UART_SetConfig+0x1c8>
 8008ee4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ee8:	d00c      	beq.n	8008f04 <UART_SetConfig+0x1b0>
 8008eea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008eee:	d815      	bhi.n	8008f1c <UART_SetConfig+0x1c8>
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d003      	beq.n	8008efc <UART_SetConfig+0x1a8>
 8008ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ef8:	d008      	beq.n	8008f0c <UART_SetConfig+0x1b8>
 8008efa:	e00f      	b.n	8008f1c <UART_SetConfig+0x1c8>
 8008efc:	2300      	movs	r3, #0
 8008efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f02:	e012      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008f04:	2302      	movs	r3, #2
 8008f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f0a:	e00e      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008f0c:	2304      	movs	r3, #4
 8008f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f12:	e00a      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008f14:	2308      	movs	r3, #8
 8008f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f1a:	e006      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008f1c:	2310      	movs	r3, #16
 8008f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f22:	e002      	b.n	8008f2a <UART_SetConfig+0x1d6>
 8008f24:	2310      	movs	r3, #16
 8008f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8008fd8 <UART_SetConfig+0x284>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	f040 80a4 	bne.w	800907e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008f36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f3a:	2b08      	cmp	r3, #8
 8008f3c:	d823      	bhi.n	8008f86 <UART_SetConfig+0x232>
 8008f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f44 <UART_SetConfig+0x1f0>)
 8008f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f44:	08008f69 	.word	0x08008f69
 8008f48:	08008f87 	.word	0x08008f87
 8008f4c:	08008f71 	.word	0x08008f71
 8008f50:	08008f87 	.word	0x08008f87
 8008f54:	08008f77 	.word	0x08008f77
 8008f58:	08008f87 	.word	0x08008f87
 8008f5c:	08008f87 	.word	0x08008f87
 8008f60:	08008f87 	.word	0x08008f87
 8008f64:	08008f7f 	.word	0x08008f7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f68:	f7fd fec0 	bl	8006cec <HAL_RCC_GetPCLK1Freq>
 8008f6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f6e:	e010      	b.n	8008f92 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f70:	4b1c      	ldr	r3, [pc, #112]	@ (8008fe4 <UART_SetConfig+0x290>)
 8008f72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f74:	e00d      	b.n	8008f92 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f76:	f7fd fe05 	bl	8006b84 <HAL_RCC_GetSysClockFreq>
 8008f7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f7c:	e009      	b.n	8008f92 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f84:	e005      	b.n	8008f92 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008f86:	2300      	movs	r3, #0
 8008f88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008f90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	f000 8137 	beq.w	8009208 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008f9a:	697b      	ldr	r3, [r7, #20]
 8008f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f9e:	4a12      	ldr	r2, [pc, #72]	@ (8008fe8 <UART_SetConfig+0x294>)
 8008fa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fa8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	685a      	ldr	r2, [r3, #4]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	4413      	add	r3, r2
 8008fb8:	69ba      	ldr	r2, [r7, #24]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d305      	bcc.n	8008fca <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fc4:	69ba      	ldr	r2, [r7, #24]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d910      	bls.n	8008fec <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008fd0:	e11a      	b.n	8009208 <UART_SetConfig+0x4b4>
 8008fd2:	bf00      	nop
 8008fd4:	cfff69f3 	.word	0xcfff69f3
 8008fd8:	40008000 	.word	0x40008000
 8008fdc:	40013800 	.word	0x40013800
 8008fe0:	40004400 	.word	0x40004400
 8008fe4:	00f42400 	.word	0x00f42400
 8008fe8:	08023680 	.word	0x08023680
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fee:	2200      	movs	r2, #0
 8008ff0:	60bb      	str	r3, [r7, #8]
 8008ff2:	60fa      	str	r2, [r7, #12]
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ff8:	4a8e      	ldr	r2, [pc, #568]	@ (8009234 <UART_SetConfig+0x4e0>)
 8008ffa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	2200      	movs	r2, #0
 8009002:	603b      	str	r3, [r7, #0]
 8009004:	607a      	str	r2, [r7, #4]
 8009006:	e9d7 2300 	ldrd	r2, r3, [r7]
 800900a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800900e:	f7f7 ffc7 	bl	8000fa0 <__aeabi_uldivmod>
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	4610      	mov	r0, r2
 8009018:	4619      	mov	r1, r3
 800901a:	f04f 0200 	mov.w	r2, #0
 800901e:	f04f 0300 	mov.w	r3, #0
 8009022:	020b      	lsls	r3, r1, #8
 8009024:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009028:	0202      	lsls	r2, r0, #8
 800902a:	6979      	ldr	r1, [r7, #20]
 800902c:	6849      	ldr	r1, [r1, #4]
 800902e:	0849      	lsrs	r1, r1, #1
 8009030:	2000      	movs	r0, #0
 8009032:	460c      	mov	r4, r1
 8009034:	4605      	mov	r5, r0
 8009036:	eb12 0804 	adds.w	r8, r2, r4
 800903a:	eb43 0905 	adc.w	r9, r3, r5
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	469a      	mov	sl, r3
 8009046:	4693      	mov	fp, r2
 8009048:	4652      	mov	r2, sl
 800904a:	465b      	mov	r3, fp
 800904c:	4640      	mov	r0, r8
 800904e:	4649      	mov	r1, r9
 8009050:	f7f7 ffa6 	bl	8000fa0 <__aeabi_uldivmod>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4613      	mov	r3, r2
 800905a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800905c:	6a3b      	ldr	r3, [r7, #32]
 800905e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009062:	d308      	bcc.n	8009076 <UART_SetConfig+0x322>
 8009064:	6a3b      	ldr	r3, [r7, #32]
 8009066:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800906a:	d204      	bcs.n	8009076 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	6a3a      	ldr	r2, [r7, #32]
 8009072:	60da      	str	r2, [r3, #12]
 8009074:	e0c8      	b.n	8009208 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800907c:	e0c4      	b.n	8009208 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	69db      	ldr	r3, [r3, #28]
 8009082:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009086:	d167      	bne.n	8009158 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8009088:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800908c:	2b08      	cmp	r3, #8
 800908e:	d828      	bhi.n	80090e2 <UART_SetConfig+0x38e>
 8009090:	a201      	add	r2, pc, #4	@ (adr r2, 8009098 <UART_SetConfig+0x344>)
 8009092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009096:	bf00      	nop
 8009098:	080090bd 	.word	0x080090bd
 800909c:	080090c5 	.word	0x080090c5
 80090a0:	080090cd 	.word	0x080090cd
 80090a4:	080090e3 	.word	0x080090e3
 80090a8:	080090d3 	.word	0x080090d3
 80090ac:	080090e3 	.word	0x080090e3
 80090b0:	080090e3 	.word	0x080090e3
 80090b4:	080090e3 	.word	0x080090e3
 80090b8:	080090db 	.word	0x080090db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090bc:	f7fd fe16 	bl	8006cec <HAL_RCC_GetPCLK1Freq>
 80090c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090c2:	e014      	b.n	80090ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090c4:	f7fd fe24 	bl	8006d10 <HAL_RCC_GetPCLK2Freq>
 80090c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090ca:	e010      	b.n	80090ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090cc:	4b5a      	ldr	r3, [pc, #360]	@ (8009238 <UART_SetConfig+0x4e4>)
 80090ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090d0:	e00d      	b.n	80090ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090d2:	f7fd fd57 	bl	8006b84 <HAL_RCC_GetSysClockFreq>
 80090d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090d8:	e009      	b.n	80090ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090e0:	e005      	b.n	80090ee <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80090e2:	2300      	movs	r3, #0
 80090e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80090ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 8089 	beq.w	8009208 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090fa:	4a4e      	ldr	r2, [pc, #312]	@ (8009234 <UART_SetConfig+0x4e0>)
 80090fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009100:	461a      	mov	r2, r3
 8009102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009104:	fbb3 f3f2 	udiv	r3, r3, r2
 8009108:	005a      	lsls	r2, r3, #1
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	085b      	lsrs	r3, r3, #1
 8009110:	441a      	add	r2, r3
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	fbb2 f3f3 	udiv	r3, r2, r3
 800911a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800911c:	6a3b      	ldr	r3, [r7, #32]
 800911e:	2b0f      	cmp	r3, #15
 8009120:	d916      	bls.n	8009150 <UART_SetConfig+0x3fc>
 8009122:	6a3b      	ldr	r3, [r7, #32]
 8009124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009128:	d212      	bcs.n	8009150 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	b29b      	uxth	r3, r3
 800912e:	f023 030f 	bic.w	r3, r3, #15
 8009132:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009134:	6a3b      	ldr	r3, [r7, #32]
 8009136:	085b      	lsrs	r3, r3, #1
 8009138:	b29b      	uxth	r3, r3
 800913a:	f003 0307 	and.w	r3, r3, #7
 800913e:	b29a      	uxth	r2, r3
 8009140:	8bfb      	ldrh	r3, [r7, #30]
 8009142:	4313      	orrs	r3, r2
 8009144:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	8bfa      	ldrh	r2, [r7, #30]
 800914c:	60da      	str	r2, [r3, #12]
 800914e:	e05b      	b.n	8009208 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8009150:	2301      	movs	r3, #1
 8009152:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009156:	e057      	b.n	8009208 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009158:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800915c:	2b08      	cmp	r3, #8
 800915e:	d828      	bhi.n	80091b2 <UART_SetConfig+0x45e>
 8009160:	a201      	add	r2, pc, #4	@ (adr r2, 8009168 <UART_SetConfig+0x414>)
 8009162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009166:	bf00      	nop
 8009168:	0800918d 	.word	0x0800918d
 800916c:	08009195 	.word	0x08009195
 8009170:	0800919d 	.word	0x0800919d
 8009174:	080091b3 	.word	0x080091b3
 8009178:	080091a3 	.word	0x080091a3
 800917c:	080091b3 	.word	0x080091b3
 8009180:	080091b3 	.word	0x080091b3
 8009184:	080091b3 	.word	0x080091b3
 8009188:	080091ab 	.word	0x080091ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800918c:	f7fd fdae 	bl	8006cec <HAL_RCC_GetPCLK1Freq>
 8009190:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009192:	e014      	b.n	80091be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009194:	f7fd fdbc 	bl	8006d10 <HAL_RCC_GetPCLK2Freq>
 8009198:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800919a:	e010      	b.n	80091be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800919c:	4b26      	ldr	r3, [pc, #152]	@ (8009238 <UART_SetConfig+0x4e4>)
 800919e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091a0:	e00d      	b.n	80091be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091a2:	f7fd fcef 	bl	8006b84 <HAL_RCC_GetSysClockFreq>
 80091a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80091a8:	e009      	b.n	80091be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80091b0:	e005      	b.n	80091be <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80091b2:	2300      	movs	r3, #0
 80091b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80091bc:	bf00      	nop
    }

    if (pclk != 0U)
 80091be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d021      	beq.n	8009208 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091c8:	4a1a      	ldr	r2, [pc, #104]	@ (8009234 <UART_SetConfig+0x4e0>)
 80091ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091ce:	461a      	mov	r2, r3
 80091d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	085b      	lsrs	r3, r3, #1
 80091dc:	441a      	add	r2, r3
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091e8:	6a3b      	ldr	r3, [r7, #32]
 80091ea:	2b0f      	cmp	r3, #15
 80091ec:	d909      	bls.n	8009202 <UART_SetConfig+0x4ae>
 80091ee:	6a3b      	ldr	r3, [r7, #32]
 80091f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091f4:	d205      	bcs.n	8009202 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80091f6:	6a3b      	ldr	r3, [r7, #32]
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	60da      	str	r2, [r3, #12]
 8009200:	e002      	b.n	8009208 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	2201      	movs	r2, #1
 800920c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	2201      	movs	r2, #1
 8009214:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	2200      	movs	r2, #0
 800921c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	2200      	movs	r2, #0
 8009222:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009224:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009228:	4618      	mov	r0, r3
 800922a:	3730      	adds	r7, #48	@ 0x30
 800922c:	46bd      	mov	sp, r7
 800922e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009232:	bf00      	nop
 8009234:	08023680 	.word	0x08023680
 8009238:	00f42400 	.word	0x00f42400

0800923c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009248:	f003 0308 	and.w	r3, r3, #8
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00a      	beq.n	8009266 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926a:	f003 0301 	and.w	r3, r3, #1
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00a      	beq.n	8009288 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	430a      	orrs	r2, r1
 8009286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928c:	f003 0302 	and.w	r3, r3, #2
 8009290:	2b00      	cmp	r3, #0
 8009292:	d00a      	beq.n	80092aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ae:	f003 0304 	and.w	r3, r3, #4
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d00a      	beq.n	80092cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	430a      	orrs	r2, r1
 80092ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092d0:	f003 0310 	and.w	r3, r3, #16
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d00a      	beq.n	80092ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	430a      	orrs	r2, r1
 80092ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f2:	f003 0320 	and.w	r3, r3, #32
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00a      	beq.n	8009310 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	430a      	orrs	r2, r1
 800930e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009318:	2b00      	cmp	r3, #0
 800931a:	d01a      	beq.n	8009352 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	430a      	orrs	r2, r1
 8009330:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009336:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800933a:	d10a      	bne.n	8009352 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	430a      	orrs	r2, r1
 8009350:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00a      	beq.n	8009374 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	430a      	orrs	r2, r1
 8009372:	605a      	str	r2, [r3, #4]
  }
}
 8009374:	bf00      	nop
 8009376:	370c      	adds	r7, #12
 8009378:	46bd      	mov	sp, r7
 800937a:	bc80      	pop	{r7}
 800937c:	4770      	bx	lr

0800937e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b086      	sub	sp, #24
 8009382:	af02      	add	r7, sp, #8
 8009384:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800938e:	f7f9 f981 	bl	8002694 <HAL_GetTick>
 8009392:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 0308 	and.w	r3, r3, #8
 800939e:	2b08      	cmp	r3, #8
 80093a0:	d10e      	bne.n	80093c0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 f832 	bl	800941a <UART_WaitOnFlagUntilTimeout>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d001      	beq.n	80093c0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093bc:	2303      	movs	r3, #3
 80093be:	e028      	b.n	8009412 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f003 0304 	and.w	r3, r3, #4
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d10e      	bne.n	80093ec <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093d2:	9300      	str	r3, [sp, #0]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2200      	movs	r2, #0
 80093d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f81c 	bl	800941a <UART_WaitOnFlagUntilTimeout>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d001      	beq.n	80093ec <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	e012      	b.n	8009412 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2220      	movs	r2, #32
 80093f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2220      	movs	r2, #32
 80093f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009410:	2300      	movs	r3, #0
}
 8009412:	4618      	mov	r0, r3
 8009414:	3710      	adds	r7, #16
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}

0800941a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800941a:	b580      	push	{r7, lr}
 800941c:	b09c      	sub	sp, #112	@ 0x70
 800941e:	af00      	add	r7, sp, #0
 8009420:	60f8      	str	r0, [r7, #12]
 8009422:	60b9      	str	r1, [r7, #8]
 8009424:	603b      	str	r3, [r7, #0]
 8009426:	4613      	mov	r3, r2
 8009428:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800942a:	e0af      	b.n	800958c <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800942c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800942e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009432:	f000 80ab 	beq.w	800958c <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009436:	f7f9 f92d 	bl	8002694 <HAL_GetTick>
 800943a:	4602      	mov	r2, r0
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	1ad3      	subs	r3, r2, r3
 8009440:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009442:	429a      	cmp	r2, r3
 8009444:	d302      	bcc.n	800944c <UART_WaitOnFlagUntilTimeout+0x32>
 8009446:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009448:	2b00      	cmp	r3, #0
 800944a:	d140      	bne.n	80094ce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009454:	e853 3f00 	ldrex	r3, [r3]
 8009458:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800945a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800945c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009460:	667b      	str	r3, [r7, #100]	@ 0x64
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800946a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800946c:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009470:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009472:	e841 2300 	strex	r3, r2, [r1]
 8009476:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1e6      	bne.n	800944c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3308      	adds	r3, #8
 8009484:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009488:	e853 3f00 	ldrex	r3, [r3]
 800948c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800948e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009490:	f023 0301 	bic.w	r3, r3, #1
 8009494:	663b      	str	r3, [r7, #96]	@ 0x60
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3308      	adds	r3, #8
 800949c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800949e:	64ba      	str	r2, [r7, #72]	@ 0x48
 80094a0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80094a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094a6:	e841 2300 	strex	r3, r2, [r1]
 80094aa:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80094ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d1e5      	bne.n	800947e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2220      	movs	r2, #32
 80094be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e06f      	b.n	80095ae <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f003 0304 	and.w	r3, r3, #4
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d057      	beq.n	800958c <UART_WaitOnFlagUntilTimeout+0x172>
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	2b80      	cmp	r3, #128	@ 0x80
 80094e0:	d054      	beq.n	800958c <UART_WaitOnFlagUntilTimeout+0x172>
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	2b40      	cmp	r3, #64	@ 0x40
 80094e6:	d051      	beq.n	800958c <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	69db      	ldr	r3, [r3, #28]
 80094ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094f6:	d149      	bne.n	800958c <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009500:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800950a:	e853 3f00 	ldrex	r3, [r3]
 800950e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009512:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009516:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	461a      	mov	r2, r3
 800951e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009520:	637b      	str	r3, [r7, #52]	@ 0x34
 8009522:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009524:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009526:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009528:	e841 2300 	strex	r3, r2, [r1]
 800952c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800952e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1e6      	bne.n	8009502 <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	3308      	adds	r3, #8
 800953a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	e853 3f00 	ldrex	r3, [r3]
 8009542:	613b      	str	r3, [r7, #16]
   return(result);
 8009544:	693b      	ldr	r3, [r7, #16]
 8009546:	f023 0301 	bic.w	r3, r3, #1
 800954a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3308      	adds	r3, #8
 8009552:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009554:	623a      	str	r2, [r7, #32]
 8009556:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009558:	69f9      	ldr	r1, [r7, #28]
 800955a:	6a3a      	ldr	r2, [r7, #32]
 800955c:	e841 2300 	strex	r3, r2, [r1]
 8009560:	61bb      	str	r3, [r7, #24]
   return(result);
 8009562:	69bb      	ldr	r3, [r7, #24]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d1e5      	bne.n	8009534 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2220      	movs	r2, #32
 800956c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2220      	movs	r2, #32
 8009574:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	2220      	movs	r2, #32
 800957c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2200      	movs	r2, #0
 8009584:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009588:	2303      	movs	r3, #3
 800958a:	e010      	b.n	80095ae <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	69da      	ldr	r2, [r3, #28]
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	4013      	ands	r3, r2
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	429a      	cmp	r2, r3
 800959a:	bf0c      	ite	eq
 800959c:	2301      	moveq	r3, #1
 800959e:	2300      	movne	r3, #0
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	461a      	mov	r2, r3
 80095a4:	79fb      	ldrb	r3, [r7, #7]
 80095a6:	429a      	cmp	r2, r3
 80095a8:	f43f af40 	beq.w	800942c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095ac:	2300      	movs	r3, #0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3770      	adds	r7, #112	@ 0x70
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
	...

080095b8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b0a3      	sub	sp, #140	@ 0x8c
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	4613      	mov	r3, r2
 80095c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	68ba      	ldr	r2, [r7, #8]
 80095ca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	88fa      	ldrh	r2, [r7, #6]
 80095d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	88fa      	ldrh	r2, [r7, #6]
 80095d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2200      	movs	r2, #0
 80095e0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095ea:	d10e      	bne.n	800960a <UART_Start_Receive_IT+0x52>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d105      	bne.n	8009600 <UART_Start_Receive_IT+0x48>
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80095fa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80095fe:	e02d      	b.n	800965c <UART_Start_Receive_IT+0xa4>
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	22ff      	movs	r2, #255	@ 0xff
 8009604:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009608:	e028      	b.n	800965c <UART_Start_Receive_IT+0xa4>
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10d      	bne.n	800962e <UART_Start_Receive_IT+0x76>
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d104      	bne.n	8009624 <UART_Start_Receive_IT+0x6c>
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	22ff      	movs	r2, #255	@ 0xff
 800961e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009622:	e01b      	b.n	800965c <UART_Start_Receive_IT+0xa4>
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	227f      	movs	r2, #127	@ 0x7f
 8009628:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800962c:	e016      	b.n	800965c <UART_Start_Receive_IT+0xa4>
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009636:	d10d      	bne.n	8009654 <UART_Start_Receive_IT+0x9c>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d104      	bne.n	800964a <UART_Start_Receive_IT+0x92>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	227f      	movs	r2, #127	@ 0x7f
 8009644:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009648:	e008      	b.n	800965c <UART_Start_Receive_IT+0xa4>
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	223f      	movs	r2, #63	@ 0x3f
 800964e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009652:	e003      	b.n	800965c <UART_Start_Receive_IT+0xa4>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2200      	movs	r2, #0
 8009658:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2222      	movs	r2, #34	@ 0x22
 8009668:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	3308      	adds	r3, #8
 8009672:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009674:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009676:	e853 3f00 	ldrex	r3, [r3]
 800967a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800967c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800967e:	f043 0301 	orr.w	r3, r3, #1
 8009682:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	3308      	adds	r3, #8
 800968c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009690:	673a      	str	r2, [r7, #112]	@ 0x70
 8009692:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009694:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009696:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009698:	e841 2300 	strex	r3, r2, [r1]
 800969c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800969e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d1e3      	bne.n	800966c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80096a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096ac:	d14f      	bne.n	800974e <UART_Start_Receive_IT+0x196>
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80096b4:	88fa      	ldrh	r2, [r7, #6]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d349      	bcc.n	800974e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096c2:	d107      	bne.n	80096d4 <UART_Start_Receive_IT+0x11c>
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	691b      	ldr	r3, [r3, #16]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d103      	bne.n	80096d4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	4a46      	ldr	r2, [pc, #280]	@ (80097e8 <UART_Start_Receive_IT+0x230>)
 80096d0:	675a      	str	r2, [r3, #116]	@ 0x74
 80096d2:	e002      	b.n	80096da <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	4a45      	ldr	r2, [pc, #276]	@ (80097ec <UART_Start_Receive_IT+0x234>)
 80096d8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	691b      	ldr	r3, [r3, #16]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d01a      	beq.n	8009718 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096ea:	e853 3f00 	ldrex	r3, [r3]
 80096ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80096f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	461a      	mov	r2, r3
 8009700:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009704:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009706:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009708:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800970a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800970c:	e841 2300 	strex	r3, r2, [r1]
 8009710:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009714:	2b00      	cmp	r3, #0
 8009716:	d1e4      	bne.n	80096e2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	3308      	adds	r3, #8
 800971e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009722:	e853 3f00 	ldrex	r3, [r3]
 8009726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800972e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	3308      	adds	r3, #8
 8009736:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009738:	64ba      	str	r2, [r7, #72]	@ 0x48
 800973a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800973e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009740:	e841 2300 	strex	r3, r2, [r1]
 8009744:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009748:	2b00      	cmp	r3, #0
 800974a:	d1e5      	bne.n	8009718 <UART_Start_Receive_IT+0x160>
 800974c:	e046      	b.n	80097dc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009756:	d107      	bne.n	8009768 <UART_Start_Receive_IT+0x1b0>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d103      	bne.n	8009768 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	4a23      	ldr	r2, [pc, #140]	@ (80097f0 <UART_Start_Receive_IT+0x238>)
 8009764:	675a      	str	r2, [r3, #116]	@ 0x74
 8009766:	e002      	b.n	800976e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	4a22      	ldr	r2, [pc, #136]	@ (80097f4 <UART_Start_Receive_IT+0x23c>)
 800976c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	691b      	ldr	r3, [r3, #16]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d019      	beq.n	80097aa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977e:	e853 3f00 	ldrex	r3, [r3]
 8009782:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009786:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800978a:	677b      	str	r3, [r7, #116]	@ 0x74
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	461a      	mov	r2, r3
 8009792:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009794:	637b      	str	r3, [r7, #52]	@ 0x34
 8009796:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009798:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800979a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800979c:	e841 2300 	strex	r3, r2, [r1]
 80097a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80097a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1e6      	bne.n	8009776 <UART_Start_Receive_IT+0x1be>
 80097a8:	e018      	b.n	80097dc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b0:	697b      	ldr	r3, [r7, #20]
 80097b2:	e853 3f00 	ldrex	r3, [r3]
 80097b6:	613b      	str	r3, [r7, #16]
   return(result);
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	f043 0320 	orr.w	r3, r3, #32
 80097be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	461a      	mov	r2, r3
 80097c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80097c8:	623b      	str	r3, [r7, #32]
 80097ca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097cc:	69f9      	ldr	r1, [r7, #28]
 80097ce:	6a3a      	ldr	r2, [r7, #32]
 80097d0:	e841 2300 	strex	r3, r2, [r1]
 80097d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d1e6      	bne.n	80097aa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	378c      	adds	r7, #140	@ 0x8c
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bc80      	pop	{r7}
 80097e6:	4770      	bx	lr
 80097e8:	0800a1cd 	.word	0x0800a1cd
 80097ec:	08009e6d 	.word	0x08009e6d
 80097f0:	08009cb5 	.word	0x08009cb5
 80097f4:	08009afd 	.word	0x08009afd

080097f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80097f8:	b480      	push	{r7}
 80097fa:	b08f      	sub	sp, #60	@ 0x3c
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009806:	6a3b      	ldr	r3, [r7, #32]
 8009808:	e853 3f00 	ldrex	r3, [r3]
 800980c:	61fb      	str	r3, [r7, #28]
   return(result);
 800980e:	69fb      	ldr	r3, [r7, #28]
 8009810:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009814:	637b      	str	r3, [r7, #52]	@ 0x34
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	461a      	mov	r2, r3
 800981c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800981e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009820:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009822:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009826:	e841 2300 	strex	r3, r2, [r1]
 800982a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800982c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800982e:	2b00      	cmp	r3, #0
 8009830:	d1e6      	bne.n	8009800 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	3308      	adds	r3, #8
 8009838:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	e853 3f00 	ldrex	r3, [r3]
 8009840:	60bb      	str	r3, [r7, #8]
   return(result);
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009848:	633b      	str	r3, [r7, #48]	@ 0x30
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	3308      	adds	r3, #8
 8009850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009852:	61ba      	str	r2, [r7, #24]
 8009854:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009856:	6979      	ldr	r1, [r7, #20]
 8009858:	69ba      	ldr	r2, [r7, #24]
 800985a:	e841 2300 	strex	r3, r2, [r1]
 800985e:	613b      	str	r3, [r7, #16]
   return(result);
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d1e5      	bne.n	8009832 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2220      	movs	r2, #32
 800986a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800986e:	bf00      	nop
 8009870:	373c      	adds	r7, #60	@ 0x3c
 8009872:	46bd      	mov	sp, r7
 8009874:	bc80      	pop	{r7}
 8009876:	4770      	bx	lr

08009878 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009878:	b480      	push	{r7}
 800987a:	b095      	sub	sp, #84	@ 0x54
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009888:	e853 3f00 	ldrex	r3, [r3]
 800988c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800988e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009890:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009894:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	461a      	mov	r2, r3
 800989c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800989e:	643b      	str	r3, [r7, #64]	@ 0x40
 80098a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098a6:	e841 2300 	strex	r3, r2, [r1]
 80098aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d1e6      	bne.n	8009880 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	3308      	adds	r3, #8
 80098b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ba:	6a3b      	ldr	r3, [r7, #32]
 80098bc:	e853 3f00 	ldrex	r3, [r3]
 80098c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80098c2:	69fb      	ldr	r3, [r7, #28]
 80098c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098c8:	f023 0301 	bic.w	r3, r3, #1
 80098cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	3308      	adds	r3, #8
 80098d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80098dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098de:	e841 2300 	strex	r3, r2, [r1]
 80098e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80098e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d1e3      	bne.n	80098b2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d118      	bne.n	8009924 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	e853 3f00 	ldrex	r3, [r3]
 80098fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	f023 0310 	bic.w	r3, r3, #16
 8009906:	647b      	str	r3, [r7, #68]	@ 0x44
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	461a      	mov	r2, r3
 800990e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009910:	61bb      	str	r3, [r7, #24]
 8009912:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009914:	6979      	ldr	r1, [r7, #20]
 8009916:	69ba      	ldr	r2, [r7, #24]
 8009918:	e841 2300 	strex	r3, r2, [r1]
 800991c:	613b      	str	r3, [r7, #16]
   return(result);
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d1e6      	bne.n	80098f2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2220      	movs	r2, #32
 8009928:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009938:	bf00      	nop
 800993a:	3754      	adds	r7, #84	@ 0x54
 800993c:	46bd      	mov	sp, r7
 800993e:	bc80      	pop	{r7}
 8009940:	4770      	bx	lr

08009942 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009942:	b580      	push	{r7, lr}
 8009944:	b090      	sub	sp, #64	@ 0x40
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800994e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	f003 0320 	and.w	r3, r3, #32
 800995a:	2b00      	cmp	r3, #0
 800995c:	d137      	bne.n	80099ce <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800995e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009960:	2200      	movs	r2, #0
 8009962:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	3308      	adds	r3, #8
 800996c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009970:	e853 3f00 	ldrex	r3, [r3]
 8009974:	623b      	str	r3, [r7, #32]
   return(result);
 8009976:	6a3b      	ldr	r3, [r7, #32]
 8009978:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800997c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800997e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	3308      	adds	r3, #8
 8009984:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009986:	633a      	str	r2, [r7, #48]	@ 0x30
 8009988:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800998c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800998e:	e841 2300 	strex	r3, r2, [r1]
 8009992:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009996:	2b00      	cmp	r3, #0
 8009998:	d1e5      	bne.n	8009966 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800999a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	e853 3f00 	ldrex	r3, [r3]
 80099a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80099b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	461a      	mov	r2, r3
 80099b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099b8:	61fb      	str	r3, [r7, #28]
 80099ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099bc:	69b9      	ldr	r1, [r7, #24]
 80099be:	69fa      	ldr	r2, [r7, #28]
 80099c0:	e841 2300 	strex	r3, r2, [r1]
 80099c4:	617b      	str	r3, [r7, #20]
   return(result);
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1e6      	bne.n	800999a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80099cc:	e002      	b.n	80099d4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80099ce:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80099d0:	f7f9 fcea 	bl	80033a8 <HAL_UART_TxCpltCallback>
}
 80099d4:	bf00      	nop
 80099d6:	3740      	adds	r7, #64	@ 0x40
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}

080099dc <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b084      	sub	sp, #16
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099e8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	f7ff f994 	bl	8008d18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099f0:	bf00      	nop
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b086      	sub	sp, #24
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a04:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a0c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a14:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a20:	2b80      	cmp	r3, #128	@ 0x80
 8009a22:	d109      	bne.n	8009a38 <UART_DMAError+0x40>
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	2b21      	cmp	r3, #33	@ 0x21
 8009a28:	d106      	bne.n	8009a38 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009a32:	6978      	ldr	r0, [r7, #20]
 8009a34:	f7ff fee0 	bl	80097f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a42:	2b40      	cmp	r3, #64	@ 0x40
 8009a44:	d109      	bne.n	8009a5a <UART_DMAError+0x62>
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2b22      	cmp	r3, #34	@ 0x22
 8009a4a:	d106      	bne.n	8009a5a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009a54:	6978      	ldr	r0, [r7, #20]
 8009a56:	f7ff ff0f 	bl	8009878 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a60:	f043 0210 	orr.w	r2, r3, #16
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a6a:	6978      	ldr	r0, [r7, #20]
 8009a6c:	f7ff f95d 	bl	8008d2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a70:	bf00      	nop
 8009a72:	3718      	adds	r7, #24
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b084      	sub	sp, #16
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a96:	68f8      	ldr	r0, [r7, #12]
 8009a98:	f7ff f947 	bl	8008d2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a9c:	bf00      	nop
 8009a9e:	3710      	adds	r7, #16
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b088      	sub	sp, #32
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	e853 3f00 	ldrex	r3, [r3]
 8009ab8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ac0:	61fb      	str	r3, [r7, #28]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	61bb      	str	r3, [r7, #24]
 8009acc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ace:	6979      	ldr	r1, [r7, #20]
 8009ad0:	69ba      	ldr	r2, [r7, #24]
 8009ad2:	e841 2300 	strex	r3, r2, [r1]
 8009ad6:	613b      	str	r3, [r7, #16]
   return(result);
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d1e6      	bne.n	8009aac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2220      	movs	r2, #32
 8009ae2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f7f9 fc5b 	bl	80033a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009af2:	bf00      	nop
 8009af4:	3720      	adds	r7, #32
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
	...

08009afc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b09c      	sub	sp, #112	@ 0x70
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b0a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b14:	2b22      	cmp	r3, #34	@ 0x22
 8009b16:	f040 80be 	bne.w	8009c96 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009b24:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009b28:	b2d9      	uxtb	r1, r3
 8009b2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009b2e:	b2da      	uxtb	r2, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b34:	400a      	ands	r2, r1
 8009b36:	b2d2      	uxtb	r2, r2
 8009b38:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b3e:	1c5a      	adds	r2, r3, #1
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b4a:	b29b      	uxth	r3, r3
 8009b4c:	3b01      	subs	r3, #1
 8009b4e:	b29a      	uxth	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	f040 80a1 	bne.w	8009ca6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b6c:	e853 3f00 	ldrex	r3, [r3]
 8009b70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b82:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009b84:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b86:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b88:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009b8a:	e841 2300 	strex	r3, r2, [r1]
 8009b8e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009b90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d1e6      	bne.n	8009b64 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	3308      	adds	r3, #8
 8009b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ba0:	e853 3f00 	ldrex	r3, [r3]
 8009ba4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ba8:	f023 0301 	bic.w	r3, r3, #1
 8009bac:	667b      	str	r3, [r7, #100]	@ 0x64
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	3308      	adds	r3, #8
 8009bb4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009bb6:	647a      	str	r2, [r7, #68]	@ 0x44
 8009bb8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009bbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bbe:	e841 2300 	strex	r3, r2, [r1]
 8009bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d1e5      	bne.n	8009b96 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2220      	movs	r2, #32
 8009bce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a33      	ldr	r2, [pc, #204]	@ (8009cb0 <UART_RxISR_8BIT+0x1b4>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d01f      	beq.n	8009c28 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d018      	beq.n	8009c28 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfe:	e853 3f00 	ldrex	r3, [r3]
 8009c02:	623b      	str	r3, [r7, #32]
   return(result);
 8009c04:	6a3b      	ldr	r3, [r7, #32]
 8009c06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	461a      	mov	r2, r3
 8009c12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c14:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c1c:	e841 2300 	strex	r3, r2, [r1]
 8009c20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1e6      	bne.n	8009bf6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d12e      	bne.n	8009c8e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	e853 3f00 	ldrex	r3, [r3]
 8009c42:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f023 0310 	bic.w	r3, r3, #16
 8009c4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	461a      	mov	r2, r3
 8009c52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c54:	61fb      	str	r3, [r7, #28]
 8009c56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c58:	69b9      	ldr	r1, [r7, #24]
 8009c5a:	69fa      	ldr	r2, [r7, #28]
 8009c5c:	e841 2300 	strex	r3, r2, [r1]
 8009c60:	617b      	str	r3, [r7, #20]
   return(result);
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1e6      	bne.n	8009c36 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	69db      	ldr	r3, [r3, #28]
 8009c6e:	f003 0310 	and.w	r3, r3, #16
 8009c72:	2b10      	cmp	r3, #16
 8009c74:	d103      	bne.n	8009c7e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2210      	movs	r2, #16
 8009c7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f7ff f858 	bl	8008d3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c8c:	e00b      	b.n	8009ca6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f7f9 fba0 	bl	80033d4 <HAL_UART_RxCpltCallback>
}
 8009c94:	e007      	b.n	8009ca6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	699a      	ldr	r2, [r3, #24]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f042 0208 	orr.w	r2, r2, #8
 8009ca4:	619a      	str	r2, [r3, #24]
}
 8009ca6:	bf00      	nop
 8009ca8:	3770      	adds	r7, #112	@ 0x70
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	40008000 	.word	0x40008000

08009cb4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b09c      	sub	sp, #112	@ 0x70
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009cc2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ccc:	2b22      	cmp	r3, #34	@ 0x22
 8009cce:	f040 80be 	bne.w	8009e4e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cd8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009ce2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009ce6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009cea:	4013      	ands	r3, r2
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009cf0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf6:	1c9a      	adds	r2, r3, #2
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	3b01      	subs	r3, #1
 8009d06:	b29a      	uxth	r2, r3
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	f040 80a1 	bne.w	8009e5e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d24:	e853 3f00 	ldrex	r3, [r3]
 8009d28:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009d2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d30:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	461a      	mov	r2, r3
 8009d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009d3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d3c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009d40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d42:	e841 2300 	strex	r3, r2, [r1]
 8009d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1e6      	bne.n	8009d1c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	3308      	adds	r3, #8
 8009d54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d58:	e853 3f00 	ldrex	r3, [r3]
 8009d5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d60:	f023 0301 	bic.w	r3, r3, #1
 8009d64:	663b      	str	r3, [r7, #96]	@ 0x60
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009d6e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d72:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d74:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d76:	e841 2300 	strex	r3, r2, [r1]
 8009d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d1e5      	bne.n	8009d4e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2220      	movs	r2, #32
 8009d86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a33      	ldr	r2, [pc, #204]	@ (8009e68 <UART_RxISR_16BIT+0x1b4>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d01f      	beq.n	8009de0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d018      	beq.n	8009de0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db4:	6a3b      	ldr	r3, [r7, #32]
 8009db6:	e853 3f00 	ldrex	r3, [r3]
 8009dba:	61fb      	str	r3, [r7, #28]
   return(result);
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009dc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	461a      	mov	r2, r3
 8009dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009dce:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009dd4:	e841 2300 	strex	r3, r2, [r1]
 8009dd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d1e6      	bne.n	8009dae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d12e      	bne.n	8009e46 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	e853 3f00 	ldrex	r3, [r3]
 8009dfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	f023 0310 	bic.w	r3, r3, #16
 8009e02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	461a      	mov	r2, r3
 8009e0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e0c:	61bb      	str	r3, [r7, #24]
 8009e0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e10:	6979      	ldr	r1, [r7, #20]
 8009e12:	69ba      	ldr	r2, [r7, #24]
 8009e14:	e841 2300 	strex	r3, r2, [r1]
 8009e18:	613b      	str	r3, [r7, #16]
   return(result);
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1e6      	bne.n	8009dee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	69db      	ldr	r3, [r3, #28]
 8009e26:	f003 0310 	and.w	r3, r3, #16
 8009e2a:	2b10      	cmp	r3, #16
 8009e2c:	d103      	bne.n	8009e36 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2210      	movs	r2, #16
 8009e34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f7fe ff7c 	bl	8008d3c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009e44:	e00b      	b.n	8009e5e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f7f9 fac4 	bl	80033d4 <HAL_UART_RxCpltCallback>
}
 8009e4c:	e007      	b.n	8009e5e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	699a      	ldr	r2, [r3, #24]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f042 0208 	orr.w	r2, r2, #8
 8009e5c:	619a      	str	r2, [r3, #24]
}
 8009e5e:	bf00      	nop
 8009e60:	3770      	adds	r7, #112	@ 0x70
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	40008000 	.word	0x40008000

08009e6c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b0ac      	sub	sp, #176	@ 0xb0
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009e7a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	69db      	ldr	r3, [r3, #28]
 8009e84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	689b      	ldr	r3, [r3, #8]
 8009e98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ea2:	2b22      	cmp	r3, #34	@ 0x22
 8009ea4:	f040 8182 	bne.w	800a1ac <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009eae:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009eb2:	e125      	b.n	800a100 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009eba:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009ebe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009ec2:	b2d9      	uxtb	r1, r3
 8009ec4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009ec8:	b2da      	uxtb	r2, r3
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ece:	400a      	ands	r2, r1
 8009ed0:	b2d2      	uxtb	r2, r2
 8009ed2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ed8:	1c5a      	adds	r2, r3, #1
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	3b01      	subs	r3, #1
 8009ee8:	b29a      	uxth	r2, r3
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	69db      	ldr	r3, [r3, #28]
 8009ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009efa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009efe:	f003 0307 	and.w	r3, r3, #7
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d053      	beq.n	8009fae <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f0a:	f003 0301 	and.w	r3, r3, #1
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d011      	beq.n	8009f36 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009f12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d00b      	beq.n	8009f36 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	2201      	movs	r2, #1
 8009f24:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f2c:	f043 0201 	orr.w	r2, r3, #1
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f3a:	f003 0302 	and.w	r3, r3, #2
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d011      	beq.n	8009f66 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009f42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f46:	f003 0301 	and.w	r3, r3, #1
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00b      	beq.n	8009f66 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	2202      	movs	r2, #2
 8009f54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f5c:	f043 0204 	orr.w	r2, r3, #4
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f6a:	f003 0304 	and.w	r3, r3, #4
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d011      	beq.n	8009f96 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009f72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f76:	f003 0301 	and.w	r3, r3, #1
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00b      	beq.n	8009f96 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2204      	movs	r2, #4
 8009f84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f8c:	f043 0202 	orr.w	r2, r3, #2
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d006      	beq.n	8009fae <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f7fe fec2 	bl	8008d2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	f040 80a2 	bne.w	800a100 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009fc4:	e853 3f00 	ldrex	r3, [r3]
 8009fc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009fca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009fcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	461a      	mov	r2, r3
 8009fda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009fde:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009fe0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fe2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009fe4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009fe6:	e841 2300 	strex	r3, r2, [r1]
 8009fea:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009fec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d1e4      	bne.n	8009fbc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	3308      	adds	r3, #8
 8009ff8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ffa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ffc:	e853 3f00 	ldrex	r3, [r3]
 800a000:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a004:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a008:	f023 0301 	bic.w	r3, r3, #1
 800a00c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	3308      	adds	r3, #8
 800a016:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a01a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a01c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a020:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a022:	e841 2300 	strex	r3, r2, [r1]
 800a026:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a028:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d1e1      	bne.n	8009ff2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2220      	movs	r2, #32
 800a032:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a5f      	ldr	r2, [pc, #380]	@ (800a1c4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d021      	beq.n	800a090 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a056:	2b00      	cmp	r3, #0
 800a058:	d01a      	beq.n	800a090 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a060:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a062:	e853 3f00 	ldrex	r3, [r3]
 800a066:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a06a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a06e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	461a      	mov	r2, r3
 800a078:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a07c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a07e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a080:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a082:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a084:	e841 2300 	strex	r3, r2, [r1]
 800a088:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a08a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1e4      	bne.n	800a05a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a094:	2b01      	cmp	r3, #1
 800a096:	d130      	bne.n	800a0fa <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0a6:	e853 3f00 	ldrex	r3, [r3]
 800a0aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ae:	f023 0310 	bic.w	r3, r3, #16
 800a0b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a0c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a0c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a0c8:	e841 2300 	strex	r3, r2, [r1]
 800a0cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1e4      	bne.n	800a09e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	69db      	ldr	r3, [r3, #28]
 800a0da:	f003 0310 	and.w	r3, r3, #16
 800a0de:	2b10      	cmp	r3, #16
 800a0e0:	d103      	bne.n	800a0ea <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2210      	movs	r2, #16
 800a0e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f7fe fe22 	bl	8008d3c <HAL_UARTEx_RxEventCallback>
 800a0f8:	e002      	b.n	800a100 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f7f9 f96a 	bl	80033d4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a100:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a104:	2b00      	cmp	r3, #0
 800a106:	d006      	beq.n	800a116 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800a108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a10c:	f003 0320 	and.w	r3, r3, #32
 800a110:	2b00      	cmp	r3, #0
 800a112:	f47f aecf 	bne.w	8009eb4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a11c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a120:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a124:	2b00      	cmp	r3, #0
 800a126:	d049      	beq.n	800a1bc <UART_RxISR_8BIT_FIFOEN+0x350>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a12e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a132:	429a      	cmp	r2, r3
 800a134:	d242      	bcs.n	800a1bc <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	3308      	adds	r3, #8
 800a13c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a13e:	6a3b      	ldr	r3, [r7, #32]
 800a140:	e853 3f00 	ldrex	r3, [r3]
 800a144:	61fb      	str	r3, [r7, #28]
   return(result);
 800a146:	69fb      	ldr	r3, [r7, #28]
 800a148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a14c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	3308      	adds	r3, #8
 800a156:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a15a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a15c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a160:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a162:	e841 2300 	strex	r3, r2, [r1]
 800a166:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1e3      	bne.n	800a136 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a15      	ldr	r2, [pc, #84]	@ (800a1c8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a172:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	e853 3f00 	ldrex	r3, [r3]
 800a180:	60bb      	str	r3, [r7, #8]
   return(result);
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	f043 0320 	orr.w	r3, r3, #32
 800a188:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	461a      	mov	r2, r3
 800a192:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a196:	61bb      	str	r3, [r7, #24]
 800a198:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19a:	6979      	ldr	r1, [r7, #20]
 800a19c:	69ba      	ldr	r2, [r7, #24]
 800a19e:	e841 2300 	strex	r3, r2, [r1]
 800a1a2:	613b      	str	r3, [r7, #16]
   return(result);
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d1e4      	bne.n	800a174 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a1aa:	e007      	b.n	800a1bc <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	699a      	ldr	r2, [r3, #24]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f042 0208 	orr.w	r2, r2, #8
 800a1ba:	619a      	str	r2, [r3, #24]
}
 800a1bc:	bf00      	nop
 800a1be:	37b0      	adds	r7, #176	@ 0xb0
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}
 800a1c4:	40008000 	.word	0x40008000
 800a1c8:	08009afd 	.word	0x08009afd

0800a1cc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b0ae      	sub	sp, #184	@ 0xb8
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a1da:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	69db      	ldr	r3, [r3, #28]
 800a1e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	689b      	ldr	r3, [r3, #8]
 800a1f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a202:	2b22      	cmp	r3, #34	@ 0x22
 800a204:	f040 8186 	bne.w	800a514 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a20e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a212:	e129      	b.n	800a468 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a21a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a222:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a226:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a22a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a22e:	4013      	ands	r3, r2
 800a230:	b29a      	uxth	r2, r3
 800a232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a236:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a23c:	1c9a      	adds	r2, r3, #2
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a248:	b29b      	uxth	r3, r3
 800a24a:	3b01      	subs	r3, #1
 800a24c:	b29a      	uxth	r2, r3
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	69db      	ldr	r3, [r3, #28]
 800a25a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a25e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a262:	f003 0307 	and.w	r3, r3, #7
 800a266:	2b00      	cmp	r3, #0
 800a268:	d053      	beq.n	800a312 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a26a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a26e:	f003 0301 	and.w	r3, r3, #1
 800a272:	2b00      	cmp	r3, #0
 800a274:	d011      	beq.n	800a29a <UART_RxISR_16BIT_FIFOEN+0xce>
 800a276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a27a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d00b      	beq.n	800a29a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	2201      	movs	r2, #1
 800a288:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a290:	f043 0201 	orr.w	r2, r3, #1
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a29a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a29e:	f003 0302 	and.w	r3, r3, #2
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d011      	beq.n	800a2ca <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a2a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a2aa:	f003 0301 	and.w	r3, r3, #1
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00b      	beq.n	800a2ca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2c0:	f043 0204 	orr.w	r2, r3, #4
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a2ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2ce:	f003 0304 	and.w	r3, r3, #4
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d011      	beq.n	800a2fa <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a2d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a2da:	f003 0301 	and.w	r3, r3, #1
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d00b      	beq.n	800a2fa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2204      	movs	r2, #4
 800a2e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2f0:	f043 0202 	orr.w	r2, r3, #2
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a300:	2b00      	cmp	r3, #0
 800a302:	d006      	beq.n	800a312 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f7fe fd10 	bl	8008d2a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a318:	b29b      	uxth	r3, r3
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	f040 80a4 	bne.w	800a468 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a326:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a328:	e853 3f00 	ldrex	r3, [r3]
 800a32c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a32e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a334:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	461a      	mov	r2, r3
 800a33e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a346:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a348:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a34a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a34e:	e841 2300 	strex	r3, r2, [r1]
 800a352:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a354:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a356:	2b00      	cmp	r3, #0
 800a358:	d1e2      	bne.n	800a320 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	3308      	adds	r3, #8
 800a360:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a362:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a364:	e853 3f00 	ldrex	r3, [r3]
 800a368:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a36a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a36c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a370:	f023 0301 	bic.w	r3, r3, #1
 800a374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	3308      	adds	r3, #8
 800a37e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a382:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a384:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a386:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a388:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a38a:	e841 2300 	strex	r3, r2, [r1]
 800a38e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a390:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a392:	2b00      	cmp	r3, #0
 800a394:	d1e1      	bne.n	800a35a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	2220      	movs	r2, #32
 800a39a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4a5f      	ldr	r2, [pc, #380]	@ (800a52c <UART_RxISR_16BIT_FIFOEN+0x360>)
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d021      	beq.n	800a3f8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d01a      	beq.n	800a3f8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3ca:	e853 3f00 	ldrex	r3, [r3]
 800a3ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a3d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a3d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a3d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	461a      	mov	r2, r3
 800a3e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a3e4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3e6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a3ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a3ec:	e841 2300 	strex	r3, r2, [r1]
 800a3f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a3f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d1e4      	bne.n	800a3c2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3fc:	2b01      	cmp	r3, #1
 800a3fe:	d130      	bne.n	800a462 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2200      	movs	r2, #0
 800a404:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a40e:	e853 3f00 	ldrex	r3, [r3]
 800a412:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a416:	f023 0310 	bic.w	r3, r3, #16
 800a41a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	461a      	mov	r2, r3
 800a424:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a428:	647b      	str	r3, [r7, #68]	@ 0x44
 800a42a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a42c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a42e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a430:	e841 2300 	strex	r3, r2, [r1]
 800a434:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d1e4      	bne.n	800a406 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	69db      	ldr	r3, [r3, #28]
 800a442:	f003 0310 	and.w	r3, r3, #16
 800a446:	2b10      	cmp	r3, #16
 800a448:	d103      	bne.n	800a452 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2210      	movs	r2, #16
 800a450:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a458:	4619      	mov	r1, r3
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7fe fc6e 	bl	8008d3c <HAL_UARTEx_RxEventCallback>
 800a460:	e002      	b.n	800a468 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	f7f8 ffb6 	bl	80033d4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a468:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d006      	beq.n	800a47e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800a470:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a474:	f003 0320 	and.w	r3, r3, #32
 800a478:	2b00      	cmp	r3, #0
 800a47a:	f47f aecb 	bne.w	800a214 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a484:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a488:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d049      	beq.n	800a524 <UART_RxISR_16BIT_FIFOEN+0x358>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a496:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d242      	bcs.n	800a524 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	3308      	adds	r3, #8
 800a4a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a8:	e853 3f00 	ldrex	r3, [r3]
 800a4ac:	623b      	str	r3, [r7, #32]
   return(result);
 800a4ae:	6a3b      	ldr	r3, [r7, #32]
 800a4b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a4b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	3308      	adds	r3, #8
 800a4be:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a4c2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a4c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4ca:	e841 2300 	strex	r3, r2, [r1]
 800a4ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d1e3      	bne.n	800a49e <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	4a15      	ldr	r2, [pc, #84]	@ (800a530 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a4da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	e853 3f00 	ldrex	r3, [r3]
 800a4e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f043 0320 	orr.w	r3, r3, #32
 800a4f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a4fe:	61fb      	str	r3, [r7, #28]
 800a500:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a502:	69b9      	ldr	r1, [r7, #24]
 800a504:	69fa      	ldr	r2, [r7, #28]
 800a506:	e841 2300 	strex	r3, r2, [r1]
 800a50a:	617b      	str	r3, [r7, #20]
   return(result);
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d1e4      	bne.n	800a4dc <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a512:	e007      	b.n	800a524 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	699a      	ldr	r2, [r3, #24]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f042 0208 	orr.w	r2, r2, #8
 800a522:	619a      	str	r2, [r3, #24]
}
 800a524:	bf00      	nop
 800a526:	37b8      	adds	r7, #184	@ 0xb8
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}
 800a52c:	40008000 	.word	0x40008000
 800a530:	08009cb5 	.word	0x08009cb5

0800a534 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a53c:	bf00      	nop
 800a53e:	370c      	adds	r7, #12
 800a540:	46bd      	mov	sp, r7
 800a542:	bc80      	pop	{r7}
 800a544:	4770      	bx	lr

0800a546 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a546:	b480      	push	{r7}
 800a548:	b083      	sub	sp, #12
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a54e:	bf00      	nop
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	bc80      	pop	{r7}
 800a556:	4770      	bx	lr

0800a558 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a558:	b480      	push	{r7}
 800a55a:	b083      	sub	sp, #12
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a560:	bf00      	nop
 800a562:	370c      	adds	r7, #12
 800a564:	46bd      	mov	sp, r7
 800a566:	bc80      	pop	{r7}
 800a568:	4770      	bx	lr

0800a56a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b088      	sub	sp, #32
 800a56e:	af02      	add	r7, sp, #8
 800a570:	60f8      	str	r0, [r7, #12]
 800a572:	1d3b      	adds	r3, r7, #4
 800a574:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a578:	2300      	movs	r3, #0
 800a57a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a582:	2b01      	cmp	r3, #1
 800a584:	d101      	bne.n	800a58a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a586:	2302      	movs	r3, #2
 800a588:	e046      	b.n	800a618 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2201      	movs	r2, #1
 800a58e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2224      	movs	r2, #36	@ 0x24
 800a596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	681a      	ldr	r2, [r3, #0]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f022 0201 	bic.w	r2, r2, #1
 800a5a8:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	430a      	orrs	r2, r1
 800a5bc:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d105      	bne.n	800a5d0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a5c4:	1d3b      	adds	r3, r7, #4
 800a5c6:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a5ca:	68f8      	ldr	r0, [r7, #12]
 800a5cc:	f000 f90e 	bl	800a7ec <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f042 0201 	orr.w	r2, r2, #1
 800a5de:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5e0:	f7f8 f858 	bl	8002694 <HAL_GetTick>
 800a5e4:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	693b      	ldr	r3, [r7, #16]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a5f4:	68f8      	ldr	r0, [r7, #12]
 800a5f6:	f7fe ff10 	bl	800941a <UART_WaitOnFlagUntilTimeout>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d002      	beq.n	800a606 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a600:	2303      	movs	r3, #3
 800a602:	75fb      	strb	r3, [r7, #23]
 800a604:	e003      	b.n	800a60e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	2220      	movs	r2, #32
 800a60a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a616:	7dfb      	ldrb	r3, [r7, #23]
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3718      	adds	r7, #24
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}

0800a620 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a620:	b480      	push	{r7}
 800a622:	b089      	sub	sp, #36	@ 0x24
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a62e:	2b01      	cmp	r3, #1
 800a630:	d101      	bne.n	800a636 <HAL_UARTEx_EnableStopMode+0x16>
 800a632:	2302      	movs	r3, #2
 800a634:	e021      	b.n	800a67a <HAL_UARTEx_EnableStopMode+0x5a>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2201      	movs	r2, #1
 800a63a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	e853 3f00 	ldrex	r3, [r3]
 800a64a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	f043 0302 	orr.w	r3, r3, #2
 800a652:	61fb      	str	r3, [r7, #28]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	461a      	mov	r2, r3
 800a65a:	69fb      	ldr	r3, [r7, #28]
 800a65c:	61bb      	str	r3, [r7, #24]
 800a65e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a660:	6979      	ldr	r1, [r7, #20]
 800a662:	69ba      	ldr	r2, [r7, #24]
 800a664:	e841 2300 	strex	r3, r2, [r1]
 800a668:	613b      	str	r3, [r7, #16]
   return(result);
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d1e6      	bne.n	800a63e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2200      	movs	r2, #0
 800a674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a678:	2300      	movs	r3, #0
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3724      	adds	r7, #36	@ 0x24
 800a67e:	46bd      	mov	sp, r7
 800a680:	bc80      	pop	{r7}
 800a682:	4770      	bx	lr

0800a684 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a684:	b480      	push	{r7}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a692:	2b01      	cmp	r3, #1
 800a694:	d101      	bne.n	800a69a <HAL_UARTEx_DisableFifoMode+0x16>
 800a696:	2302      	movs	r3, #2
 800a698:	e027      	b.n	800a6ea <HAL_UARTEx_DisableFifoMode+0x66>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2201      	movs	r2, #1
 800a69e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2224      	movs	r2, #36	@ 0x24
 800a6a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681a      	ldr	r2, [r3, #0]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f022 0201 	bic.w	r2, r2, #1
 800a6c0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a6c8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	68fa      	ldr	r2, [r7, #12]
 800a6d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2220      	movs	r2, #32
 800a6dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6e8:	2300      	movs	r3, #0
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3714      	adds	r7, #20
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bc80      	pop	{r7}
 800a6f2:	4770      	bx	lr

0800a6f4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b084      	sub	sp, #16
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a704:	2b01      	cmp	r3, #1
 800a706:	d101      	bne.n	800a70c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a708:	2302      	movs	r3, #2
 800a70a:	e02d      	b.n	800a768 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2201      	movs	r2, #1
 800a710:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2224      	movs	r2, #36	@ 0x24
 800a718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f022 0201 	bic.w	r2, r2, #1
 800a732:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	683a      	ldr	r2, [r7, #0]
 800a744:	430a      	orrs	r2, r1
 800a746:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 f871 	bl	800a830 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	68fa      	ldr	r2, [r7, #12]
 800a754:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2220      	movs	r2, #32
 800a75a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2200      	movs	r2, #0
 800a762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a766:	2300      	movs	r3, #0
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a780:	2b01      	cmp	r3, #1
 800a782:	d101      	bne.n	800a788 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a784:	2302      	movs	r3, #2
 800a786:	e02d      	b.n	800a7e4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2201      	movs	r2, #1
 800a78c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2224      	movs	r2, #36	@ 0x24
 800a794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	681a      	ldr	r2, [r3, #0]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	f022 0201 	bic.w	r2, r2, #1
 800a7ae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	689b      	ldr	r3, [r3, #8]
 800a7b6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	683a      	ldr	r2, [r7, #0]
 800a7c0:	430a      	orrs	r2, r1
 800a7c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f000 f833 	bl	800a830 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	68fa      	ldr	r2, [r7, #12]
 800a7d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2220      	movs	r2, #32
 800a7d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3710      	adds	r7, #16
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b085      	sub	sp, #20
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	60f8      	str	r0, [r7, #12]
 800a7f4:	1d3b      	adds	r3, r7, #4
 800a7f6:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	f023 0210 	bic.w	r2, r3, #16
 800a804:	893b      	ldrh	r3, [r7, #8]
 800a806:	4619      	mov	r1, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	430a      	orrs	r2, r1
 800a80e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a81a:	7abb      	ldrb	r3, [r7, #10]
 800a81c:	061a      	lsls	r2, r3, #24
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	430a      	orrs	r2, r1
 800a824:	605a      	str	r2, [r3, #4]
}
 800a826:	bf00      	nop
 800a828:	3714      	adds	r7, #20
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bc80      	pop	{r7}
 800a82e:	4770      	bx	lr

0800a830 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a830:	b480      	push	{r7}
 800a832:	b085      	sub	sp, #20
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d108      	bne.n	800a852 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2201      	movs	r2, #1
 800a844:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a850:	e031      	b.n	800a8b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a852:	2308      	movs	r3, #8
 800a854:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a856:	2308      	movs	r3, #8
 800a858:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	0e5b      	lsrs	r3, r3, #25
 800a862:	b2db      	uxtb	r3, r3
 800a864:	f003 0307 	and.w	r3, r3, #7
 800a868:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	0f5b      	lsrs	r3, r3, #29
 800a872:	b2db      	uxtb	r3, r3
 800a874:	f003 0307 	and.w	r3, r3, #7
 800a878:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a87a:	7bbb      	ldrb	r3, [r7, #14]
 800a87c:	7b3a      	ldrb	r2, [r7, #12]
 800a87e:	4910      	ldr	r1, [pc, #64]	@ (800a8c0 <UARTEx_SetNbDataToProcess+0x90>)
 800a880:	5c8a      	ldrb	r2, [r1, r2]
 800a882:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a886:	7b3a      	ldrb	r2, [r7, #12]
 800a888:	490e      	ldr	r1, [pc, #56]	@ (800a8c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a88a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a88c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a890:	b29a      	uxth	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a898:	7bfb      	ldrb	r3, [r7, #15]
 800a89a:	7b7a      	ldrb	r2, [r7, #13]
 800a89c:	4908      	ldr	r1, [pc, #32]	@ (800a8c0 <UARTEx_SetNbDataToProcess+0x90>)
 800a89e:	5c8a      	ldrb	r2, [r1, r2]
 800a8a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a8a4:	7b7a      	ldrb	r2, [r7, #13]
 800a8a6:	4907      	ldr	r1, [pc, #28]	@ (800a8c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a8a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a8aa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8ae:	b29a      	uxth	r2, r3
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a8b6:	bf00      	nop
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bc80      	pop	{r7}
 800a8be:	4770      	bx	lr
 800a8c0:	08023698 	.word	0x08023698
 800a8c4:	080236a0 	.word	0x080236a0

0800a8c8 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a8cc:	f7f7 fce4 	bl	8002298 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a8d0:	f000 f820 	bl	800a914 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a8d4:	bf00      	nop
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e0:	f014 fa9a 	bl	801ee18 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a8e4:	bf00      	nop
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a8e8:	b480      	push	{r7}
 800a8ea:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a8ec:	f3bf 8f4f 	dsb	sy
}
 800a8f0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a8f2:	4b06      	ldr	r3, [pc, #24]	@ (800a90c <__NVIC_SystemReset+0x24>)
 800a8f4:	68db      	ldr	r3, [r3, #12]
 800a8f6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a8fa:	4904      	ldr	r1, [pc, #16]	@ (800a90c <__NVIC_SystemReset+0x24>)
 800a8fc:	4b04      	ldr	r3, [pc, #16]	@ (800a910 <__NVIC_SystemReset+0x28>)
 800a8fe:	4313      	orrs	r3, r2
 800a900:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a902:	f3bf 8f4f 	dsb	sy
}
 800a906:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a908:	bf00      	nop
 800a90a:	e7fd      	b.n	800a908 <__NVIC_SystemReset+0x20>
 800a90c:	e000ed00 	.word	0xe000ed00
 800a910:	05fa0004 	.word	0x05fa0004

0800a914 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b086      	sub	sp, #24
 800a918:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a91a:	2300      	movs	r3, #0
 800a91c:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a91e:	2300      	movs	r3, #0
 800a920:	9302      	str	r3, [sp, #8]
 800a922:	2303      	movs	r3, #3
 800a924:	9301      	str	r3, [sp, #4]
 800a926:	2301      	movs	r3, #1
 800a928:	9300      	str	r3, [sp, #0]
 800a92a:	4b59      	ldr	r3, [pc, #356]	@ (800aa90 <LoRaWAN_Init+0x17c>)
 800a92c:	2200      	movs	r2, #0
 800a92e:	2100      	movs	r1, #0
 800a930:	2002      	movs	r0, #2
 800a932:	f014 febd 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a936:	2301      	movs	r3, #1
 800a938:	9302      	str	r3, [sp, #8]
 800a93a:	2306      	movs	r3, #6
 800a93c:	9301      	str	r3, [sp, #4]
 800a93e:	2302      	movs	r3, #2
 800a940:	9300      	str	r3, [sp, #0]
 800a942:	4b54      	ldr	r3, [pc, #336]	@ (800aa94 <LoRaWAN_Init+0x180>)
 800a944:	2200      	movs	r2, #0
 800a946:	2100      	movs	r1, #0
 800a948:	2002      	movs	r0, #2
 800a94a:	f014 feb1 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a94e:	2301      	movs	r3, #1
 800a950:	9302      	str	r3, [sp, #8]
 800a952:	2303      	movs	r3, #3
 800a954:	9301      	str	r3, [sp, #4]
 800a956:	2301      	movs	r3, #1
 800a958:	9300      	str	r3, [sp, #0]
 800a95a:	4b4f      	ldr	r3, [pc, #316]	@ (800aa98 <LoRaWAN_Init+0x184>)
 800a95c:	2200      	movs	r2, #0
 800a95e:	2100      	movs	r1, #0
 800a960:	2002      	movs	r0, #2
 800a962:	f014 fea5 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a966:	1d3b      	adds	r3, r7, #4
 800a968:	4619      	mov	r1, r3
 800a96a:	2000      	movs	r0, #0
 800a96c:	f003 fe18 	bl	800e5a0 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	0e1b      	lsrs	r3, r3, #24
 800a974:	b2db      	uxtb	r3, r3
 800a976:	461a      	mov	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	0c1b      	lsrs	r3, r3, #16
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	4619      	mov	r1, r3
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	0a1b      	lsrs	r3, r3, #8
 800a984:	b2db      	uxtb	r3, r3
 800a986:	9302      	str	r3, [sp, #8]
 800a988:	9101      	str	r1, [sp, #4]
 800a98a:	9200      	str	r2, [sp, #0]
 800a98c:	4b43      	ldr	r3, [pc, #268]	@ (800aa9c <LoRaWAN_Init+0x188>)
 800a98e:	2200      	movs	r2, #0
 800a990:	2100      	movs	r1, #0
 800a992:	2002      	movs	r0, #2
 800a994:	f014 fe8c 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a998:	1d3b      	adds	r3, r7, #4
 800a99a:	4619      	mov	r1, r3
 800a99c:	2001      	movs	r0, #1
 800a99e:	f003 fdff 	bl	800e5a0 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	0e1b      	lsrs	r3, r3, #24
 800a9a6:	b2db      	uxtb	r3, r3
 800a9a8:	461a      	mov	r2, r3
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	0c1b      	lsrs	r3, r3, #16
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	0a1b      	lsrs	r3, r3, #8
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	b2c0      	uxtb	r0, r0
 800a9bc:	9003      	str	r0, [sp, #12]
 800a9be:	9302      	str	r3, [sp, #8]
 800a9c0:	9101      	str	r1, [sp, #4]
 800a9c2:	9200      	str	r2, [sp, #0]
 800a9c4:	4b36      	ldr	r3, [pc, #216]	@ (800aaa0 <LoRaWAN_Init+0x18c>)
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	2100      	movs	r1, #0
 800a9ca:	2002      	movs	r0, #2
 800a9cc:	f014 fe70 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	9300      	str	r3, [sp, #0]
 800a9d4:	4b33      	ldr	r3, [pc, #204]	@ (800aaa4 <LoRaWAN_Init+0x190>)
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a9dc:	4832      	ldr	r0, [pc, #200]	@ (800aaa8 <LoRaWAN_Init+0x194>)
 800a9de:	f014 fbb9 	bl	801f154 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	9300      	str	r3, [sp, #0]
 800a9e6:	4b31      	ldr	r3, [pc, #196]	@ (800aaac <LoRaWAN_Init+0x198>)
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a9ee:	4830      	ldr	r0, [pc, #192]	@ (800aab0 <LoRaWAN_Init+0x19c>)
 800a9f0:	f014 fbb0 	bl	801f154 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	9300      	str	r3, [sp, #0]
 800a9f8:	4b2e      	ldr	r3, [pc, #184]	@ (800aab4 <LoRaWAN_Init+0x1a0>)
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800aa00:	482d      	ldr	r0, [pc, #180]	@ (800aab8 <LoRaWAN_Init+0x1a4>)
 800aa02:	f014 fba7 	bl	801f154 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800aa06:	2300      	movs	r3, #0
 800aa08:	9300      	str	r3, [sp, #0]
 800aa0a:	4b2c      	ldr	r3, [pc, #176]	@ (800aabc <LoRaWAN_Init+0x1a8>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800aa12:	482b      	ldr	r0, [pc, #172]	@ (800aac0 <LoRaWAN_Init+0x1ac>)
 800aa14:	f014 fb9e 	bl	801f154 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800aa18:	4a2a      	ldr	r2, [pc, #168]	@ (800aac4 <LoRaWAN_Init+0x1b0>)
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	2001      	movs	r0, #1
 800aa1e:	f014 faf7 	bl	801f010 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800aa22:	4a29      	ldr	r2, [pc, #164]	@ (800aac8 <LoRaWAN_Init+0x1b4>)
 800aa24:	2100      	movs	r1, #0
 800aa26:	2002      	movs	r0, #2
 800aa28:	f014 faf2 	bl	801f010 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800aa2c:	4a27      	ldr	r2, [pc, #156]	@ (800aacc <LoRaWAN_Init+0x1b8>)
 800aa2e:	2100      	movs	r1, #0
 800aa30:	2004      	movs	r0, #4
 800aa32:	f014 faed 	bl	801f010 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800aa36:	4a26      	ldr	r2, [pc, #152]	@ (800aad0 <LoRaWAN_Init+0x1bc>)
 800aa38:	2100      	movs	r1, #0
 800aa3a:	2008      	movs	r0, #8
 800aa3c:	f014 fae8 	bl	801f010 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800aa40:	f001 f838 	bl	800bab4 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800aa44:	4923      	ldr	r1, [pc, #140]	@ (800aad4 <LoRaWAN_Init+0x1c0>)
 800aa46:	4824      	ldr	r0, [pc, #144]	@ (800aad8 <LoRaWAN_Init+0x1c4>)
 800aa48:	f002 fe50 	bl	800d6ec <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800aa4c:	4823      	ldr	r0, [pc, #140]	@ (800aadc <LoRaWAN_Init+0x1c8>)
 800aa4e:	f002 fea9 	bl	800d7a4 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800aa52:	4819      	ldr	r0, [pc, #100]	@ (800aab8 <LoRaWAN_Init+0x1a4>)
 800aa54:	f014 fbb4 	bl	801f1c0 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800aa58:	4b21      	ldr	r3, [pc, #132]	@ (800aae0 <LoRaWAN_Init+0x1cc>)
 800aa5a:	781b      	ldrb	r3, [r3, #0]
 800aa5c:	4a21      	ldr	r2, [pc, #132]	@ (800aae4 <LoRaWAN_Init+0x1d0>)
 800aa5e:	7812      	ldrb	r2, [r2, #0]
 800aa60:	4611      	mov	r1, r2
 800aa62:	4618      	mov	r0, r3
 800aa64:	f002 ffde 	bl	800da24 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800aa68:	4b1f      	ldr	r3, [pc, #124]	@ (800aae8 <LoRaWAN_Init+0x1d4>)
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d10b      	bne.n	800aa88 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800aa70:	4b1e      	ldr	r3, [pc, #120]	@ (800aaec <LoRaWAN_Init+0x1d8>)
 800aa72:	6819      	ldr	r1, [r3, #0]
 800aa74:	2300      	movs	r3, #0
 800aa76:	9300      	str	r3, [sp, #0]
 800aa78:	4b1d      	ldr	r3, [pc, #116]	@ (800aaf0 <LoRaWAN_Init+0x1dc>)
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	481d      	ldr	r0, [pc, #116]	@ (800aaf4 <LoRaWAN_Init+0x1e0>)
 800aa7e:	f014 fb69 	bl	801f154 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800aa82:	481c      	ldr	r0, [pc, #112]	@ (800aaf4 <LoRaWAN_Init+0x1e0>)
 800aa84:	f014 fb9c 	bl	801f1c0 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800aa88:	bf00      	nop
 800aa8a:	3708      	adds	r7, #8
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}
 800aa90:	08022ac8 	.word	0x08022ac8
 800aa94:	08022aec 	.word	0x08022aec
 800aa98:	08022b10 	.word	0x08022b10
 800aa9c:	08022b34 	.word	0x08022b34
 800aaa0:	08022b58 	.word	0x08022b58
 800aaa4:	0800b5d5 	.word	0x0800b5d5
 800aaa8:	200009c4 	.word	0x200009c4
 800aaac:	0800b5e7 	.word	0x0800b5e7
 800aab0:	200009dc 	.word	0x200009dc
 800aab4:	0800b5f9 	.word	0x0800b5f9
 800aab8:	200009f4 	.word	0x200009f4
 800aabc:	0800b9b5 	.word	0x0800b9b5
 800aac0:	200008b8 	.word	0x200008b8
 800aac4:	0800d9f9 	.word	0x0800d9f9
 800aac8:	0800acc1 	.word	0x0800acc1
 800aacc:	0800b9d9 	.word	0x0800b9d9
 800aad0:	0800b935 	.word	0x0800b935
 800aad4:	01030000 	.word	0x01030000
 800aad8:	20000020 	.word	0x20000020
 800aadc:	2000006c 	.word	0x2000006c
 800aae0:	2000001c 	.word	0x2000001c
 800aae4:	2000001d 	.word	0x2000001d
 800aae8:	2000089c 	.word	0x2000089c
 800aaec:	20000084 	.word	0x20000084
 800aaf0:	0800b5b1 	.word	0x0800b5b1
 800aaf4:	200008a0 	.word	0x200008a0

0800aaf8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800aaf8:	b590      	push	{r4, r7, lr}
 800aafa:	b087      	sub	sp, #28
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	4603      	mov	r3, r0
 800ab00:	80fb      	strh	r3, [r7, #6]
char ledpulado[] = "Led pulsado\r\n";
 800ab02:	4b19      	ldr	r3, [pc, #100]	@ (800ab68 <HAL_GPIO_EXTI_Callback+0x70>)
 800ab04:	f107 0408 	add.w	r4, r7, #8
 800ab08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ab0a:	c407      	stmia	r4!, {r0, r1, r2}
 800ab0c:	8023      	strh	r3, [r4, #0]
  switch (GPIO_Pin)
 800ab0e:	88fb      	ldrh	r3, [r7, #6]
 800ab10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ab14:	d003      	beq.n	800ab1e <HAL_GPIO_EXTI_Callback+0x26>
 800ab16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab1a:	d01c      	beq.n	800ab56 <HAL_GPIO_EXTI_Callback+0x5e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800ab1c:	e020      	b.n	800ab60 <HAL_GPIO_EXTI_Callback+0x68>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800ab1e:	2201      	movs	r2, #1
 800ab20:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ab24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ab28:	f7fb f80b 	bl	8005b42 <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, (uint8_t*)ledpulado, strlen(ledpulado), HAL_MAX_DELAY);
 800ab2c:	f107 0308 	add.w	r3, r7, #8
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7f5 fb25 	bl	8000180 <strlen>
 800ab36:	4603      	mov	r3, r0
 800ab38:	b29a      	uxth	r2, r3
 800ab3a:	f107 0108 	add.w	r1, r7, #8
 800ab3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab42:	480a      	ldr	r0, [pc, #40]	@ (800ab6c <HAL_GPIO_EXTI_Callback+0x74>)
 800ab44:	f7fd fc71 	bl	800842a <HAL_UART_Transmit>
      UTIL_TIMER_Start(&LedTimer);
 800ab48:	4809      	ldr	r0, [pc, #36]	@ (800ab70 <HAL_GPIO_EXTI_Callback+0x78>)
 800ab4a:	f014 fb39 	bl	801f1c0 <UTIL_TIMER_Start>
      button_pressed = 1;
 800ab4e:	4b09      	ldr	r3, [pc, #36]	@ (800ab74 <HAL_GPIO_EXTI_Callback+0x7c>)
 800ab50:	2201      	movs	r2, #1
 800ab52:	701a      	strb	r2, [r3, #0]
      break;
 800ab54:	e004      	b.n	800ab60 <HAL_GPIO_EXTI_Callback+0x68>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800ab56:	2100      	movs	r1, #0
 800ab58:	2002      	movs	r0, #2
 800ab5a:	f014 fa7b 	bl	801f054 <UTIL_SEQ_SetTask>
      break;
 800ab5e:	bf00      	nop
  }
}
 800ab60:	bf00      	nop
 800ab62:	371c      	adds	r7, #28
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd90      	pop	{r4, r7, pc}
 800ab68:	08022b7c 	.word	0x08022b7c
 800ab6c:	200004bc 	.word	0x200004bc
 800ab70:	200003bc 	.word	0x200003bc
 800ab74:	200003b9 	.word	0x200003b9

0800ab78 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800ab78:	b5b0      	push	{r4, r5, r7, lr}
 800ab7a:	b08a      	sub	sp, #40	@ 0x28
 800ab7c:	af06      	add	r7, sp, #24
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800ab82:	2300      	movs	r3, #0
 800ab84:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	f000 8086 	beq.w	800ac9a <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800ab8e:	4845      	ldr	r0, [pc, #276]	@ (800aca4 <OnRxData+0x12c>)
 800ab90:	f014 fb16 	bl	801f1c0 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	781b      	ldrb	r3, [r3, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d05a      	beq.n	800ac52 <OnRxData+0xda>
    {
      if (appData != NULL)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d057      	beq.n	800ac52 <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d050      	beq.n	800ac52 <OnRxData+0xda>
        {
          switch (appData->Port)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	781b      	ldrb	r3, [r3, #0]
 800abb4:	2b02      	cmp	r3, #2
 800abb6:	d01f      	beq.n	800abf8 <OnRxData+0x80>
 800abb8:	2b03      	cmp	r3, #3
 800abba:	d145      	bne.n	800ac48 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	785b      	ldrb	r3, [r3, #1]
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d143      	bne.n	800ac4c <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	781b      	ldrb	r3, [r3, #0]
 800abca:	2b02      	cmp	r3, #2
 800abcc:	d00e      	beq.n	800abec <OnRxData+0x74>
 800abce:	2b02      	cmp	r3, #2
 800abd0:	dc10      	bgt.n	800abf4 <OnRxData+0x7c>
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d002      	beq.n	800abdc <OnRxData+0x64>
 800abd6:	2b01      	cmp	r3, #1
 800abd8:	d004      	beq.n	800abe4 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800abda:	e00b      	b.n	800abf4 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800abdc:	2000      	movs	r0, #0
 800abde:	f003 f8e7 	bl	800ddb0 <LmHandlerRequestClass>
                    break;
 800abe2:	e008      	b.n	800abf6 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800abe4:	2001      	movs	r0, #1
 800abe6:	f003 f8e3 	bl	800ddb0 <LmHandlerRequestClass>
                    break;
 800abea:	e004      	b.n	800abf6 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800abec:	2002      	movs	r0, #2
 800abee:	f003 f8df 	bl	800ddb0 <LmHandlerRequestClass>
                    break;
 800abf2:	e000      	b.n	800abf6 <OnRxData+0x7e>
                    break;
 800abf4:	bf00      	nop
                }
              }
              break;
 800abf6:	e029      	b.n	800ac4c <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	785b      	ldrb	r3, [r3, #1]
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d127      	bne.n	800ac50 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	685b      	ldr	r3, [r3, #4]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	f003 0301 	and.w	r3, r3, #1
 800ac0a:	b2da      	uxtb	r2, r3
 800ac0c:	4b26      	ldr	r3, [pc, #152]	@ (800aca8 <OnRxData+0x130>)
 800ac0e:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800ac10:	4b25      	ldr	r3, [pc, #148]	@ (800aca8 <OnRxData+0x130>)
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d10b      	bne.n	800ac30 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800ac18:	4b24      	ldr	r3, [pc, #144]	@ (800acac <OnRxData+0x134>)
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	2003      	movs	r0, #3
 800ac20:	f014 fd46 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800ac24:	2201      	movs	r2, #1
 800ac26:	2120      	movs	r1, #32
 800ac28:	4821      	ldr	r0, [pc, #132]	@ (800acb0 <OnRxData+0x138>)
 800ac2a:	f7fa ff8a 	bl	8005b42 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800ac2e:	e00f      	b.n	800ac50 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800ac30:	4b20      	ldr	r3, [pc, #128]	@ (800acb4 <OnRxData+0x13c>)
 800ac32:	2200      	movs	r2, #0
 800ac34:	2100      	movs	r1, #0
 800ac36:	2003      	movs	r0, #3
 800ac38:	f014 fd3a 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	2120      	movs	r1, #32
 800ac40:	481b      	ldr	r0, [pc, #108]	@ (800acb0 <OnRxData+0x138>)
 800ac42:	f7fa ff7e 	bl	8005b42 <HAL_GPIO_WritePin>
              break;
 800ac46:	e003      	b.n	800ac50 <OnRxData+0xd8>

            default:

              break;
 800ac48:	bf00      	nop
 800ac4a:	e002      	b.n	800ac52 <OnRxData+0xda>
              break;
 800ac4c:	bf00      	nop
 800ac4e:	e000      	b.n	800ac52 <OnRxData+0xda>
              break;
 800ac50:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	7c1b      	ldrb	r3, [r3, #16]
 800ac56:	2b05      	cmp	r3, #5
 800ac58:	d81f      	bhi.n	800ac9a <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	68db      	ldr	r3, [r3, #12]
 800ac5e:	7bfa      	ldrb	r2, [r7, #15]
 800ac60:	6839      	ldr	r1, [r7, #0]
 800ac62:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800ac66:	460c      	mov	r4, r1
 800ac68:	6839      	ldr	r1, [r7, #0]
 800ac6a:	7c09      	ldrb	r1, [r1, #16]
 800ac6c:	4608      	mov	r0, r1
 800ac6e:	4912      	ldr	r1, [pc, #72]	@ (800acb8 <OnRxData+0x140>)
 800ac70:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800ac74:	6838      	ldr	r0, [r7, #0]
 800ac76:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800ac7a:	4605      	mov	r5, r0
 800ac7c:	6838      	ldr	r0, [r7, #0]
 800ac7e:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800ac82:	9005      	str	r0, [sp, #20]
 800ac84:	9504      	str	r5, [sp, #16]
 800ac86:	9103      	str	r1, [sp, #12]
 800ac88:	9402      	str	r4, [sp, #8]
 800ac8a:	9201      	str	r2, [sp, #4]
 800ac8c:	9300      	str	r3, [sp, #0]
 800ac8e:	4b0b      	ldr	r3, [pc, #44]	@ (800acbc <OnRxData+0x144>)
 800ac90:	2200      	movs	r2, #0
 800ac92:	2100      	movs	r1, #0
 800ac94:	2003      	movs	r0, #3
 800ac96:	f014 fd0b 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800ac9a:	bf00      	nop
 800ac9c:	3710      	adds	r7, #16
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bdb0      	pop	{r4, r5, r7, pc}
 800aca2:	bf00      	nop
 800aca4:	200009dc 	.word	0x200009dc
 800aca8:	200009c2 	.word	0x200009c2
 800acac:	08022b8c 	.word	0x08022b8c
 800acb0:	48000400 	.word	0x48000400
 800acb4:	08022b98 	.word	0x08022b98
 800acb8:	20000090 	.word	0x20000090
 800acbc:	08022ba4 	.word	0x08022ba4

0800acc0 <SendTxData>:

static void SendTxData(void)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b090      	sub	sp, #64	@ 0x40
 800acc4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800acc6:	23ff      	movs	r3, #255	@ 0xff
 800acc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  UTIL_TIMER_Time_t nextTxIn = 0;
 800accc:	2300      	movs	r3, #0
 800acce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t payload_index = 0;
 800acd0:	2300      	movs	r3, #0
 800acd2:	633b      	str	r3, [r7, #48]	@ 0x30

  AppData.Port = LORAWAN_USER_APP_PORT;
 800acd4:	4b2d      	ldr	r3, [pc, #180]	@ (800ad8c <SendTxData+0xcc>)
 800acd6:	2202      	movs	r2, #2
 800acd8:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos
  if (meter_data_ready) {
 800acda:	4b2d      	ldr	r3, [pc, #180]	@ (800ad90 <SendTxData+0xd0>)
 800acdc:	781b      	ldrb	r3, [r3, #0]
 800acde:	b2db      	uxtb	r3, r3
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f000 8382 	beq.w	800b3ea <SendTxData+0x72a>
      APP_LOG(TS_ON, VLEVEL_M, "Construyendo payload TLV desde datos OBIS...\r\n");
 800ace6:	4b2b      	ldr	r3, [pc, #172]	@ (800ad94 <SendTxData+0xd4>)
 800ace8:	2201      	movs	r2, #1
 800acea:	2100      	movs	r1, #0
 800acec:	2002      	movs	r0, #2
 800acee:	f014 fcdf 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>

      // Variables temporales para parseo
      float valor_float = 0.0f;
 800acf2:	f04f 0300 	mov.w	r3, #0
 800acf6:	607b      	str	r3, [r7, #4]
      uint32_t valor_uint32 = 0;
 800acf8:	2300      	movs	r3, #0
 800acfa:	603b      	str	r3, [r7, #0]
      bool parse_ok = false;
 800acfc:	2300      	movs	r3, #0
 800acfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // ===== 0x02: Batera (%) - 1 byte =====
    uint8_t bateria_level_lora = GetBatteryLevel();
 800ad02:	f7f7 fafd 	bl	8002300 <GetBatteryLevel>
 800ad06:	4603      	mov	r3, r0
 800ad08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t bateria_pct = 0xFF;
 800ad0c:	23ff      	movs	r3, #255	@ 0xff
 800ad0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Convert LoRa battery level (1..254) to percentage (0..100).
     Keep 0xFF as 'not measured' sentinel. */
    if (bateria_level_lora == 0xFF)
 800ad12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad16:	2bff      	cmp	r3, #255	@ 0xff
 800ad18:	d103      	bne.n	800ad22 <SendTxData+0x62>
    {
      bateria_pct = 0xFF;
 800ad1a:	23ff      	movs	r3, #255	@ 0xff
 800ad1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ad20:	e017      	b.n	800ad52 <SendTxData+0x92>
    }
    else if (bateria_level_lora == 0)
 800ad22:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d103      	bne.n	800ad32 <SendTxData+0x72>
    {
      bateria_pct = 0;
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ad30:	e00f      	b.n	800ad52 <SendTxData+0x92>
    }
    else
    {
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800ad32:	23fe      	movs	r3, #254	@ 0xfe
 800ad34:	84bb      	strh	r3, [r7, #36]	@ 0x24
      bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800ad36:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad3a:	2264      	movs	r2, #100	@ 0x64
 800ad3c:	fb02 f303 	mul.w	r3, r2, r3
 800ad40:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ad42:	0852      	lsrs	r2, r2, #1
 800ad44:	b292      	uxth	r2, r2
 800ad46:	441a      	add	r2, r3
 800ad48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ad4a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    AppData.Buffer[payload_index++] = 0x02;  // ID
 800ad52:	4b0e      	ldr	r3, [pc, #56]	@ (800ad8c <SendTxData+0xcc>)
 800ad54:	685a      	ldr	r2, [r3, #4]
 800ad56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad58:	1c59      	adds	r1, r3, #1
 800ad5a:	6339      	str	r1, [r7, #48]	@ 0x30
 800ad5c:	4413      	add	r3, r2
 800ad5e:	2202      	movs	r2, #2
 800ad60:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[payload_index++] = bateria_pct;
 800ad62:	4b0a      	ldr	r3, [pc, #40]	@ (800ad8c <SendTxData+0xcc>)
 800ad64:	685a      	ldr	r2, [r3, #4]
 800ad66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad68:	1c59      	adds	r1, r3, #1
 800ad6a:	6339      	str	r1, [r7, #48]	@ 0x30
 800ad6c:	4413      	add	r3, r2
 800ad6e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800ad72:	701a      	strb	r2, [r3, #0]
    if (bateria_pct == 0xFF)
 800ad74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ad78:	2bff      	cmp	r3, #255	@ 0xff
 800ad7a:	d10f      	bne.n	800ad9c <SendTxData+0xdc>
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800ad7c:	4b06      	ldr	r3, [pc, #24]	@ (800ad98 <SendTxData+0xd8>)
 800ad7e:	2201      	movs	r2, #1
 800ad80:	2100      	movs	r1, #0
 800ad82:	2002      	movs	r0, #2
 800ad84:	f014 fc94 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
 800ad88:	e011      	b.n	800adae <SendTxData+0xee>
 800ad8a:	bf00      	nop
 800ad8c:	20000088 	.word	0x20000088
 800ad90:	200003b8 	.word	0x200003b8
 800ad94:	08022bec 	.word	0x08022bec
 800ad98:	08022c1c 	.word	0x08022c1c
    }
    else
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800ad9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ada0:	9300      	str	r3, [sp, #0]
 800ada2:	4bac      	ldr	r3, [pc, #688]	@ (800b054 <SendTxData+0x394>)
 800ada4:	2201      	movs	r2, #1
 800ada6:	2100      	movs	r1, #0
 800ada8:	2002      	movs	r0, #2
 800adaa:	f014 fc81 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

    /* ===== 0x04: network_state (1 byte) - detect external 3.3V on PB5 ===== */
    {
      uint8_t net_state = 0;
 800adae:	2300      	movs	r3, #0
 800adb0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800adb4:	2120      	movs	r1, #32
 800adb6:	48a8      	ldr	r0, [pc, #672]	@ (800b058 <SendTxData+0x398>)
 800adb8:	f7fa feac 	bl	8005b14 <HAL_GPIO_ReadPin>
 800adbc:	4603      	mov	r3, r0
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d102      	bne.n	800adc8 <SendTxData+0x108>
      {
        net_state = 1; /* external 3.3V present */
 800adc2:	2301      	movs	r3, #1
 800adc4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      }
      AppData.Buffer[payload_index++] = 0x04; /* ID */
 800adc8:	4ba4      	ldr	r3, [pc, #656]	@ (800b05c <SendTxData+0x39c>)
 800adca:	685a      	ldr	r2, [r3, #4]
 800adcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adce:	1c59      	adds	r1, r3, #1
 800add0:	6339      	str	r1, [r7, #48]	@ 0x30
 800add2:	4413      	add	r3, r2
 800add4:	2204      	movs	r2, #4
 800add6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = net_state;
 800add8:	4ba0      	ldr	r3, [pc, #640]	@ (800b05c <SendTxData+0x39c>)
 800adda:	685a      	ldr	r2, [r3, #4]
 800addc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adde:	1c59      	adds	r1, r3, #1
 800ade0:	6339      	str	r1, [r7, #48]	@ 0x30
 800ade2:	4413      	add	r3, r2
 800ade4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800ade8:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800adea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800adee:	9300      	str	r3, [sp, #0]
 800adf0:	4b9b      	ldr	r3, [pc, #620]	@ (800b060 <SendTxData+0x3a0>)
 800adf2:	2201      	movs	r2, #1
 800adf4:	2100      	movs	r1, #0
 800adf6:	2002      	movs	r0, #2
 800adf8:	f014 fc5a 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0A: Energa activa total (15.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "15.8.0(", &valor_float);
 800adfc:	1d3b      	adds	r3, r7, #4
 800adfe:	461a      	mov	r2, r3
 800ae00:	4998      	ldr	r1, [pc, #608]	@ (800b064 <SendTxData+0x3a4>)
 800ae02:	4899      	ldr	r0, [pc, #612]	@ (800b068 <SendTxData+0x3a8>)
 800ae04:	f000 fe9e 	bl	800bb44 <ParseOBISFloat>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800ae0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d04d      	beq.n	800aeb2 <SendTxData+0x1f2>
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f04f 0100 	mov.w	r1, #0
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7f6 f865 	bl	8000eec <__aeabi_fcmpge>
 800ae22:	4603      	mov	r3, r0
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d044      	beq.n	800aeb2 <SendTxData+0x1f2>
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4990      	ldr	r1, [pc, #576]	@ (800b06c <SendTxData+0x3ac>)
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f7f6 f849 	bl	8000ec4 <__aeabi_fcmplt>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d03c      	beq.n	800aeb2 <SendTxData+0x1f2>
      uint32_t energia_kwh = (uint32_t)(valor_float);  // kWh a Wh
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f7f6 f890 	bl	8000f60 <__aeabi_f2uiz>
 800ae40:	4603      	mov	r3, r0
 800ae42:	623b      	str	r3, [r7, #32]
      AppData.Buffer[payload_index++] = 0x0A;  // ID
 800ae44:	4b85      	ldr	r3, [pc, #532]	@ (800b05c <SendTxData+0x39c>)
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae4a:	1c59      	adds	r1, r3, #1
 800ae4c:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae4e:	4413      	add	r3, r2
 800ae50:	220a      	movs	r2, #10
 800ae52:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 24) & 0xFF;
 800ae54:	6a3b      	ldr	r3, [r7, #32]
 800ae56:	0e18      	lsrs	r0, r3, #24
 800ae58:	4b80      	ldr	r3, [pc, #512]	@ (800b05c <SendTxData+0x39c>)
 800ae5a:	685a      	ldr	r2, [r3, #4]
 800ae5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae5e:	1c59      	adds	r1, r3, #1
 800ae60:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae62:	4413      	add	r3, r2
 800ae64:	b2c2      	uxtb	r2, r0
 800ae66:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 16) & 0xFF;
 800ae68:	6a3b      	ldr	r3, [r7, #32]
 800ae6a:	0c18      	lsrs	r0, r3, #16
 800ae6c:	4b7b      	ldr	r3, [pc, #492]	@ (800b05c <SendTxData+0x39c>)
 800ae6e:	685a      	ldr	r2, [r3, #4]
 800ae70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae72:	1c59      	adds	r1, r3, #1
 800ae74:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae76:	4413      	add	r3, r2
 800ae78:	b2c2      	uxtb	r2, r0
 800ae7a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 8) & 0xFF;
 800ae7c:	6a3b      	ldr	r3, [r7, #32]
 800ae7e:	0a18      	lsrs	r0, r3, #8
 800ae80:	4b76      	ldr	r3, [pc, #472]	@ (800b05c <SendTxData+0x39c>)
 800ae82:	685a      	ldr	r2, [r3, #4]
 800ae84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae86:	1c59      	adds	r1, r3, #1
 800ae88:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae8a:	4413      	add	r3, r2
 800ae8c:	b2c2      	uxtb	r2, r0
 800ae8e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = energia_kwh & 0xFF;
 800ae90:	4b72      	ldr	r3, [pc, #456]	@ (800b05c <SendTxData+0x39c>)
 800ae92:	685a      	ldr	r2, [r3, #4]
 800ae94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae96:	1c59      	adds	r1, r3, #1
 800ae98:	6339      	str	r1, [r7, #48]	@ 0x30
 800ae9a:	4413      	add	r3, r2
 800ae9c:	6a3a      	ldr	r2, [r7, #32]
 800ae9e:	b2d2      	uxtb	r2, r2
 800aea0:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0A Activa_Total=%u Wh\r\n", (unsigned int)energia_kwh);
 800aea2:	6a3b      	ldr	r3, [r7, #32]
 800aea4:	9300      	str	r3, [sp, #0]
 800aea6:	4b72      	ldr	r3, [pc, #456]	@ (800b070 <SendTxData+0x3b0>)
 800aea8:	2201      	movs	r2, #1
 800aeaa:	2100      	movs	r1, #0
 800aeac:	2002      	movs	r0, #2
 800aeae:	f014 fbff 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0B: Energa reactiva total (130.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "130.8.0(", &valor_float);
 800aeb2:	1d3b      	adds	r3, r7, #4
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	496f      	ldr	r1, [pc, #444]	@ (800b074 <SendTxData+0x3b4>)
 800aeb8:	486b      	ldr	r0, [pc, #428]	@ (800b068 <SendTxData+0x3a8>)
 800aeba:	f000 fe43 	bl	800bb44 <ParseOBISFloat>
 800aebe:	4603      	mov	r3, r0
 800aec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800aec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d04d      	beq.n	800af68 <SendTxData+0x2a8>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f04f 0100 	mov.w	r1, #0
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7f6 f80a 	bl	8000eec <__aeabi_fcmpge>
 800aed8:	4603      	mov	r3, r0
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d044      	beq.n	800af68 <SendTxData+0x2a8>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4962      	ldr	r1, [pc, #392]	@ (800b06c <SendTxData+0x3ac>)
 800aee2:	4618      	mov	r0, r3
 800aee4:	f7f5 ffee 	bl	8000ec4 <__aeabi_fcmplt>
 800aee8:	4603      	mov	r3, r0
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d03c      	beq.n	800af68 <SendTxData+0x2a8>
      uint32_t reactiva_kvarh = (uint32_t)(valor_float);  // kVArh a VArh
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7f6 f835 	bl	8000f60 <__aeabi_f2uiz>
 800aef6:	4603      	mov	r3, r0
 800aef8:	61fb      	str	r3, [r7, #28]
      AppData.Buffer[payload_index++] = 0x0B;  // ID
 800aefa:	4b58      	ldr	r3, [pc, #352]	@ (800b05c <SendTxData+0x39c>)
 800aefc:	685a      	ldr	r2, [r3, #4]
 800aefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af00:	1c59      	adds	r1, r3, #1
 800af02:	6339      	str	r1, [r7, #48]	@ 0x30
 800af04:	4413      	add	r3, r2
 800af06:	220b      	movs	r2, #11
 800af08:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 24) & 0xFF;
 800af0a:	69fb      	ldr	r3, [r7, #28]
 800af0c:	0e18      	lsrs	r0, r3, #24
 800af0e:	4b53      	ldr	r3, [pc, #332]	@ (800b05c <SendTxData+0x39c>)
 800af10:	685a      	ldr	r2, [r3, #4]
 800af12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af14:	1c59      	adds	r1, r3, #1
 800af16:	6339      	str	r1, [r7, #48]	@ 0x30
 800af18:	4413      	add	r3, r2
 800af1a:	b2c2      	uxtb	r2, r0
 800af1c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 16) & 0xFF;
 800af1e:	69fb      	ldr	r3, [r7, #28]
 800af20:	0c18      	lsrs	r0, r3, #16
 800af22:	4b4e      	ldr	r3, [pc, #312]	@ (800b05c <SendTxData+0x39c>)
 800af24:	685a      	ldr	r2, [r3, #4]
 800af26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af28:	1c59      	adds	r1, r3, #1
 800af2a:	6339      	str	r1, [r7, #48]	@ 0x30
 800af2c:	4413      	add	r3, r2
 800af2e:	b2c2      	uxtb	r2, r0
 800af30:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 8) & 0xFF;
 800af32:	69fb      	ldr	r3, [r7, #28]
 800af34:	0a18      	lsrs	r0, r3, #8
 800af36:	4b49      	ldr	r3, [pc, #292]	@ (800b05c <SendTxData+0x39c>)
 800af38:	685a      	ldr	r2, [r3, #4]
 800af3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3c:	1c59      	adds	r1, r3, #1
 800af3e:	6339      	str	r1, [r7, #48]	@ 0x30
 800af40:	4413      	add	r3, r2
 800af42:	b2c2      	uxtb	r2, r0
 800af44:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_kvarh & 0xFF;
 800af46:	4b45      	ldr	r3, [pc, #276]	@ (800b05c <SendTxData+0x39c>)
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4c:	1c59      	adds	r1, r3, #1
 800af4e:	6339      	str	r1, [r7, #48]	@ 0x30
 800af50:	4413      	add	r3, r2
 800af52:	69fa      	ldr	r2, [r7, #28]
 800af54:	b2d2      	uxtb	r2, r2
 800af56:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0B Reactiva_Total=%u VArh\r\n", (unsigned int)reactiva_kvarh);
 800af58:	69fb      	ldr	r3, [r7, #28]
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	4b46      	ldr	r3, [pc, #280]	@ (800b078 <SendTxData+0x3b8>)
 800af5e:	2201      	movs	r2, #1
 800af60:	2100      	movs	r1, #0
 800af62:	2002      	movs	r0, #2
 800af64:	f014 fba4 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x28: Demanda mxima potencia (1.6.0) - 2 bytes en W =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.6.0(", &valor_float);
 800af68:	1d3b      	adds	r3, r7, #4
 800af6a:	461a      	mov	r2, r3
 800af6c:	4943      	ldr	r1, [pc, #268]	@ (800b07c <SendTxData+0x3bc>)
 800af6e:	483e      	ldr	r0, [pc, #248]	@ (800b068 <SendTxData+0x3a8>)
 800af70:	f000 fde8 	bl	800bb44 <ParseOBISFloat>
 800af74:	4603      	mov	r3, r0
 800af76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 65.535f) {
 800af7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d03a      	beq.n	800aff8 <SendTxData+0x338>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f04f 0100 	mov.w	r1, #0
 800af88:	4618      	mov	r0, r3
 800af8a:	f7f5 ffaf 	bl	8000eec <__aeabi_fcmpge>
 800af8e:	4603      	mov	r3, r0
 800af90:	2b00      	cmp	r3, #0
 800af92:	d031      	beq.n	800aff8 <SendTxData+0x338>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	493a      	ldr	r1, [pc, #232]	@ (800b080 <SendTxData+0x3c0>)
 800af98:	4618      	mov	r0, r3
 800af9a:	f7f5 ff93 	bl	8000ec4 <__aeabi_fcmplt>
 800af9e:	4603      	mov	r3, r0
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d029      	beq.n	800aff8 <SendTxData+0x338>
      uint16_t peak_demand_kw = (uint16_t)(valor_float);  // kW a W
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7f5 ffda 	bl	8000f60 <__aeabi_f2uiz>
 800afac:	4603      	mov	r3, r0
 800afae:	837b      	strh	r3, [r7, #26]
      AppData.Buffer[payload_index++] = 0x28;  // ID
 800afb0:	4b2a      	ldr	r3, [pc, #168]	@ (800b05c <SendTxData+0x39c>)
 800afb2:	685a      	ldr	r2, [r3, #4]
 800afb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb6:	1c59      	adds	r1, r3, #1
 800afb8:	6339      	str	r1, [r7, #48]	@ 0x30
 800afba:	4413      	add	r3, r2
 800afbc:	2228      	movs	r2, #40	@ 0x28
 800afbe:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (peak_demand_kw >> 8) & 0xFF;
 800afc0:	8b7b      	ldrh	r3, [r7, #26]
 800afc2:	0a1b      	lsrs	r3, r3, #8
 800afc4:	b298      	uxth	r0, r3
 800afc6:	4b25      	ldr	r3, [pc, #148]	@ (800b05c <SendTxData+0x39c>)
 800afc8:	685a      	ldr	r2, [r3, #4]
 800afca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afcc:	1c59      	adds	r1, r3, #1
 800afce:	6339      	str	r1, [r7, #48]	@ 0x30
 800afd0:	4413      	add	r3, r2
 800afd2:	b2c2      	uxtb	r2, r0
 800afd4:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = peak_demand_kw & 0xFF;
 800afd6:	4b21      	ldr	r3, [pc, #132]	@ (800b05c <SendTxData+0x39c>)
 800afd8:	685a      	ldr	r2, [r3, #4]
 800afda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afdc:	1c59      	adds	r1, r3, #1
 800afde:	6339      	str	r1, [r7, #48]	@ 0x30
 800afe0:	4413      	add	r3, r2
 800afe2:	8b7a      	ldrh	r2, [r7, #26]
 800afe4:	b2d2      	uxtb	r2, r2
 800afe6:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x28 Demanda_Max=%u W\r\n", (unsigned int)peak_demand_kw);
 800afe8:	8b7b      	ldrh	r3, [r7, #26]
 800afea:	9300      	str	r3, [sp, #0]
 800afec:	4b25      	ldr	r3, [pc, #148]	@ (800b084 <SendTxData+0x3c4>)
 800afee:	2201      	movs	r2, #1
 800aff0:	2100      	movs	r1, #0
 800aff2:	2002      	movs	r0, #2
 800aff4:	f014 fb5c 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3C: Energa activa consumida (1.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "1.8.0(", &valor_float);
 800aff8:	1d3b      	adds	r3, r7, #4
 800affa:	461a      	mov	r2, r3
 800affc:	4922      	ldr	r1, [pc, #136]	@ (800b088 <SendTxData+0x3c8>)
 800affe:	481a      	ldr	r0, [pc, #104]	@ (800b068 <SendTxData+0x3a8>)
 800b000:	f000 fda0 	bl	800bb44 <ParseOBISFloat>
 800b004:	4603      	mov	r3, r0
 800b006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b00a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d06b      	beq.n	800b0ea <SendTxData+0x42a>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f04f 0100 	mov.w	r1, #0
 800b018:	4618      	mov	r0, r3
 800b01a:	f7f5 ff67 	bl	8000eec <__aeabi_fcmpge>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d062      	beq.n	800b0ea <SendTxData+0x42a>
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	4911      	ldr	r1, [pc, #68]	@ (800b06c <SendTxData+0x3ac>)
 800b028:	4618      	mov	r0, r3
 800b02a:	f7f5 ff4b 	bl	8000ec4 <__aeabi_fcmplt>
 800b02e:	4603      	mov	r3, r0
 800b030:	2b00      	cmp	r3, #0
 800b032:	d05a      	beq.n	800b0ea <SendTxData+0x42a>
      uint32_t consumida_kwh = (uint32_t)(valor_float);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	4618      	mov	r0, r3
 800b038:	f7f5 ff92 	bl	8000f60 <__aeabi_f2uiz>
 800b03c:	4603      	mov	r3, r0
 800b03e:	617b      	str	r3, [r7, #20]
      AppData.Buffer[payload_index++] = 0x3C;  // ID
 800b040:	4b06      	ldr	r3, [pc, #24]	@ (800b05c <SendTxData+0x39c>)
 800b042:	685a      	ldr	r2, [r3, #4]
 800b044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b046:	1c59      	adds	r1, r3, #1
 800b048:	6339      	str	r1, [r7, #48]	@ 0x30
 800b04a:	4413      	add	r3, r2
 800b04c:	223c      	movs	r2, #60	@ 0x3c
 800b04e:	701a      	strb	r2, [r3, #0]
 800b050:	e01c      	b.n	800b08c <SendTxData+0x3cc>
 800b052:	bf00      	nop
 800b054:	08022c34 	.word	0x08022c34
 800b058:	48000400 	.word	0x48000400
 800b05c:	20000088 	.word	0x20000088
 800b060:	08022c50 	.word	0x08022c50
 800b064:	08022c70 	.word	0x08022c70
 800b068:	20000680 	.word	0x20000680
 800b06c:	4b189680 	.word	0x4b189680
 800b070:	08022c78 	.word	0x08022c78
 800b074:	08022c98 	.word	0x08022c98
 800b078:	08022ca4 	.word	0x08022ca4
 800b07c:	08022cc8 	.word	0x08022cc8
 800b080:	428311ec 	.word	0x428311ec
 800b084:	08022cd0 	.word	0x08022cd0
 800b088:	08022cf0 	.word	0x08022cf0
      AppData.Buffer[payload_index++] = (consumida_kwh >> 24) & 0xFF;
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	0e18      	lsrs	r0, r3, #24
 800b090:	4ba7      	ldr	r3, [pc, #668]	@ (800b330 <SendTxData+0x670>)
 800b092:	685a      	ldr	r2, [r3, #4]
 800b094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b096:	1c59      	adds	r1, r3, #1
 800b098:	6339      	str	r1, [r7, #48]	@ 0x30
 800b09a:	4413      	add	r3, r2
 800b09c:	b2c2      	uxtb	r2, r0
 800b09e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 16) & 0xFF;
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	0c18      	lsrs	r0, r3, #16
 800b0a4:	4ba2      	ldr	r3, [pc, #648]	@ (800b330 <SendTxData+0x670>)
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0aa:	1c59      	adds	r1, r3, #1
 800b0ac:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0ae:	4413      	add	r3, r2
 800b0b0:	b2c2      	uxtb	r2, r0
 800b0b2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 8) & 0xFF;
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	0a18      	lsrs	r0, r3, #8
 800b0b8:	4b9d      	ldr	r3, [pc, #628]	@ (800b330 <SendTxData+0x670>)
 800b0ba:	685a      	ldr	r2, [r3, #4]
 800b0bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0be:	1c59      	adds	r1, r3, #1
 800b0c0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0c2:	4413      	add	r3, r2
 800b0c4:	b2c2      	uxtb	r2, r0
 800b0c6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = consumida_kwh & 0xFF;
 800b0c8:	4b99      	ldr	r3, [pc, #612]	@ (800b330 <SendTxData+0x670>)
 800b0ca:	685a      	ldr	r2, [r3, #4]
 800b0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ce:	1c59      	adds	r1, r3, #1
 800b0d0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b0d2:	4413      	add	r3, r2
 800b0d4:	697a      	ldr	r2, [r7, #20]
 800b0d6:	b2d2      	uxtb	r2, r2
 800b0d8:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3C Activa_Consumida=%u Wh\r\n", (unsigned int)consumida_kwh);
 800b0da:	697b      	ldr	r3, [r7, #20]
 800b0dc:	9300      	str	r3, [sp, #0]
 800b0de:	4b95      	ldr	r3, [pc, #596]	@ (800b334 <SendTxData+0x674>)
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	2002      	movs	r0, #2
 800b0e6:	f014 fae3 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3D: Energa activa generada (2.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "2.8.0(", &valor_float);
 800b0ea:	1d3b      	adds	r3, r7, #4
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	4992      	ldr	r1, [pc, #584]	@ (800b338 <SendTxData+0x678>)
 800b0f0:	4892      	ldr	r0, [pc, #584]	@ (800b33c <SendTxData+0x67c>)
 800b0f2:	f000 fd27 	bl	800bb44 <ParseOBISFloat>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b0fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b100:	2b00      	cmp	r3, #0
 800b102:	d04d      	beq.n	800b1a0 <SendTxData+0x4e0>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f04f 0100 	mov.w	r1, #0
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7f5 feee 	bl	8000eec <__aeabi_fcmpge>
 800b110:	4603      	mov	r3, r0
 800b112:	2b00      	cmp	r3, #0
 800b114:	d044      	beq.n	800b1a0 <SendTxData+0x4e0>
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	4989      	ldr	r1, [pc, #548]	@ (800b340 <SendTxData+0x680>)
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7f5 fed2 	bl	8000ec4 <__aeabi_fcmplt>
 800b120:	4603      	mov	r3, r0
 800b122:	2b00      	cmp	r3, #0
 800b124:	d03c      	beq.n	800b1a0 <SendTxData+0x4e0>
      uint32_t generada_kwh = (uint32_t)(valor_float);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	4618      	mov	r0, r3
 800b12a:	f7f5 ff19 	bl	8000f60 <__aeabi_f2uiz>
 800b12e:	4603      	mov	r3, r0
 800b130:	613b      	str	r3, [r7, #16]
      AppData.Buffer[payload_index++] = 0x3D;  // ID
 800b132:	4b7f      	ldr	r3, [pc, #508]	@ (800b330 <SendTxData+0x670>)
 800b134:	685a      	ldr	r2, [r3, #4]
 800b136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b138:	1c59      	adds	r1, r3, #1
 800b13a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b13c:	4413      	add	r3, r2
 800b13e:	223d      	movs	r2, #61	@ 0x3d
 800b140:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 24) & 0xFF;
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	0e18      	lsrs	r0, r3, #24
 800b146:	4b7a      	ldr	r3, [pc, #488]	@ (800b330 <SendTxData+0x670>)
 800b148:	685a      	ldr	r2, [r3, #4]
 800b14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b14c:	1c59      	adds	r1, r3, #1
 800b14e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b150:	4413      	add	r3, r2
 800b152:	b2c2      	uxtb	r2, r0
 800b154:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 16) & 0xFF;
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	0c18      	lsrs	r0, r3, #16
 800b15a:	4b75      	ldr	r3, [pc, #468]	@ (800b330 <SendTxData+0x670>)
 800b15c:	685a      	ldr	r2, [r3, #4]
 800b15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b160:	1c59      	adds	r1, r3, #1
 800b162:	6339      	str	r1, [r7, #48]	@ 0x30
 800b164:	4413      	add	r3, r2
 800b166:	b2c2      	uxtb	r2, r0
 800b168:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 8) & 0xFF;
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	0a18      	lsrs	r0, r3, #8
 800b16e:	4b70      	ldr	r3, [pc, #448]	@ (800b330 <SendTxData+0x670>)
 800b170:	685a      	ldr	r2, [r3, #4]
 800b172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b174:	1c59      	adds	r1, r3, #1
 800b176:	6339      	str	r1, [r7, #48]	@ 0x30
 800b178:	4413      	add	r3, r2
 800b17a:	b2c2      	uxtb	r2, r0
 800b17c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = generada_kwh & 0xFF;
 800b17e:	4b6c      	ldr	r3, [pc, #432]	@ (800b330 <SendTxData+0x670>)
 800b180:	685a      	ldr	r2, [r3, #4]
 800b182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b184:	1c59      	adds	r1, r3, #1
 800b186:	6339      	str	r1, [r7, #48]	@ 0x30
 800b188:	4413      	add	r3, r2
 800b18a:	693a      	ldr	r2, [r7, #16]
 800b18c:	b2d2      	uxtb	r2, r2
 800b18e:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3D Activa_Generada=%u Wh\r\n", (unsigned int)generada_kwh);
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	9300      	str	r3, [sp, #0]
 800b194:	4b6b      	ldr	r3, [pc, #428]	@ (800b344 <SendTxData+0x684>)
 800b196:	2201      	movs	r2, #1
 800b198:	2100      	movs	r1, #0
 800b19a:	2002      	movs	r0, #2
 800b19c:	f014 fa88 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3E: Energa reactiva consumida (3.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "3.8.0(", &valor_float);
 800b1a0:	1d3b      	adds	r3, r7, #4
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	4968      	ldr	r1, [pc, #416]	@ (800b348 <SendTxData+0x688>)
 800b1a6:	4865      	ldr	r0, [pc, #404]	@ (800b33c <SendTxData+0x67c>)
 800b1a8:	f000 fccc 	bl	800bb44 <ParseOBISFloat>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b1b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d04d      	beq.n	800b256 <SendTxData+0x596>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f04f 0100 	mov.w	r1, #0
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f7f5 fe93 	bl	8000eec <__aeabi_fcmpge>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d044      	beq.n	800b256 <SendTxData+0x596>
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	495c      	ldr	r1, [pc, #368]	@ (800b340 <SendTxData+0x680>)
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f7f5 fe77 	bl	8000ec4 <__aeabi_fcmplt>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d03c      	beq.n	800b256 <SendTxData+0x596>
      uint32_t reactiva_cons_kvarh = (uint32_t)(valor_float);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7f5 febe 	bl	8000f60 <__aeabi_f2uiz>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	60fb      	str	r3, [r7, #12]
      AppData.Buffer[payload_index++] = 0x3E;  // ID
 800b1e8:	4b51      	ldr	r3, [pc, #324]	@ (800b330 <SendTxData+0x670>)
 800b1ea:	685a      	ldr	r2, [r3, #4]
 800b1ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ee:	1c59      	adds	r1, r3, #1
 800b1f0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b1f2:	4413      	add	r3, r2
 800b1f4:	223e      	movs	r2, #62	@ 0x3e
 800b1f6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 24) & 0xFF;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	0e18      	lsrs	r0, r3, #24
 800b1fc:	4b4c      	ldr	r3, [pc, #304]	@ (800b330 <SendTxData+0x670>)
 800b1fe:	685a      	ldr	r2, [r3, #4]
 800b200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b202:	1c59      	adds	r1, r3, #1
 800b204:	6339      	str	r1, [r7, #48]	@ 0x30
 800b206:	4413      	add	r3, r2
 800b208:	b2c2      	uxtb	r2, r0
 800b20a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 16) & 0xFF;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	0c18      	lsrs	r0, r3, #16
 800b210:	4b47      	ldr	r3, [pc, #284]	@ (800b330 <SendTxData+0x670>)
 800b212:	685a      	ldr	r2, [r3, #4]
 800b214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b216:	1c59      	adds	r1, r3, #1
 800b218:	6339      	str	r1, [r7, #48]	@ 0x30
 800b21a:	4413      	add	r3, r2
 800b21c:	b2c2      	uxtb	r2, r0
 800b21e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 8) & 0xFF;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	0a18      	lsrs	r0, r3, #8
 800b224:	4b42      	ldr	r3, [pc, #264]	@ (800b330 <SendTxData+0x670>)
 800b226:	685a      	ldr	r2, [r3, #4]
 800b228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b22a:	1c59      	adds	r1, r3, #1
 800b22c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b22e:	4413      	add	r3, r2
 800b230:	b2c2      	uxtb	r2, r0
 800b232:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_cons_kvarh & 0xFF;
 800b234:	4b3e      	ldr	r3, [pc, #248]	@ (800b330 <SendTxData+0x670>)
 800b236:	685a      	ldr	r2, [r3, #4]
 800b238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23a:	1c59      	adds	r1, r3, #1
 800b23c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b23e:	4413      	add	r3, r2
 800b240:	68fa      	ldr	r2, [r7, #12]
 800b242:	b2d2      	uxtb	r2, r2
 800b244:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3E Reactiva_Consumida=%u VArh\r\n", (unsigned int)reactiva_cons_kvarh);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	9300      	str	r3, [sp, #0]
 800b24a:	4b40      	ldr	r3, [pc, #256]	@ (800b34c <SendTxData+0x68c>)
 800b24c:	2201      	movs	r2, #1
 800b24e:	2100      	movs	r1, #0
 800b250:	2002      	movs	r0, #2
 800b252:	f014 fa2d 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3F: Energa reactiva generada (4.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(uart_rx_buffer, "4.8.0(", &valor_float);
 800b256:	1d3b      	adds	r3, r7, #4
 800b258:	461a      	mov	r2, r3
 800b25a:	493d      	ldr	r1, [pc, #244]	@ (800b350 <SendTxData+0x690>)
 800b25c:	4837      	ldr	r0, [pc, #220]	@ (800b33c <SendTxData+0x67c>)
 800b25e:	f000 fc71 	bl	800bb44 <ParseOBISFloat>
 800b262:	4603      	mov	r3, r0
 800b264:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b268:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d04d      	beq.n	800b30c <SendTxData+0x64c>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f04f 0100 	mov.w	r1, #0
 800b276:	4618      	mov	r0, r3
 800b278:	f7f5 fe38 	bl	8000eec <__aeabi_fcmpge>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d044      	beq.n	800b30c <SendTxData+0x64c>
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	492e      	ldr	r1, [pc, #184]	@ (800b340 <SendTxData+0x680>)
 800b286:	4618      	mov	r0, r3
 800b288:	f7f5 fe1c 	bl	8000ec4 <__aeabi_fcmplt>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d03c      	beq.n	800b30c <SendTxData+0x64c>
      uint32_t reactiva_gen_kvarh = (uint32_t)(valor_float);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	4618      	mov	r0, r3
 800b296:	f7f5 fe63 	bl	8000f60 <__aeabi_f2uiz>
 800b29a:	4603      	mov	r3, r0
 800b29c:	60bb      	str	r3, [r7, #8]
      AppData.Buffer[payload_index++] = 0x3F;  // ID
 800b29e:	4b24      	ldr	r3, [pc, #144]	@ (800b330 <SendTxData+0x670>)
 800b2a0:	685a      	ldr	r2, [r3, #4]
 800b2a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2a4:	1c59      	adds	r1, r3, #1
 800b2a6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2a8:	4413      	add	r3, r2
 800b2aa:	223f      	movs	r2, #63	@ 0x3f
 800b2ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 24) & 0xFF;
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	0e18      	lsrs	r0, r3, #24
 800b2b2:	4b1f      	ldr	r3, [pc, #124]	@ (800b330 <SendTxData+0x670>)
 800b2b4:	685a      	ldr	r2, [r3, #4]
 800b2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2b8:	1c59      	adds	r1, r3, #1
 800b2ba:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2bc:	4413      	add	r3, r2
 800b2be:	b2c2      	uxtb	r2, r0
 800b2c0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 16) & 0xFF;
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	0c18      	lsrs	r0, r3, #16
 800b2c6:	4b1a      	ldr	r3, [pc, #104]	@ (800b330 <SendTxData+0x670>)
 800b2c8:	685a      	ldr	r2, [r3, #4]
 800b2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2cc:	1c59      	adds	r1, r3, #1
 800b2ce:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2d0:	4413      	add	r3, r2
 800b2d2:	b2c2      	uxtb	r2, r0
 800b2d4:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 8) & 0xFF;
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	0a18      	lsrs	r0, r3, #8
 800b2da:	4b15      	ldr	r3, [pc, #84]	@ (800b330 <SendTxData+0x670>)
 800b2dc:	685a      	ldr	r2, [r3, #4]
 800b2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2e0:	1c59      	adds	r1, r3, #1
 800b2e2:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2e4:	4413      	add	r3, r2
 800b2e6:	b2c2      	uxtb	r2, r0
 800b2e8:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_gen_kvarh & 0xFF;
 800b2ea:	4b11      	ldr	r3, [pc, #68]	@ (800b330 <SendTxData+0x670>)
 800b2ec:	685a      	ldr	r2, [r3, #4]
 800b2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2f0:	1c59      	adds	r1, r3, #1
 800b2f2:	6339      	str	r1, [r7, #48]	@ 0x30
 800b2f4:	4413      	add	r3, r2
 800b2f6:	68ba      	ldr	r2, [r7, #8]
 800b2f8:	b2d2      	uxtb	r2, r2
 800b2fa:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3F Reactiva_Generada=%u VArh\r\n", (unsigned int)reactiva_gen_kvarh);
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	9300      	str	r3, [sp, #0]
 800b300:	4b14      	ldr	r3, [pc, #80]	@ (800b354 <SendTxData+0x694>)
 800b302:	2201      	movs	r2, #1
 800b304:	2100      	movs	r1, #0
 800b306:	2002      	movs	r0, #2
 800b308:	f014 f9d2 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x5A: Nmero de serie (C.1.0) - 4 bytes =====
    parse_ok = ParseOBISUint32(uart_rx_buffer, "C.1.0(", &valor_uint32);
 800b30c:	463b      	mov	r3, r7
 800b30e:	461a      	mov	r2, r3
 800b310:	4911      	ldr	r1, [pc, #68]	@ (800b358 <SendTxData+0x698>)
 800b312:	480a      	ldr	r0, [pc, #40]	@ (800b33c <SendTxData+0x67c>)
 800b314:	f000 fc90 	bl	800bc38 <ParseOBISUint32>
 800b318:	4603      	mov	r3, r0
 800b31a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_uint32 != 0) {
 800b31e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b322:	2b00      	cmp	r3, #0
 800b324:	d051      	beq.n	800b3ca <SendTxData+0x70a>
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d04e      	beq.n	800b3ca <SendTxData+0x70a>
 800b32c:	e016      	b.n	800b35c <SendTxData+0x69c>
 800b32e:	bf00      	nop
 800b330:	20000088 	.word	0x20000088
 800b334:	08022cf8 	.word	0x08022cf8
 800b338:	08022d1c 	.word	0x08022d1c
 800b33c:	20000680 	.word	0x20000680
 800b340:	4b189680 	.word	0x4b189680
 800b344:	08022d24 	.word	0x08022d24
 800b348:	08022d48 	.word	0x08022d48
 800b34c:	08022d50 	.word	0x08022d50
 800b350:	08022d78 	.word	0x08022d78
 800b354:	08022d80 	.word	0x08022d80
 800b358:	08022da8 	.word	0x08022da8
      AppData.Buffer[payload_index++] = 0x5A;  // ID
 800b35c:	4b83      	ldr	r3, [pc, #524]	@ (800b56c <SendTxData+0x8ac>)
 800b35e:	685a      	ldr	r2, [r3, #4]
 800b360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b362:	1c59      	adds	r1, r3, #1
 800b364:	6339      	str	r1, [r7, #48]	@ 0x30
 800b366:	4413      	add	r3, r2
 800b368:	225a      	movs	r2, #90	@ 0x5a
 800b36a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 24) & 0xFF;
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	0e18      	lsrs	r0, r3, #24
 800b370:	4b7e      	ldr	r3, [pc, #504]	@ (800b56c <SendTxData+0x8ac>)
 800b372:	685a      	ldr	r2, [r3, #4]
 800b374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b376:	1c59      	adds	r1, r3, #1
 800b378:	6339      	str	r1, [r7, #48]	@ 0x30
 800b37a:	4413      	add	r3, r2
 800b37c:	b2c2      	uxtb	r2, r0
 800b37e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 16) & 0xFF;
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	0c18      	lsrs	r0, r3, #16
 800b384:	4b79      	ldr	r3, [pc, #484]	@ (800b56c <SendTxData+0x8ac>)
 800b386:	685a      	ldr	r2, [r3, #4]
 800b388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b38a:	1c59      	adds	r1, r3, #1
 800b38c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b38e:	4413      	add	r3, r2
 800b390:	b2c2      	uxtb	r2, r0
 800b392:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 8) & 0xFF;
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	0a18      	lsrs	r0, r3, #8
 800b398:	4b74      	ldr	r3, [pc, #464]	@ (800b56c <SendTxData+0x8ac>)
 800b39a:	685a      	ldr	r2, [r3, #4]
 800b39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b39e:	1c59      	adds	r1, r3, #1
 800b3a0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3a2:	4413      	add	r3, r2
 800b3a4:	b2c2      	uxtb	r2, r0
 800b3a6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = valor_uint32 & 0xFF;
 800b3a8:	6838      	ldr	r0, [r7, #0]
 800b3aa:	4b70      	ldr	r3, [pc, #448]	@ (800b56c <SendTxData+0x8ac>)
 800b3ac:	685a      	ldr	r2, [r3, #4]
 800b3ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b0:	1c59      	adds	r1, r3, #1
 800b3b2:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3b4:	4413      	add	r3, r2
 800b3b6:	b2c2      	uxtb	r2, r0
 800b3b8:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x5A Numero_Serie=%u\r\n", (unsigned int)valor_uint32);
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	9300      	str	r3, [sp, #0]
 800b3be:	4b6c      	ldr	r3, [pc, #432]	@ (800b570 <SendTxData+0x8b0>)
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	2100      	movs	r1, #0
 800b3c4:	2002      	movs	r0, #2
 800b3c6:	f014 f973 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }

      AppData.BufferSize = payload_index;
 800b3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3cc:	b2da      	uxtb	r2, r3
 800b3ce:	4b67      	ldr	r3, [pc, #412]	@ (800b56c <SendTxData+0x8ac>)
 800b3d0:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0;
 800b3d2:	4b68      	ldr	r3, [pc, #416]	@ (800b574 <SendTxData+0x8b4>)
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	701a      	strb	r2, [r3, #0]

      APP_LOG(TS_ON, VLEVEL_M, "Payload TLV construido: %d bytes\r\n", payload_index);
 800b3d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3da:	9300      	str	r3, [sp, #0]
 800b3dc:	4b66      	ldr	r3, [pc, #408]	@ (800b578 <SendTxData+0x8b8>)
 800b3de:	2201      	movs	r2, #1
 800b3e0:	2100      	movs	r1, #0
 800b3e2:	2002      	movs	r0, #2
 800b3e4:	f014 f964 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
 800b3e8:	e06f      	b.n	800b4ca <SendTxData+0x80a>

  } else {
      // Sin datos del medidor, enviar solo batera
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos del medidor, enviando solo bateria\r\n");
 800b3ea:	4b64      	ldr	r3, [pc, #400]	@ (800b57c <SendTxData+0x8bc>)
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	2002      	movs	r0, #2
 800b3f2:	f014 f95d 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    {
      /* Fallback: send battery + network_state */
      uint8_t bateria_level_lora = GetBatteryLevel();
 800b3f6:	f7f6 ff83 	bl	8002300 <GetBatteryLevel>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      uint8_t bateria_pct = 0xFF;
 800b400:	23ff      	movs	r3, #255	@ 0xff
 800b402:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800b406:	23fe      	movs	r3, #254	@ 0xfe
 800b408:	853b      	strh	r3, [r7, #40]	@ 0x28
      if (bateria_level_lora == 0xFF)
 800b40a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b40e:	2bff      	cmp	r3, #255	@ 0xff
 800b410:	d103      	bne.n	800b41a <SendTxData+0x75a>
      {
        bateria_pct = 0xFF;
 800b412:	23ff      	movs	r3, #255	@ 0xff
 800b414:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b418:	e015      	b.n	800b446 <SendTxData+0x786>
      }
      else if (bateria_level_lora == 0)
 800b41a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d103      	bne.n	800b42a <SendTxData+0x76a>
      {
        bateria_pct = 0;
 800b422:	2300      	movs	r3, #0
 800b424:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800b428:	e00d      	b.n	800b446 <SendTxData+0x786>
      }
      else
      {
        bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800b42a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b42e:	2264      	movs	r2, #100	@ 0x64
 800b430:	fb02 f303 	mul.w	r3, r2, r3
 800b434:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800b436:	0852      	lsrs	r2, r2, #1
 800b438:	b292      	uxth	r2, r2
 800b43a:	441a      	add	r2, r3
 800b43c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b43e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b442:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      }
      AppData.Buffer[0] = 0x02;  // ID Batera
 800b446:	4b49      	ldr	r3, [pc, #292]	@ (800b56c <SendTxData+0x8ac>)
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	2202      	movs	r2, #2
 800b44c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = bateria_pct;
 800b44e:	4b47      	ldr	r3, [pc, #284]	@ (800b56c <SendTxData+0x8ac>)
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	3301      	adds	r3, #1
 800b454:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b458:	701a      	strb	r2, [r3, #0]

      /* Add network_state TLV (0x04) */
      uint8_t net_state = 0;
 800b45a:	2300      	movs	r3, #0
 800b45c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800b460:	2120      	movs	r1, #32
 800b462:	4847      	ldr	r0, [pc, #284]	@ (800b580 <SendTxData+0x8c0>)
 800b464:	f7fa fb56 	bl	8005b14 <HAL_GPIO_ReadPin>
 800b468:	4603      	mov	r3, r0
 800b46a:	2b01      	cmp	r3, #1
 800b46c:	d102      	bne.n	800b474 <SendTxData+0x7b4>
      {
        net_state = 1;
 800b46e:	2301      	movs	r3, #1
 800b470:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      }
      AppData.Buffer[2] = 0x04;
 800b474:	4b3d      	ldr	r3, [pc, #244]	@ (800b56c <SendTxData+0x8ac>)
 800b476:	685b      	ldr	r3, [r3, #4]
 800b478:	3302      	adds	r3, #2
 800b47a:	2204      	movs	r2, #4
 800b47c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[3] = net_state;
 800b47e:	4b3b      	ldr	r3, [pc, #236]	@ (800b56c <SendTxData+0x8ac>)
 800b480:	685b      	ldr	r3, [r3, #4]
 800b482:	3303      	adds	r3, #3
 800b484:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800b488:	701a      	strb	r2, [r3, #0]
      AppData.BufferSize = 4;
 800b48a:	4b38      	ldr	r3, [pc, #224]	@ (800b56c <SendTxData+0x8ac>)
 800b48c:	2204      	movs	r2, #4
 800b48e:	705a      	strb	r2, [r3, #1]

      if (bateria_pct == 0xFF)
 800b490:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b494:	2bff      	cmp	r3, #255	@ 0xff
 800b496:	d106      	bne.n	800b4a6 <SendTxData+0x7e6>
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800b498:	4b3a      	ldr	r3, [pc, #232]	@ (800b584 <SendTxData+0x8c4>)
 800b49a:	2201      	movs	r2, #1
 800b49c:	2100      	movs	r1, #0
 800b49e:	2002      	movs	r0, #2
 800b4a0:	f014 f906 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
 800b4a4:	e008      	b.n	800b4b8 <SendTxData+0x7f8>
      }
      else
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800b4a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	4b36      	ldr	r3, [pc, #216]	@ (800b588 <SendTxData+0x8c8>)
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	2100      	movs	r1, #0
 800b4b2:	2002      	movs	r0, #2
 800b4b4:	f014 f8fc 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
      }
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800b4b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b4bc:	9300      	str	r3, [sp, #0]
 800b4be:	4b33      	ldr	r3, [pc, #204]	@ (800b58c <SendTxData+0x8cc>)
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	2100      	movs	r1, #0
 800b4c4:	2002      	movs	r0, #2
 800b4c6:	f014 f8f3 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b4ca:	4b31      	ldr	r3, [pc, #196]	@ (800b590 <SendTxData+0x8d0>)
 800b4cc:	7a5b      	ldrb	r3, [r3, #9]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d007      	beq.n	800b4e2 <SendTxData+0x822>
 800b4d2:	f002 fb4b 	bl	800db6c <LmHandlerJoinStatus>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b01      	cmp	r3, #1
 800b4da:	d102      	bne.n	800b4e2 <SendTxData+0x822>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800b4dc:	482c      	ldr	r0, [pc, #176]	@ (800b590 <SendTxData+0x8d0>)
 800b4de:	f013 fedd 	bl	801f29c <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800b4e2:	4b2c      	ldr	r3, [pc, #176]	@ (800b594 <SendTxData+0x8d4>)
 800b4e4:	78db      	ldrb	r3, [r3, #3]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	4820      	ldr	r0, [pc, #128]	@ (800b56c <SendTxData+0x8ac>)
 800b4ec:	f002 fb5a 	bl	800dba4 <LmHandlerSend>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (LORAMAC_HANDLER_SUCCESS == status)
 800b4f6:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d106      	bne.n	800b50c <SendTxData+0x84c>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800b4fe:	4b26      	ldr	r3, [pc, #152]	@ (800b598 <SendTxData+0x8d8>)
 800b500:	2201      	movs	r2, #1
 800b502:	2100      	movs	r1, #0
 800b504:	2001      	movs	r0, #1
 800b506:	f014 f8d3 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
 800b50a:	e016      	b.n	800b53a <SendTxData+0x87a>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800b50c:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800b510:	f113 0f06 	cmn.w	r3, #6
 800b514:	d111      	bne.n	800b53a <SendTxData+0x87a>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800b516:	f002 fa7b 	bl	800da10 <LmHandlerGetDutyCycleWaitTime>
 800b51a:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800b51c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d00b      	beq.n	800b53a <SendTxData+0x87a>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800b522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b524:	4a1d      	ldr	r2, [pc, #116]	@ (800b59c <SendTxData+0x8dc>)
 800b526:	fba2 2303 	umull	r2, r3, r2, r3
 800b52a:	099b      	lsrs	r3, r3, #6
 800b52c:	9300      	str	r3, [sp, #0]
 800b52e:	4b1c      	ldr	r3, [pc, #112]	@ (800b5a0 <SendTxData+0x8e0>)
 800b530:	2201      	movs	r2, #1
 800b532:	2100      	movs	r1, #0
 800b534:	2001      	movs	r0, #1
 800b536:	f014 f8bb 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800b53a:	4b1a      	ldr	r3, [pc, #104]	@ (800b5a4 <SendTxData+0x8e4>)
 800b53c:	781b      	ldrb	r3, [r3, #0]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d10f      	bne.n	800b562 <SendTxData+0x8a2>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800b542:	4819      	ldr	r0, [pc, #100]	@ (800b5a8 <SendTxData+0x8e8>)
 800b544:	f013 feaa 	bl	801f29c <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800b548:	4b18      	ldr	r3, [pc, #96]	@ (800b5ac <SendTxData+0x8ec>)
 800b54a:	681a      	ldr	r2, [r3, #0]
 800b54c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b54e:	4293      	cmp	r3, r2
 800b550:	bf38      	it	cc
 800b552:	4613      	movcc	r3, r2
 800b554:	4619      	mov	r1, r3
 800b556:	4814      	ldr	r0, [pc, #80]	@ (800b5a8 <SendTxData+0x8e8>)
 800b558:	f013 ff10 	bl	801f37c <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800b55c:	4812      	ldr	r0, [pc, #72]	@ (800b5a8 <SendTxData+0x8e8>)
 800b55e:	f013 fe2f 	bl	801f1c0 <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800b562:	bf00      	nop
 800b564:	3738      	adds	r7, #56	@ 0x38
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	20000088 	.word	0x20000088
 800b570:	08022db0 	.word	0x08022db0
 800b574:	200003b8 	.word	0x200003b8
 800b578:	08022dcc 	.word	0x08022dcc
 800b57c:	08022df0 	.word	0x08022df0
 800b580:	48000400 	.word	0x48000400
 800b584:	08022c1c 	.word	0x08022c1c
 800b588:	08022c34 	.word	0x08022c34
 800b58c:	08022c50 	.word	0x08022c50
 800b590:	200009f4 	.word	0x200009f4
 800b594:	2000006c 	.word	0x2000006c
 800b598:	08022e20 	.word	0x08022e20
 800b59c:	10624dd3 	.word	0x10624dd3
 800b5a0:	08022e30 	.word	0x08022e30
 800b5a4:	2000089c 	.word	0x2000089c
 800b5a8:	200008a0 	.word	0x200008a0
 800b5ac:	20000084 	.word	0x20000084

0800b5b0 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b5b8:	2100      	movs	r1, #0
 800b5ba:	2002      	movs	r0, #2
 800b5bc:	f013 fd4a 	bl	801f054 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800b5c0:	4803      	ldr	r0, [pc, #12]	@ (800b5d0 <OnTxTimerEvent+0x20>)
 800b5c2:	f013 fdfd 	bl	801f1c0 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800b5c6:	bf00      	nop
 800b5c8:	3708      	adds	r7, #8
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
 800b5ce:	bf00      	nop
 800b5d0:	200008a0 	.word	0x200008a0

0800b5d4 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	b083      	sub	sp, #12
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800b5dc:	bf00      	nop
 800b5de:	370c      	adds	r7, #12
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bc80      	pop	{r7}
 800b5e4:	4770      	bx	lr

0800b5e6 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800b5e6:	b480      	push	{r7}
 800b5e8:	b083      	sub	sp, #12
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800b5ee:	bf00      	nop
 800b5f0:	370c      	adds	r7, #12
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bc80      	pop	{r7}
 800b5f6:	4770      	bx	lr

0800b5f8 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800b5f8:	b480      	push	{r7}
 800b5fa:	b083      	sub	sp, #12
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800b600:	bf00      	nop
 800b602:	370c      	adds	r7, #12
 800b604:	46bd      	mov	sp, r7
 800b606:	bc80      	pop	{r7}
 800b608:	4770      	bx	lr
	...

0800b60c <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b086      	sub	sp, #24
 800b610:	af04      	add	r7, sp, #16
 800b612:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d041      	beq.n	800b69e <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d03d      	beq.n	800b69e <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800b622:	4821      	ldr	r0, [pc, #132]	@ (800b6a8 <OnTxData+0x9c>)
 800b624:	f013 fdcc 	bl	801f1c0 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800b628:	4b20      	ldr	r3, [pc, #128]	@ (800b6ac <OnTxData+0xa0>)
 800b62a:	2200      	movs	r2, #0
 800b62c:	2100      	movs	r1, #0
 800b62e:	2002      	movs	r0, #2
 800b630:	f014 f83e 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	687a      	ldr	r2, [r7, #4]
 800b63a:	7c12      	ldrb	r2, [r2, #16]
 800b63c:	4611      	mov	r1, r2
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800b644:	4610      	mov	r0, r2
 800b646:	687a      	ldr	r2, [r7, #4]
 800b648:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800b64c:	9203      	str	r2, [sp, #12]
 800b64e:	9002      	str	r0, [sp, #8]
 800b650:	9101      	str	r1, [sp, #4]
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	4b16      	ldr	r3, [pc, #88]	@ (800b6b0 <OnTxData+0xa4>)
 800b656:	2200      	movs	r2, #0
 800b658:	2100      	movs	r1, #0
 800b65a:	2003      	movs	r0, #3
 800b65c:	f014 f828 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800b660:	4b14      	ldr	r3, [pc, #80]	@ (800b6b4 <OnTxData+0xa8>)
 800b662:	2200      	movs	r2, #0
 800b664:	2100      	movs	r1, #0
 800b666:	2003      	movs	r0, #3
 800b668:	f014 f822 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	7a1b      	ldrb	r3, [r3, #8]
 800b670:	2b01      	cmp	r3, #1
 800b672:	d10e      	bne.n	800b692 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	7a5b      	ldrb	r3, [r3, #9]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d001      	beq.n	800b680 <OnTxData+0x74>
 800b67c:	4b0e      	ldr	r3, [pc, #56]	@ (800b6b8 <OnTxData+0xac>)
 800b67e:	e000      	b.n	800b682 <OnTxData+0x76>
 800b680:	4b0e      	ldr	r3, [pc, #56]	@ (800b6bc <OnTxData+0xb0>)
 800b682:	9300      	str	r3, [sp, #0]
 800b684:	4b0e      	ldr	r3, [pc, #56]	@ (800b6c0 <OnTxData+0xb4>)
 800b686:	2200      	movs	r2, #0
 800b688:	2100      	movs	r1, #0
 800b68a:	2003      	movs	r0, #3
 800b68c:	f014 f810 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800b690:	e005      	b.n	800b69e <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800b692:	4b0c      	ldr	r3, [pc, #48]	@ (800b6c4 <OnTxData+0xb8>)
 800b694:	2200      	movs	r2, #0
 800b696:	2100      	movs	r1, #0
 800b698:	2003      	movs	r0, #3
 800b69a:	f014 f809 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800b69e:	bf00      	nop
 800b6a0:	3708      	adds	r7, #8
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bd80      	pop	{r7, pc}
 800b6a6:	bf00      	nop
 800b6a8:	200009c4 	.word	0x200009c4
 800b6ac:	08022e50 	.word	0x08022e50
 800b6b0:	08022e84 	.word	0x08022e84
 800b6b4:	08022eb8 	.word	0x08022eb8
 800b6b8:	08022ec8 	.word	0x08022ec8
 800b6bc:	08022ecc 	.word	0x08022ecc
 800b6c0:	08022ed4 	.word	0x08022ed4
 800b6c4:	08022ee8 	.word	0x08022ee8

0800b6c8 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b082      	sub	sp, #8
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d039      	beq.n	800b74a <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d11e      	bne.n	800b71e <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	2004      	movs	r0, #4
 800b6e4:	f013 fcb6 	bl	801f054 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800b6e8:	481a      	ldr	r0, [pc, #104]	@ (800b754 <OnJoinRequest+0x8c>)
 800b6ea:	f013 fdd7 	bl	801f29c <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800b6ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b758 <OnJoinRequest+0x90>)
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	2100      	movs	r1, #0
 800b6f4:	2002      	movs	r0, #2
 800b6f6:	f013 ffdb 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	79db      	ldrb	r3, [r3, #7]
 800b6fe:	2b01      	cmp	r3, #1
 800b700:	d106      	bne.n	800b710 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800b702:	4b16      	ldr	r3, [pc, #88]	@ (800b75c <OnJoinRequest+0x94>)
 800b704:	2200      	movs	r2, #0
 800b706:	2100      	movs	r1, #0
 800b708:	2002      	movs	r0, #2
 800b70a:	f013 ffd1 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800b70e:	e01c      	b.n	800b74a <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800b710:	4b13      	ldr	r3, [pc, #76]	@ (800b760 <OnJoinRequest+0x98>)
 800b712:	2200      	movs	r2, #0
 800b714:	2100      	movs	r1, #0
 800b716:	2002      	movs	r0, #2
 800b718:	f013 ffca 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800b71c:	e015      	b.n	800b74a <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800b71e:	4b11      	ldr	r3, [pc, #68]	@ (800b764 <OnJoinRequest+0x9c>)
 800b720:	2200      	movs	r2, #0
 800b722:	2100      	movs	r1, #0
 800b724:	2002      	movs	r0, #2
 800b726:	f013 ffc3 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	79db      	ldrb	r3, [r3, #7]
 800b72e:	2b02      	cmp	r3, #2
 800b730:	d10b      	bne.n	800b74a <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800b732:	4b0d      	ldr	r3, [pc, #52]	@ (800b768 <OnJoinRequest+0xa0>)
 800b734:	2200      	movs	r2, #0
 800b736:	2100      	movs	r1, #0
 800b738:	2002      	movs	r0, #2
 800b73a:	f013 ffb9 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800b73e:	4b0b      	ldr	r3, [pc, #44]	@ (800b76c <OnJoinRequest+0xa4>)
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	2101      	movs	r1, #1
 800b744:	4618      	mov	r0, r3
 800b746:	f002 f96d 	bl	800da24 <LmHandlerJoin>
}
 800b74a:	bf00      	nop
 800b74c:	3708      	adds	r7, #8
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
 800b752:	bf00      	nop
 800b754:	200009f4 	.word	0x200009f4
 800b758:	08022ef8 	.word	0x08022ef8
 800b75c:	08022f10 	.word	0x08022f10
 800b760:	08022f30 	.word	0x08022f30
 800b764:	08022f50 	.word	0x08022f50
 800b768:	08022f6c 	.word	0x08022f6c
 800b76c:	2000001c 	.word	0x2000001c

0800b770 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800b770:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b772:	b093      	sub	sp, #76	@ 0x4c
 800b774:	af0c      	add	r7, sp, #48	@ 0x30
 800b776:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d056      	beq.n	800b82c <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	785b      	ldrb	r3, [r3, #1]
 800b782:	2b02      	cmp	r3, #2
 800b784:	d008      	beq.n	800b798 <OnBeaconStatusChange+0x28>
 800b786:	2b03      	cmp	r3, #3
 800b788:	d049      	beq.n	800b81e <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800b78a:	4b2a      	ldr	r3, [pc, #168]	@ (800b834 <OnBeaconStatusChange+0xc4>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	2100      	movs	r1, #0
 800b790:	2002      	movs	r0, #2
 800b792:	f013 ff8d 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b796:	e049      	b.n	800b82c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	7c1b      	ldrb	r3, [r3, #16]
 800b79c:	4618      	mov	r0, r3
 800b79e:	697b      	ldr	r3, [r7, #20]
 800b7a0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b7a4:	461c      	mov	r4, r3
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800b7ac:	461d      	mov	r5, r3
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	68db      	ldr	r3, [r3, #12]
 800b7b2:	697a      	ldr	r2, [r7, #20]
 800b7b4:	6852      	ldr	r2, [r2, #4]
 800b7b6:	6979      	ldr	r1, [r7, #20]
 800b7b8:	7d49      	ldrb	r1, [r1, #21]
 800b7ba:	460e      	mov	r6, r1
 800b7bc:	6979      	ldr	r1, [r7, #20]
 800b7be:	7d89      	ldrb	r1, [r1, #22]
 800b7c0:	6139      	str	r1, [r7, #16]
 800b7c2:	6979      	ldr	r1, [r7, #20]
 800b7c4:	7dc9      	ldrb	r1, [r1, #23]
 800b7c6:	60f9      	str	r1, [r7, #12]
 800b7c8:	6979      	ldr	r1, [r7, #20]
 800b7ca:	7e09      	ldrb	r1, [r1, #24]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	6979      	ldr	r1, [r7, #20]
 800b7d0:	7e49      	ldrb	r1, [r1, #25]
 800b7d2:	6079      	str	r1, [r7, #4]
 800b7d4:	6979      	ldr	r1, [r7, #20]
 800b7d6:	7e89      	ldrb	r1, [r1, #26]
 800b7d8:	6039      	str	r1, [r7, #0]
 800b7da:	6979      	ldr	r1, [r7, #20]
 800b7dc:	7ec9      	ldrb	r1, [r1, #27]
 800b7de:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b7e0:	f8d7 c000 	ldr.w	ip, [r7]
 800b7e4:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800b7e8:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b7ec:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800b7f0:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800b7f4:	f8cd c020 	str.w	ip, [sp, #32]
 800b7f8:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800b7fc:	f8cd c01c 	str.w	ip, [sp, #28]
 800b800:	6939      	ldr	r1, [r7, #16]
 800b802:	9106      	str	r1, [sp, #24]
 800b804:	9605      	str	r6, [sp, #20]
 800b806:	9204      	str	r2, [sp, #16]
 800b808:	9303      	str	r3, [sp, #12]
 800b80a:	9502      	str	r5, [sp, #8]
 800b80c:	9401      	str	r4, [sp, #4]
 800b80e:	9000      	str	r0, [sp, #0]
 800b810:	4b09      	ldr	r3, [pc, #36]	@ (800b838 <OnBeaconStatusChange+0xc8>)
 800b812:	2200      	movs	r2, #0
 800b814:	2100      	movs	r1, #0
 800b816:	2002      	movs	r0, #2
 800b818:	f013 ff4a 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800b81c:	e006      	b.n	800b82c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800b81e:	4b07      	ldr	r3, [pc, #28]	@ (800b83c <OnBeaconStatusChange+0xcc>)
 800b820:	2200      	movs	r2, #0
 800b822:	2100      	movs	r1, #0
 800b824:	2002      	movs	r0, #2
 800b826:	f013 ff43 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800b82a:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800b82c:	bf00      	nop
 800b82e:	371c      	adds	r7, #28
 800b830:	46bd      	mov	sp, r7
 800b832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b834:	08022f90 	.word	0x08022f90
 800b838:	08022fa8 	.word	0x08022fa8
 800b83c:	0802301c 	.word	0x0802301c

0800b840 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800b840:	b480      	push	{r7}
 800b842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800b844:	bf00      	nop
 800b846:	46bd      	mov	sp, r7
 800b848:	bc80      	pop	{r7}
 800b84a:	4770      	bx	lr

0800b84c <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b084      	sub	sp, #16
 800b850:	af02      	add	r7, sp, #8
 800b852:	4603      	mov	r3, r0
 800b854:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b856:	79fb      	ldrb	r3, [r7, #7]
 800b858:	4a06      	ldr	r2, [pc, #24]	@ (800b874 <OnClassChange+0x28>)
 800b85a:	5cd3      	ldrb	r3, [r2, r3]
 800b85c:	9300      	str	r3, [sp, #0]
 800b85e:	4b06      	ldr	r3, [pc, #24]	@ (800b878 <OnClassChange+0x2c>)
 800b860:	2200      	movs	r2, #0
 800b862:	2100      	movs	r1, #0
 800b864:	2002      	movs	r0, #2
 800b866:	f013 ff23 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800b86a:	bf00      	nop
 800b86c:	3708      	adds	r7, #8
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}
 800b872:	bf00      	nop
 800b874:	08023058 	.word	0x08023058
 800b878:	0802303c 	.word	0x0802303c

0800b87c <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800b880:	2100      	movs	r1, #0
 800b882:	2001      	movs	r0, #1
 800b884:	f013 fbe6 	bl	801f054 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800b888:	bf00      	nop
 800b88a:	bd80      	pop	{r7, pc}

0800b88c <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800b894:	4a0c      	ldr	r2, [pc, #48]	@ (800b8c8 <OnTxPeriodicityChanged+0x3c>)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800b89a:	4b0b      	ldr	r3, [pc, #44]	@ (800b8c8 <OnTxPeriodicityChanged+0x3c>)
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d102      	bne.n	800b8a8 <OnTxPeriodicityChanged+0x1c>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800b8a2:	4b09      	ldr	r3, [pc, #36]	@ (800b8c8 <OnTxPeriodicityChanged+0x3c>)
 800b8a4:	4a09      	ldr	r2, [pc, #36]	@ (800b8cc <OnTxPeriodicityChanged+0x40>)
 800b8a6:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800b8a8:	4809      	ldr	r0, [pc, #36]	@ (800b8d0 <OnTxPeriodicityChanged+0x44>)
 800b8aa:	f013 fcf7 	bl	801f29c <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800b8ae:	4b06      	ldr	r3, [pc, #24]	@ (800b8c8 <OnTxPeriodicityChanged+0x3c>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	4806      	ldr	r0, [pc, #24]	@ (800b8d0 <OnTxPeriodicityChanged+0x44>)
 800b8b6:	f013 fd61 	bl	801f37c <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800b8ba:	4805      	ldr	r0, [pc, #20]	@ (800b8d0 <OnTxPeriodicityChanged+0x44>)
 800b8bc:	f013 fc80 	bl	801f1c0 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800b8c0:	bf00      	nop
 800b8c2:	3708      	adds	r7, #8
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}
 800b8c8:	20000084 	.word	0x20000084
 800b8cc:	000927c0 	.word	0x000927c0
 800b8d0:	200008a0 	.word	0x200008a0

0800b8d4 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b083      	sub	sp, #12
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	4603      	mov	r3, r0
 800b8dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800b8de:	4a04      	ldr	r2, [pc, #16]	@ (800b8f0 <OnTxFrameCtrlChanged+0x1c>)
 800b8e0:	79fb      	ldrb	r3, [r7, #7]
 800b8e2:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800b8e4:	bf00      	nop
 800b8e6:	370c      	adds	r7, #12
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bc80      	pop	{r7}
 800b8ec:	4770      	bx	lr
 800b8ee:	bf00      	nop
 800b8f0:	2000006c 	.word	0x2000006c

0800b8f4 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800b8fe:	4a04      	ldr	r2, [pc, #16]	@ (800b910 <OnPingSlotPeriodicityChanged+0x1c>)
 800b900:	79fb      	ldrb	r3, [r7, #7]
 800b902:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800b904:	bf00      	nop
 800b906:	370c      	adds	r7, #12
 800b908:	46bd      	mov	sp, r7
 800b90a:	bc80      	pop	{r7}
 800b90c:	4770      	bx	lr
 800b90e:	bf00      	nop
 800b910:	2000006c 	.word	0x2000006c

0800b914 <OnSystemReset>:

static void OnSystemReset(void)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800b918:	f002 fe73 	bl	800e602 <LmHandlerHalt>
 800b91c:	4603      	mov	r3, r0
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d106      	bne.n	800b930 <OnSystemReset+0x1c>
 800b922:	f002 f923 	bl	800db6c <LmHandlerJoinStatus>
 800b926:	4603      	mov	r3, r0
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d101      	bne.n	800b930 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800b92c:	f7fe ffdc 	bl	800a8e8 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800b930:	bf00      	nop
 800b932:	bd80      	pop	{r7, pc}

0800b934 <StopJoin>:

static void StopJoin(void)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800b938:	4817      	ldr	r0, [pc, #92]	@ (800b998 <StopJoin+0x64>)
 800b93a:	f013 fcaf 	bl	801f29c <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800b93e:	f002 fe53 	bl	800e5e8 <LmHandlerStop>
 800b942:	4603      	mov	r3, r0
 800b944:	2b00      	cmp	r3, #0
 800b946:	d006      	beq.n	800b956 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800b948:	4b14      	ldr	r3, [pc, #80]	@ (800b99c <StopJoin+0x68>)
 800b94a:	2200      	movs	r2, #0
 800b94c:	2100      	movs	r1, #0
 800b94e:	2002      	movs	r0, #2
 800b950:	f013 feae 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
 800b954:	e01a      	b.n	800b98c <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800b956:	4b12      	ldr	r3, [pc, #72]	@ (800b9a0 <StopJoin+0x6c>)
 800b958:	2200      	movs	r2, #0
 800b95a:	2100      	movs	r1, #0
 800b95c:	2002      	movs	r0, #2
 800b95e:	f013 fea7 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800b962:	4b10      	ldr	r3, [pc, #64]	@ (800b9a4 <StopJoin+0x70>)
 800b964:	2201      	movs	r2, #1
 800b966:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800b968:	4b0f      	ldr	r3, [pc, #60]	@ (800b9a8 <StopJoin+0x74>)
 800b96a:	2200      	movs	r2, #0
 800b96c:	2100      	movs	r1, #0
 800b96e:	2002      	movs	r0, #2
 800b970:	f013 fe9e 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800b974:	480d      	ldr	r0, [pc, #52]	@ (800b9ac <StopJoin+0x78>)
 800b976:	f001 ff15 	bl	800d7a4 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800b97a:	4b0a      	ldr	r3, [pc, #40]	@ (800b9a4 <StopJoin+0x70>)
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	2101      	movs	r1, #1
 800b980:	4618      	mov	r0, r3
 800b982:	f002 f84f 	bl	800da24 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800b986:	4804      	ldr	r0, [pc, #16]	@ (800b998 <StopJoin+0x64>)
 800b988:	f013 fc1a 	bl	801f1c0 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800b98c:	4808      	ldr	r0, [pc, #32]	@ (800b9b0 <StopJoin+0x7c>)
 800b98e:	f013 fc17 	bl	801f1c0 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800b992:	bf00      	nop
 800b994:	bd80      	pop	{r7, pc}
 800b996:	bf00      	nop
 800b998:	200008a0 	.word	0x200008a0
 800b99c:	0802305c 	.word	0x0802305c
 800b9a0:	0802307c 	.word	0x0802307c
 800b9a4:	2000001c 	.word	0x2000001c
 800b9a8:	08023090 	.word	0x08023090
 800b9ac:	2000006c 	.word	0x2000006c
 800b9b0:	200008b8 	.word	0x200008b8

0800b9b4 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b082      	sub	sp, #8
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800b9bc:	4b05      	ldr	r3, [pc, #20]	@ (800b9d4 <OnStopJoinTimerEvent+0x20>)
 800b9be:	781b      	ldrb	r3, [r3, #0]
 800b9c0:	2b02      	cmp	r3, #2
 800b9c2:	d103      	bne.n	800b9cc <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800b9c4:	2100      	movs	r1, #0
 800b9c6:	2008      	movs	r0, #8
 800b9c8:	f013 fb44 	bl	801f054 <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800b9cc:	bf00      	nop
 800b9ce:	3708      	adds	r7, #8
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}
 800b9d4:	2000001c 	.word	0x2000001c

0800b9d8 <StoreContext>:

static void StoreContext(void)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b082      	sub	sp, #8
 800b9dc:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800b9de:	23ff      	movs	r3, #255	@ 0xff
 800b9e0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800b9e2:	f002 fe43 	bl	800e66c <LmHandlerNvmDataStore>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800b9ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b9ee:	f113 0f08 	cmn.w	r3, #8
 800b9f2:	d106      	bne.n	800ba02 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800b9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800ba20 <StoreContext+0x48>)
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	2100      	movs	r1, #0
 800b9fa:	2002      	movs	r0, #2
 800b9fc:	f013 fe58 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800ba00:	e00a      	b.n	800ba18 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800ba02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ba06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba0a:	d105      	bne.n	800ba18 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800ba0c:	4b05      	ldr	r3, [pc, #20]	@ (800ba24 <StoreContext+0x4c>)
 800ba0e:	2200      	movs	r2, #0
 800ba10:	2100      	movs	r1, #0
 800ba12:	2002      	movs	r0, #2
 800ba14:	f013 fe4c 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba18:	bf00      	nop
 800ba1a:	3708      	adds	r7, #8
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}
 800ba20:	080230b0 	.word	0x080230b0
 800ba24:	080230c8 	.word	0x080230c8

0800ba28 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	4603      	mov	r3, r0
 800ba30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800ba32:	79fb      	ldrb	r3, [r7, #7]
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	d106      	bne.n	800ba46 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800ba38:	4b08      	ldr	r3, [pc, #32]	@ (800ba5c <OnNvmDataChange+0x34>)
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	2100      	movs	r1, #0
 800ba3e:	2002      	movs	r0, #2
 800ba40:	f013 fe36 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800ba44:	e005      	b.n	800ba52 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800ba46:	4b06      	ldr	r3, [pc, #24]	@ (800ba60 <OnNvmDataChange+0x38>)
 800ba48:	2200      	movs	r2, #0
 800ba4a:	2100      	movs	r1, #0
 800ba4c:	2002      	movs	r0, #2
 800ba4e:	f013 fe2f 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba52:	bf00      	nop
 800ba54:	3708      	adds	r7, #8
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}
 800ba5a:	bf00      	nop
 800ba5c:	080230e0 	.word	0x080230e0
 800ba60:	080230f4 	.word	0x080230f4

0800ba64 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b082      	sub	sp, #8
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800ba6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800ba72:	4807      	ldr	r0, [pc, #28]	@ (800ba90 <OnStoreContextRequest+0x2c>)
 800ba74:	f7f5 fe66 	bl	8001744 <FLASH_IF_Erase>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d104      	bne.n	800ba88 <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800ba7e:	683a      	ldr	r2, [r7, #0]
 800ba80:	6879      	ldr	r1, [r7, #4]
 800ba82:	4803      	ldr	r0, [pc, #12]	@ (800ba90 <OnStoreContextRequest+0x2c>)
 800ba84:	f7f5 fe0e 	bl	80016a4 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800ba88:	bf00      	nop
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	0803f000 	.word	0x0803f000

0800ba94 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800ba9e:	683a      	ldr	r2, [r7, #0]
 800baa0:	4903      	ldr	r1, [pc, #12]	@ (800bab0 <OnRestoreContextRequest+0x1c>)
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f7f5 fe26 	bl	80016f4 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800baa8:	bf00      	nop
 800baaa:	3708      	adds	r7, #8
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}
 800bab0:	0803f000 	.word	0x0803f000

0800bab4 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800bab8:	4b1b      	ldr	r3, [pc, #108]	@ (800bb28 <LoraInfo_Init+0x74>)
 800baba:	2200      	movs	r2, #0
 800babc:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800babe:	4b1a      	ldr	r3, [pc, #104]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bac0:	2200      	movs	r2, #0
 800bac2:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800bac4:	4b18      	ldr	r3, [pc, #96]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bac6:	2200      	movs	r2, #0
 800bac8:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800baca:	4b17      	ldr	r3, [pc, #92]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bacc:	2200      	movs	r2, #0
 800bace:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800bad0:	4b15      	ldr	r3, [pc, #84]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	f043 0302 	orr.w	r3, r3, #2
 800bad8:	4a13      	ldr	r2, [pc, #76]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bada:	6053      	str	r3, [r2, #4]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800badc:	4b12      	ldr	r3, [pc, #72]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bade:	685b      	ldr	r3, [r3, #4]
 800bae0:	f043 0320 	orr.w	r3, r3, #32
 800bae4:	4a10      	ldr	r2, [pc, #64]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bae6:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800bae8:	4b0f      	ldr	r3, [pc, #60]	@ (800bb28 <LoraInfo_Init+0x74>)
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800baf0:	4a0d      	ldr	r2, [pc, #52]	@ (800bb28 <LoraInfo_Init+0x74>)
 800baf2:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800baf4:	4b0c      	ldr	r3, [pc, #48]	@ (800bb28 <LoraInfo_Init+0x74>)
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d10d      	bne.n	800bb18 <LoraInfo_Init+0x64>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800bafc:	4b0b      	ldr	r3, [pc, #44]	@ (800bb2c <LoraInfo_Init+0x78>)
 800bafe:	2200      	movs	r2, #0
 800bb00:	2100      	movs	r1, #0
 800bb02:	2000      	movs	r0, #0
 800bb04:	f013 fdd4 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800bb08:	bf00      	nop
 800bb0a:	f013 fdbf 	bl	801f68c <UTIL_ADV_TRACE_IsBufferEmpty>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	d1fa      	bne.n	800bb0a <LoraInfo_Init+0x56>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800bb14:	bf00      	nop
 800bb16:	e7fd      	b.n	800bb14 <LoraInfo_Init+0x60>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800bb18:	4b03      	ldr	r3, [pc, #12]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800bb1e:	4b02      	ldr	r3, [pc, #8]	@ (800bb28 <LoraInfo_Init+0x74>)
 800bb20:	2201      	movs	r2, #1
 800bb22:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800bb24:	bf00      	nop
 800bb26:	bd80      	pop	{r7, pc}
 800bb28:	20000a0c 	.word	0x20000a0c
 800bb2c:	08023108 	.word	0x08023108

0800bb30 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800bb30:	b480      	push	{r7}
 800bb32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800bb34:	4b02      	ldr	r3, [pc, #8]	@ (800bb40 <LoraInfo_GetPtr+0x10>)
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bc80      	pop	{r7}
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	20000a0c 	.word	0x20000a0c

0800bb44 <ParseOBISFloat>:
  * @param  marker OBIS marker string (e.g., "1.8.0(")
  * @param  result pointer to store the parsed float value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISFloat(char *buffer, const char *marker, float *result)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b092      	sub	sp, #72	@ 0x48
 800bb48:	af02      	add	r7, sp, #8
 800bb4a:	60f8      	str	r0, [r7, #12]
 800bb4c:	60b9      	str	r1, [r7, #8]
 800bb4e:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bb50:	68b9      	ldr	r1, [r7, #8]
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	f014 ffe2 	bl	8020b1c <strstr>
 800bb58:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d101      	bne.n	800bb64 <ParseOBISFloat+0x20>
  {
    return false;
 800bb60:	2300      	movs	r3, #0
 800bb62:	e062      	b.n	800bc2a <ParseOBISFloat+0xe6>
  }

  pos += strlen(marker);
 800bb64:	68b8      	ldr	r0, [r7, #8]
 800bb66:	f7f4 fb0b 	bl	8000180 <strlen>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb6e:	4413      	add	r3, r2
 800bb70:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bb72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bb76:	e016      	b.n	800bba6 <ParseOBISFloat+0x62>
  {
    if ((*end_pos >= '0' && *end_pos <= '9') || *end_pos == '.' || *end_pos == '-' || *end_pos == '+')
 800bb78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb7a:	781b      	ldrb	r3, [r3, #0]
 800bb7c:	2b2f      	cmp	r3, #47	@ 0x2f
 800bb7e:	d903      	bls.n	800bb88 <ParseOBISFloat+0x44>
 800bb80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb82:	781b      	ldrb	r3, [r3, #0]
 800bb84:	2b39      	cmp	r3, #57	@ 0x39
 800bb86:	d90b      	bls.n	800bba0 <ParseOBISFloat+0x5c>
 800bb88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb8a:	781b      	ldrb	r3, [r3, #0]
 800bb8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb8e:	d007      	beq.n	800bba0 <ParseOBISFloat+0x5c>
 800bb90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb96:	d003      	beq.n	800bba0 <ParseOBISFloat+0x5c>
 800bb98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	2b2b      	cmp	r3, #43	@ 0x2b
 800bb9e:	d10e      	bne.n	800bbbe <ParseOBISFloat+0x7a>
    {
      end_pos++;
 800bba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bba2:	3301      	adds	r3, #1
 800bba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bba8:	781b      	ldrb	r3, [r3, #0]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d007      	beq.n	800bbbe <ParseOBISFloat+0x7a>
 800bbae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbb0:	781b      	ldrb	r3, [r3, #0]
 800bbb2:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbb4:	d003      	beq.n	800bbbe <ParseOBISFloat+0x7a>
 800bbb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	2b29      	cmp	r3, #41	@ 0x29
 800bbbc:	d1dc      	bne.n	800bb78 <ParseOBISFloat+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bbbe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bbc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	d101      	bne.n	800bbca <ParseOBISFloat+0x86>
  {
    return false;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	e02f      	b.n	800bc2a <ParseOBISFloat+0xe6>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bbca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bbcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbce:	1ad3      	subs	r3, r2, r3
 800bbd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bbd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd4:	2b1f      	cmp	r3, #31
 800bbd6:	d901      	bls.n	800bbdc <ParseOBISFloat+0x98>
  {
    len = sizeof(temp_buffer) - 1;
 800bbd8:	231f      	movs	r3, #31
 800bbda:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bbdc:	f107 0314 	add.w	r3, r7, #20
 800bbe0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bbe2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f014 ff86 	bl	8020af6 <strncpy>
  temp_buffer[len] = '\0';
 800bbea:	f107 0214 	add.w	r2, r7, #20
 800bbee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf0:	4413      	add	r3, r2
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	701a      	strb	r2, [r3, #0]

  *result = (float)atof(temp_buffer);
 800bbf6:	f107 0314 	add.w	r3, r7, #20
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	f013 ffd0 	bl	801fba0 <atof>
 800bc00:	4602      	mov	r2, r0
 800bc02:	460b      	mov	r3, r1
 800bc04:	4610      	mov	r0, r2
 800bc06:	4619      	mov	r1, r3
 800bc08:	f7f4 ffb0 	bl	8000b6c <__aeabi_d2f>
 800bc0c:	4602      	mov	r2, r0
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISFloat('%s') -> '%s'\r\n", marker, temp_buffer);
 800bc12:	f107 0314 	add.w	r3, r7, #20
 800bc16:	9301      	str	r3, [sp, #4]
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	9300      	str	r3, [sp, #0]
 800bc1c:	4b05      	ldr	r3, [pc, #20]	@ (800bc34 <ParseOBISFloat+0xf0>)
 800bc1e:	2201      	movs	r2, #1
 800bc20:	2100      	movs	r1, #0
 800bc22:	2002      	movs	r0, #2
 800bc24:	f013 fd44 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800bc28:	2301      	movs	r3, #1
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3740      	adds	r7, #64	@ 0x40
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
 800bc32:	bf00      	nop
 800bc34:	08023158 	.word	0x08023158

0800bc38 <ParseOBISUint32>:
  * @param  marker OBIS marker string (e.g., "C.1.0(")
  * @param  result pointer to store the parsed uint32 value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISUint32(char *buffer, const char *marker, uint32_t *result)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b094      	sub	sp, #80	@ 0x50
 800bc3c:	af04      	add	r7, sp, #16
 800bc3e:	60f8      	str	r0, [r7, #12]
 800bc40:	60b9      	str	r1, [r7, #8]
 800bc42:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800bc44:	68b9      	ldr	r1, [r7, #8]
 800bc46:	68f8      	ldr	r0, [r7, #12]
 800bc48:	f014 ff68 	bl	8020b1c <strstr>
 800bc4c:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800bc4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d101      	bne.n	800bc58 <ParseOBISUint32+0x20>
  {
    return false;
 800bc54:	2300      	movs	r3, #0
 800bc56:	e054      	b.n	800bd02 <ParseOBISUint32+0xca>
  }

  pos += strlen(marker);
 800bc58:	68b8      	ldr	r0, [r7, #8]
 800bc5a:	f7f4 fa91 	bl	8000180 <strlen>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc62:	4413      	add	r3, r2
 800bc64:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800bc66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bc6a:	e00a      	b.n	800bc82 <ParseOBISUint32+0x4a>
  {
    if (*end_pos >= '0' && *end_pos <= '9')
 800bc6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc6e:	781b      	ldrb	r3, [r3, #0]
 800bc70:	2b2f      	cmp	r3, #47	@ 0x2f
 800bc72:	d912      	bls.n	800bc9a <ParseOBISUint32+0x62>
 800bc74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc76:	781b      	ldrb	r3, [r3, #0]
 800bc78:	2b39      	cmp	r3, #57	@ 0x39
 800bc7a:	d80e      	bhi.n	800bc9a <ParseOBISUint32+0x62>
    {
      end_pos++;
 800bc7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc7e:	3301      	adds	r3, #1
 800bc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800bc82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d007      	beq.n	800bc9a <ParseOBISUint32+0x62>
 800bc8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc90:	d003      	beq.n	800bc9a <ParseOBISUint32+0x62>
 800bc92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	2b29      	cmp	r3, #41	@ 0x29
 800bc98:	d1e8      	bne.n	800bc6c <ParseOBISUint32+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800bc9a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc9e:	429a      	cmp	r2, r3
 800bca0:	d101      	bne.n	800bca6 <ParseOBISUint32+0x6e>
  {
    return false;
 800bca2:	2300      	movs	r3, #0
 800bca4:	e02d      	b.n	800bd02 <ParseOBISUint32+0xca>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800bca6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcaa:	1ad3      	subs	r3, r2, r3
 800bcac:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800bcae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb0:	2b1f      	cmp	r3, #31
 800bcb2:	d901      	bls.n	800bcb8 <ParseOBISUint32+0x80>
  {
    len = sizeof(temp_buffer) - 1;
 800bcb4:	231f      	movs	r3, #31
 800bcb6:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800bcb8:	f107 0314 	add.w	r3, r7, #20
 800bcbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bcbe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f014 ff18 	bl	8020af6 <strncpy>
  temp_buffer[len] = '\0';
 800bcc6:	f107 0214 	add.w	r2, r7, #20
 800bcca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bccc:	4413      	add	r3, r2
 800bcce:	2200      	movs	r2, #0
 800bcd0:	701a      	strb	r2, [r3, #0]

  *result = (uint32_t)atol(temp_buffer);
 800bcd2:	f107 0314 	add.w	r3, r7, #20
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f013 ff65 	bl	801fba6 <atol>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	461a      	mov	r2, r3
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISUint32('%s') -> '%s' = %u\r\n", marker, temp_buffer, (unsigned int)*result);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	9302      	str	r3, [sp, #8]
 800bcea:	f107 0314 	add.w	r3, r7, #20
 800bcee:	9301      	str	r3, [sp, #4]
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	9300      	str	r3, [sp, #0]
 800bcf4:	4b05      	ldr	r3, [pc, #20]	@ (800bd0c <ParseOBISUint32+0xd4>)
 800bcf6:	2201      	movs	r2, #1
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	2002      	movs	r0, #2
 800bcfc:	f013 fcd8 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800bd00:	2301      	movs	r3, #1
}
 800bd02:	4618      	mov	r0, r3
 800bd04:	3740      	adds	r7, #64	@ 0x40
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	08023180 	.word	0x08023180

0800bd10 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800bd14:	f7f7 fc11 	bl	800353a <BSP_RADIO_Init>
 800bd18:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	bd80      	pop	{r7, pc}

0800bd1e <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800bd1e:	b580      	push	{r7, lr}
 800bd20:	b082      	sub	sp, #8
 800bd22:	af00      	add	r7, sp, #0
 800bd24:	4603      	mov	r3, r0
 800bd26:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800bd28:	79fb      	ldrb	r3, [r7, #7]
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f7f7 fc36 	bl	800359c <BSP_RADIO_ConfigRFSwitch>
 800bd30:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bd32:	4618      	mov	r0, r3
 800bd34:	3708      	adds	r7, #8
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}

0800bd3a <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800bd3a:	b580      	push	{r7, lr}
 800bd3c:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800bd3e:	f7f7 fc7b 	bl	8003638 <BSP_RADIO_GetTxConfig>
 800bd42:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	bd80      	pop	{r7, pc}

0800bd48 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800bd4c:	f7f7 fc7b 	bl	8003646 <BSP_RADIO_IsTCXO>
 800bd50:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	bd80      	pop	{r7, pc}

0800bd56 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800bd56:	b580      	push	{r7, lr}
 800bd58:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800bd5a:	f7f7 fc7b 	bl	8003654 <BSP_RADIO_IsDCDC>
 800bd5e:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800bd60:	4618      	mov	r0, r3
 800bd62:	bd80      	pop	{r7, pc}

0800bd64 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800bd6e:	79fb      	ldrb	r3, [r7, #7]
 800bd70:	4618      	mov	r0, r3
 800bd72:	f7f7 fc76 	bl	8003662 <BSP_RADIO_GetRFOMaxPowerConfig>
 800bd76:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	3708      	adds	r7, #8
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b082      	sub	sp, #8
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	33f1      	adds	r3, #241	@ 0xf1
 800bd8c:	2210      	movs	r2, #16
 800bd8e:	2100      	movs	r1, #0
 800bd90:	4618      	mov	r0, r3
 800bd92:	f00f f90b 	bl	801afac <memset1>
    ctx->M_n = 0;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	2200      	movs	r2, #0
 800bd9a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	22f0      	movs	r2, #240	@ 0xf0
 800bda2:	2100      	movs	r1, #0
 800bda4:	4618      	mov	r0, r3
 800bda6:	f00f f901 	bl	801afac <memset1>
}
 800bdaa:	bf00      	nop
 800bdac:	3708      	adds	r7, #8
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}

0800bdb2 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800bdb2:	b580      	push	{r7, lr}
 800bdb4:	b082      	sub	sp, #8
 800bdb6:	af00      	add	r7, sp, #0
 800bdb8:	6078      	str	r0, [r7, #4]
 800bdba:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	2110      	movs	r1, #16
 800bdc2:	6838      	ldr	r0, [r7, #0]
 800bdc4:	f000 fe5c 	bl	800ca80 <lorawan_aes_set_key>
}
 800bdc8:	bf00      	nop
 800bdca:	3708      	adds	r7, #8
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}

0800bdd0 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b08c      	sub	sp, #48	@ 0x30
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	60f8      	str	r0, [r7, #12]
 800bdd8:	60b9      	str	r1, [r7, #8]
 800bdda:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	f000 80a1 	beq.w	800bf2a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800bdee:	f1c3 0310 	rsb	r3, r3, #16
 800bdf2:	687a      	ldr	r2, [r7, #4]
 800bdf4:	4293      	cmp	r3, r2
 800bdf6:	bf28      	it	cs
 800bdf8:	4613      	movcs	r3, r2
 800bdfa:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be08:	4413      	add	r3, r2
 800be0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be0c:	b292      	uxth	r2, r2
 800be0e:	68b9      	ldr	r1, [r7, #8]
 800be10:	4618      	mov	r0, r3
 800be12:	f00f f890 	bl	801af36 <memcpy1>
        ctx->M_n += mlen;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800be1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1e:	441a      	add	r2, r3
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800be2c:	2b0f      	cmp	r3, #15
 800be2e:	f240 808d 	bls.w	800bf4c <AES_CMAC_Update+0x17c>
 800be32:	687a      	ldr	r2, [r7, #4]
 800be34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be36:	429a      	cmp	r2, r3
 800be38:	f000 8088 	beq.w	800bf4c <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800be3c:	2300      	movs	r3, #0
 800be3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be40:	e015      	b.n	800be6e <AES_CMAC_Update+0x9e>
 800be42:	68fa      	ldr	r2, [r7, #12]
 800be44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be46:	4413      	add	r3, r2
 800be48:	33f1      	adds	r3, #241	@ 0xf1
 800be4a:	781a      	ldrb	r2, [r3, #0]
 800be4c:	68f9      	ldr	r1, [r7, #12]
 800be4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be50:	440b      	add	r3, r1
 800be52:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	4053      	eors	r3, r2
 800be5a:	b2d9      	uxtb	r1, r3
 800be5c:	68fa      	ldr	r2, [r7, #12]
 800be5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be60:	4413      	add	r3, r2
 800be62:	33f1      	adds	r3, #241	@ 0xf1
 800be64:	460a      	mov	r2, r1
 800be66:	701a      	strb	r2, [r3, #0]
 800be68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be6a:	3301      	adds	r3, #1
 800be6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be70:	2b0f      	cmp	r3, #15
 800be72:	dde6      	ble.n	800be42 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800be7a:	f107 0314 	add.w	r3, r7, #20
 800be7e:	2210      	movs	r2, #16
 800be80:	4618      	mov	r0, r3
 800be82:	f00f f858 	bl	801af36 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	f107 0114 	add.w	r1, r7, #20
 800be8c:	f107 0314 	add.w	r3, r7, #20
 800be90:	4618      	mov	r0, r3
 800be92:	f000 fed3 	bl	800cc3c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	33f1      	adds	r3, #241	@ 0xf1
 800be9a:	f107 0114 	add.w	r1, r7, #20
 800be9e:	2210      	movs	r2, #16
 800bea0:	4618      	mov	r0, r3
 800bea2:	f00f f848 	bl	801af36 <memcpy1>

        data += mlen;
 800bea6:	68ba      	ldr	r2, [r7, #8]
 800bea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beaa:	4413      	add	r3, r2
 800beac:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800beae:	687a      	ldr	r2, [r7, #4]
 800beb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb2:	1ad3      	subs	r3, r2, r3
 800beb4:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800beb6:	e038      	b.n	800bf2a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800beb8:	2300      	movs	r3, #0
 800beba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bebc:	e013      	b.n	800bee6 <AES_CMAC_Update+0x116>
 800bebe:	68fa      	ldr	r2, [r7, #12]
 800bec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bec2:	4413      	add	r3, r2
 800bec4:	33f1      	adds	r3, #241	@ 0xf1
 800bec6:	781a      	ldrb	r2, [r3, #0]
 800bec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beca:	68b9      	ldr	r1, [r7, #8]
 800becc:	440b      	add	r3, r1
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	4053      	eors	r3, r2
 800bed2:	b2d9      	uxtb	r1, r3
 800bed4:	68fa      	ldr	r2, [r7, #12]
 800bed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed8:	4413      	add	r3, r2
 800beda:	33f1      	adds	r3, #241	@ 0xf1
 800bedc:	460a      	mov	r2, r1
 800bede:	701a      	strb	r2, [r3, #0]
 800bee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee2:	3301      	adds	r3, #1
 800bee4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee8:	2b0f      	cmp	r3, #15
 800beea:	dde8      	ble.n	800bebe <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800bef2:	f107 0314 	add.w	r3, r7, #20
 800bef6:	2210      	movs	r2, #16
 800bef8:	4618      	mov	r0, r3
 800befa:	f00f f81c 	bl	801af36 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800befe:	68fa      	ldr	r2, [r7, #12]
 800bf00:	f107 0114 	add.w	r1, r7, #20
 800bf04:	f107 0314 	add.w	r3, r7, #20
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 fe97 	bl	800cc3c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	33f1      	adds	r3, #241	@ 0xf1
 800bf12:	f107 0114 	add.w	r1, r7, #20
 800bf16:	2210      	movs	r2, #16
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f00f f80c 	bl	801af36 <memcpy1>

        data += 16;
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	3310      	adds	r3, #16
 800bf22:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	3b10      	subs	r3, #16
 800bf28:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b10      	cmp	r3, #16
 800bf2e:	d8c3      	bhi.n	800beb8 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	b292      	uxth	r2, r2
 800bf3a:	68b9      	ldr	r1, [r7, #8]
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	f00e fffa 	bl	801af36 <memcpy1>
    ctx->M_n = len;
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	687a      	ldr	r2, [r7, #4]
 800bf46:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800bf4a:	e000      	b.n	800bf4e <AES_CMAC_Update+0x17e>
            return;
 800bf4c:	bf00      	nop
}
 800bf4e:	3730      	adds	r7, #48	@ 0x30
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b092      	sub	sp, #72	@ 0x48
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	6078      	str	r0, [r7, #4]
 800bf5c:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800bf5e:	f107 031c 	add.w	r3, r7, #28
 800bf62:	2210      	movs	r2, #16
 800bf64:	2100      	movs	r1, #0
 800bf66:	4618      	mov	r0, r3
 800bf68:	f00f f820 	bl	801afac <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800bf6c:	683a      	ldr	r2, [r7, #0]
 800bf6e:	f107 011c 	add.w	r1, r7, #28
 800bf72:	f107 031c 	add.w	r3, r7, #28
 800bf76:	4618      	mov	r0, r3
 800bf78:	f000 fe60 	bl	800cc3c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800bf7c:	7f3b      	ldrb	r3, [r7, #28]
 800bf7e:	b25b      	sxtb	r3, r3
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	da30      	bge.n	800bfe6 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800bf84:	2300      	movs	r3, #0
 800bf86:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf88:	e01b      	b.n	800bfc2 <AES_CMAC_Final+0x6e>
 800bf8a:	f107 021c 	add.w	r2, r7, #28
 800bf8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf90:	4413      	add	r3, r2
 800bf92:	781b      	ldrb	r3, [r3, #0]
 800bf94:	005b      	lsls	r3, r3, #1
 800bf96:	b25a      	sxtb	r2, r3
 800bf98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	3348      	adds	r3, #72	@ 0x48
 800bf9e:	443b      	add	r3, r7
 800bfa0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800bfa4:	09db      	lsrs	r3, r3, #7
 800bfa6:	b2db      	uxtb	r3, r3
 800bfa8:	b25b      	sxtb	r3, r3
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	b25b      	sxtb	r3, r3
 800bfae:	b2d9      	uxtb	r1, r3
 800bfb0:	f107 021c 	add.w	r2, r7, #28
 800bfb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bfb6:	4413      	add	r3, r2
 800bfb8:	460a      	mov	r2, r1
 800bfba:	701a      	strb	r2, [r3, #0]
 800bfbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bfc4:	2b0e      	cmp	r3, #14
 800bfc6:	dde0      	ble.n	800bf8a <AES_CMAC_Final+0x36>
 800bfc8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bfcc:	005b      	lsls	r3, r3, #1
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800bfd4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bfd8:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800bfdc:	43db      	mvns	r3, r3
 800bfde:	b2db      	uxtb	r3, r3
 800bfe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfe4:	e027      	b.n	800c036 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	643b      	str	r3, [r7, #64]	@ 0x40
 800bfea:	e01b      	b.n	800c024 <AES_CMAC_Final+0xd0>
 800bfec:	f107 021c 	add.w	r2, r7, #28
 800bff0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bff2:	4413      	add	r3, r2
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	005b      	lsls	r3, r3, #1
 800bff8:	b25a      	sxtb	r2, r3
 800bffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bffc:	3301      	adds	r3, #1
 800bffe:	3348      	adds	r3, #72	@ 0x48
 800c000:	443b      	add	r3, r7
 800c002:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c006:	09db      	lsrs	r3, r3, #7
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	b25b      	sxtb	r3, r3
 800c00c:	4313      	orrs	r3, r2
 800c00e:	b25b      	sxtb	r3, r3
 800c010:	b2d9      	uxtb	r1, r3
 800c012:	f107 021c 	add.w	r2, r7, #28
 800c016:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c018:	4413      	add	r3, r2
 800c01a:	460a      	mov	r2, r1
 800c01c:	701a      	strb	r2, [r3, #0]
 800c01e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c020:	3301      	adds	r3, #1
 800c022:	643b      	str	r3, [r7, #64]	@ 0x40
 800c024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c026:	2b0e      	cmp	r3, #14
 800c028:	dde0      	ble.n	800bfec <AES_CMAC_Final+0x98>
 800c02a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c02e:	005b      	lsls	r3, r3, #1
 800c030:	b2db      	uxtb	r3, r3
 800c032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c03c:	2b10      	cmp	r3, #16
 800c03e:	d11d      	bne.n	800c07c <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800c040:	2300      	movs	r3, #0
 800c042:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c044:	e016      	b.n	800c074 <AES_CMAC_Final+0x120>
 800c046:	683a      	ldr	r2, [r7, #0]
 800c048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c04a:	4413      	add	r3, r2
 800c04c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c050:	781a      	ldrb	r2, [r3, #0]
 800c052:	f107 011c 	add.w	r1, r7, #28
 800c056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c058:	440b      	add	r3, r1
 800c05a:	781b      	ldrb	r3, [r3, #0]
 800c05c:	4053      	eors	r3, r2
 800c05e:	b2d9      	uxtb	r1, r3
 800c060:	683a      	ldr	r2, [r7, #0]
 800c062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c064:	4413      	add	r3, r2
 800c066:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c06a:	460a      	mov	r2, r1
 800c06c:	701a      	strb	r2, [r3, #0]
 800c06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c070:	3301      	adds	r3, #1
 800c072:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c076:	2b0f      	cmp	r3, #15
 800c078:	dde5      	ble.n	800c046 <AES_CMAC_Final+0xf2>
 800c07a:	e096      	b.n	800c1aa <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800c07c:	7f3b      	ldrb	r3, [r7, #28]
 800c07e:	b25b      	sxtb	r3, r3
 800c080:	2b00      	cmp	r3, #0
 800c082:	da30      	bge.n	800c0e6 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800c084:	2300      	movs	r3, #0
 800c086:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c088:	e01b      	b.n	800c0c2 <AES_CMAC_Final+0x16e>
 800c08a:	f107 021c 	add.w	r2, r7, #28
 800c08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c090:	4413      	add	r3, r2
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	005b      	lsls	r3, r3, #1
 800c096:	b25a      	sxtb	r2, r3
 800c098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c09a:	3301      	adds	r3, #1
 800c09c:	3348      	adds	r3, #72	@ 0x48
 800c09e:	443b      	add	r3, r7
 800c0a0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c0a4:	09db      	lsrs	r3, r3, #7
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	b25b      	sxtb	r3, r3
 800c0aa:	4313      	orrs	r3, r2
 800c0ac:	b25b      	sxtb	r3, r3
 800c0ae:	b2d9      	uxtb	r1, r3
 800c0b0:	f107 021c 	add.w	r2, r7, #28
 800c0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b6:	4413      	add	r3, r2
 800c0b8:	460a      	mov	r2, r1
 800c0ba:	701a      	strb	r2, [r3, #0]
 800c0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0be:	3301      	adds	r3, #1
 800c0c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c0c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0c4:	2b0e      	cmp	r3, #14
 800c0c6:	dde0      	ble.n	800c08a <AES_CMAC_Final+0x136>
 800c0c8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c0cc:	005b      	lsls	r3, r3, #1
 800c0ce:	b2db      	uxtb	r3, r3
 800c0d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800c0d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c0d8:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c0dc:	43db      	mvns	r3, r3
 800c0de:	b2db      	uxtb	r3, r3
 800c0e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0e4:	e027      	b.n	800c136 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0ea:	e01b      	b.n	800c124 <AES_CMAC_Final+0x1d0>
 800c0ec:	f107 021c 	add.w	r2, r7, #28
 800c0f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0f2:	4413      	add	r3, r2
 800c0f4:	781b      	ldrb	r3, [r3, #0]
 800c0f6:	005b      	lsls	r3, r3, #1
 800c0f8:	b25a      	sxtb	r2, r3
 800c0fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	3348      	adds	r3, #72	@ 0x48
 800c100:	443b      	add	r3, r7
 800c102:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c106:	09db      	lsrs	r3, r3, #7
 800c108:	b2db      	uxtb	r3, r3
 800c10a:	b25b      	sxtb	r3, r3
 800c10c:	4313      	orrs	r3, r2
 800c10e:	b25b      	sxtb	r3, r3
 800c110:	b2d9      	uxtb	r1, r3
 800c112:	f107 021c 	add.w	r2, r7, #28
 800c116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c118:	4413      	add	r3, r2
 800c11a:	460a      	mov	r2, r1
 800c11c:	701a      	strb	r2, [r3, #0]
 800c11e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c120:	3301      	adds	r3, #1
 800c122:	637b      	str	r3, [r7, #52]	@ 0x34
 800c124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c126:	2b0e      	cmp	r3, #14
 800c128:	dde0      	ble.n	800c0ec <AES_CMAC_Final+0x198>
 800c12a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c12e:	005b      	lsls	r3, r3, #1
 800c130:	b2db      	uxtb	r3, r3
 800c132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c13c:	683a      	ldr	r2, [r7, #0]
 800c13e:	4413      	add	r3, r2
 800c140:	2280      	movs	r2, #128	@ 0x80
 800c142:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c146:	e007      	b.n	800c158 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c14e:	683a      	ldr	r2, [r7, #0]
 800c150:	4413      	add	r3, r2
 800c152:	2200      	movs	r2, #0
 800c154:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c15e:	1c5a      	adds	r2, r3, #1
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c16c:	2b0f      	cmp	r3, #15
 800c16e:	d9eb      	bls.n	800c148 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800c170:	2300      	movs	r3, #0
 800c172:	633b      	str	r3, [r7, #48]	@ 0x30
 800c174:	e016      	b.n	800c1a4 <AES_CMAC_Final+0x250>
 800c176:	683a      	ldr	r2, [r7, #0]
 800c178:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c17a:	4413      	add	r3, r2
 800c17c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c180:	781a      	ldrb	r2, [r3, #0]
 800c182:	f107 011c 	add.w	r1, r7, #28
 800c186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c188:	440b      	add	r3, r1
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	4053      	eors	r3, r2
 800c18e:	b2d9      	uxtb	r1, r3
 800c190:	683a      	ldr	r2, [r7, #0]
 800c192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c194:	4413      	add	r3, r2
 800c196:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c19a:	460a      	mov	r2, r1
 800c19c:	701a      	strb	r2, [r3, #0]
 800c19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a6:	2b0f      	cmp	r3, #15
 800c1a8:	dde5      	ble.n	800c176 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c1ae:	e015      	b.n	800c1dc <AES_CMAC_Final+0x288>
 800c1b0:	683a      	ldr	r2, [r7, #0]
 800c1b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1b4:	4413      	add	r3, r2
 800c1b6:	33f1      	adds	r3, #241	@ 0xf1
 800c1b8:	781a      	ldrb	r2, [r3, #0]
 800c1ba:	6839      	ldr	r1, [r7, #0]
 800c1bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1be:	440b      	add	r3, r1
 800c1c0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	4053      	eors	r3, r2
 800c1c8:	b2d9      	uxtb	r1, r3
 800c1ca:	683a      	ldr	r2, [r7, #0]
 800c1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1ce:	4413      	add	r3, r2
 800c1d0:	33f1      	adds	r3, #241	@ 0xf1
 800c1d2:	460a      	mov	r2, r1
 800c1d4:	701a      	strb	r2, [r3, #0]
 800c1d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1d8:	3301      	adds	r3, #1
 800c1da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1de:	2b0f      	cmp	r3, #15
 800c1e0:	dde6      	ble.n	800c1b0 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c1e8:	f107 030c 	add.w	r3, r7, #12
 800c1ec:	2210      	movs	r2, #16
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f00e fea1 	bl	801af36 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	f107 030c 	add.w	r3, r7, #12
 800c1fa:	6879      	ldr	r1, [r7, #4]
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f000 fd1d 	bl	800cc3c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c202:	f107 031c 	add.w	r3, r7, #28
 800c206:	2210      	movs	r2, #16
 800c208:	2100      	movs	r1, #0
 800c20a:	4618      	mov	r0, r3
 800c20c:	f00e fece 	bl	801afac <memset1>
}
 800c210:	bf00      	nop
 800c212:	3748      	adds	r7, #72	@ 0x48
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}

0800c218 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c218:	b480      	push	{r7}
 800c21a:	b083      	sub	sp, #12
 800c21c:	af00      	add	r7, sp, #0
 800c21e:	6078      	str	r0, [r7, #4]
 800c220:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	781a      	ldrb	r2, [r3, #0]
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	3301      	adds	r3, #1
 800c22e:	683a      	ldr	r2, [r7, #0]
 800c230:	7852      	ldrb	r2, [r2, #1]
 800c232:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	3302      	adds	r3, #2
 800c238:	683a      	ldr	r2, [r7, #0]
 800c23a:	7892      	ldrb	r2, [r2, #2]
 800c23c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	3303      	adds	r3, #3
 800c242:	683a      	ldr	r2, [r7, #0]
 800c244:	78d2      	ldrb	r2, [r2, #3]
 800c246:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	3304      	adds	r3, #4
 800c24c:	683a      	ldr	r2, [r7, #0]
 800c24e:	7912      	ldrb	r2, [r2, #4]
 800c250:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	3305      	adds	r3, #5
 800c256:	683a      	ldr	r2, [r7, #0]
 800c258:	7952      	ldrb	r2, [r2, #5]
 800c25a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	3306      	adds	r3, #6
 800c260:	683a      	ldr	r2, [r7, #0]
 800c262:	7992      	ldrb	r2, [r2, #6]
 800c264:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	3307      	adds	r3, #7
 800c26a:	683a      	ldr	r2, [r7, #0]
 800c26c:	79d2      	ldrb	r2, [r2, #7]
 800c26e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	3308      	adds	r3, #8
 800c274:	683a      	ldr	r2, [r7, #0]
 800c276:	7a12      	ldrb	r2, [r2, #8]
 800c278:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	3309      	adds	r3, #9
 800c27e:	683a      	ldr	r2, [r7, #0]
 800c280:	7a52      	ldrb	r2, [r2, #9]
 800c282:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	330a      	adds	r3, #10
 800c288:	683a      	ldr	r2, [r7, #0]
 800c28a:	7a92      	ldrb	r2, [r2, #10]
 800c28c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	330b      	adds	r3, #11
 800c292:	683a      	ldr	r2, [r7, #0]
 800c294:	7ad2      	ldrb	r2, [r2, #11]
 800c296:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	330c      	adds	r3, #12
 800c29c:	683a      	ldr	r2, [r7, #0]
 800c29e:	7b12      	ldrb	r2, [r2, #12]
 800c2a0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	330d      	adds	r3, #13
 800c2a6:	683a      	ldr	r2, [r7, #0]
 800c2a8:	7b52      	ldrb	r2, [r2, #13]
 800c2aa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	330e      	adds	r3, #14
 800c2b0:	683a      	ldr	r2, [r7, #0]
 800c2b2:	7b92      	ldrb	r2, [r2, #14]
 800c2b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	330f      	adds	r3, #15
 800c2ba:	683a      	ldr	r2, [r7, #0]
 800c2bc:	7bd2      	ldrb	r2, [r2, #15]
 800c2be:	701a      	strb	r2, [r3, #0]
#endif
}
 800c2c0:	bf00      	nop
 800c2c2:	370c      	adds	r7, #12
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bc80      	pop	{r7}
 800c2c8:	4770      	bx	lr

0800c2ca <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c2ca:	b480      	push	{r7}
 800c2cc:	b085      	sub	sp, #20
 800c2ce:	af00      	add	r7, sp, #0
 800c2d0:	60f8      	str	r0, [r7, #12]
 800c2d2:	60b9      	str	r1, [r7, #8]
 800c2d4:	4613      	mov	r3, r2
 800c2d6:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c2d8:	e007      	b.n	800c2ea <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c2da:	68ba      	ldr	r2, [r7, #8]
 800c2dc:	1c53      	adds	r3, r2, #1
 800c2de:	60bb      	str	r3, [r7, #8]
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	1c59      	adds	r1, r3, #1
 800c2e4:	60f9      	str	r1, [r7, #12]
 800c2e6:	7812      	ldrb	r2, [r2, #0]
 800c2e8:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c2ea:	79fb      	ldrb	r3, [r7, #7]
 800c2ec:	1e5a      	subs	r2, r3, #1
 800c2ee:	71fa      	strb	r2, [r7, #7]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d1f2      	bne.n	800c2da <copy_block_nn+0x10>
}
 800c2f4:	bf00      	nop
 800c2f6:	bf00      	nop
 800c2f8:	3714      	adds	r7, #20
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bc80      	pop	{r7}
 800c2fe:	4770      	bx	lr

0800c300 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c300:	b480      	push	{r7}
 800c302:	b083      	sub	sp, #12
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	781a      	ldrb	r2, [r3, #0]
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	781b      	ldrb	r3, [r3, #0]
 800c312:	4053      	eors	r3, r2
 800c314:	b2da      	uxtb	r2, r3
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	3301      	adds	r3, #1
 800c31e:	7819      	ldrb	r1, [r3, #0]
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	3301      	adds	r3, #1
 800c324:	781a      	ldrb	r2, [r3, #0]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	3301      	adds	r3, #1
 800c32a:	404a      	eors	r2, r1
 800c32c:	b2d2      	uxtb	r2, r2
 800c32e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	3302      	adds	r3, #2
 800c334:	7819      	ldrb	r1, [r3, #0]
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	3302      	adds	r3, #2
 800c33a:	781a      	ldrb	r2, [r3, #0]
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	3302      	adds	r3, #2
 800c340:	404a      	eors	r2, r1
 800c342:	b2d2      	uxtb	r2, r2
 800c344:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	3303      	adds	r3, #3
 800c34a:	7819      	ldrb	r1, [r3, #0]
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	3303      	adds	r3, #3
 800c350:	781a      	ldrb	r2, [r3, #0]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	3303      	adds	r3, #3
 800c356:	404a      	eors	r2, r1
 800c358:	b2d2      	uxtb	r2, r2
 800c35a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	3304      	adds	r3, #4
 800c360:	7819      	ldrb	r1, [r3, #0]
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	3304      	adds	r3, #4
 800c366:	781a      	ldrb	r2, [r3, #0]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	3304      	adds	r3, #4
 800c36c:	404a      	eors	r2, r1
 800c36e:	b2d2      	uxtb	r2, r2
 800c370:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	3305      	adds	r3, #5
 800c376:	7819      	ldrb	r1, [r3, #0]
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	3305      	adds	r3, #5
 800c37c:	781a      	ldrb	r2, [r3, #0]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	3305      	adds	r3, #5
 800c382:	404a      	eors	r2, r1
 800c384:	b2d2      	uxtb	r2, r2
 800c386:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	3306      	adds	r3, #6
 800c38c:	7819      	ldrb	r1, [r3, #0]
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	3306      	adds	r3, #6
 800c392:	781a      	ldrb	r2, [r3, #0]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	3306      	adds	r3, #6
 800c398:	404a      	eors	r2, r1
 800c39a:	b2d2      	uxtb	r2, r2
 800c39c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	3307      	adds	r3, #7
 800c3a2:	7819      	ldrb	r1, [r3, #0]
 800c3a4:	683b      	ldr	r3, [r7, #0]
 800c3a6:	3307      	adds	r3, #7
 800c3a8:	781a      	ldrb	r2, [r3, #0]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	3307      	adds	r3, #7
 800c3ae:	404a      	eors	r2, r1
 800c3b0:	b2d2      	uxtb	r2, r2
 800c3b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	3308      	adds	r3, #8
 800c3b8:	7819      	ldrb	r1, [r3, #0]
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	3308      	adds	r3, #8
 800c3be:	781a      	ldrb	r2, [r3, #0]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	3308      	adds	r3, #8
 800c3c4:	404a      	eors	r2, r1
 800c3c6:	b2d2      	uxtb	r2, r2
 800c3c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	3309      	adds	r3, #9
 800c3ce:	7819      	ldrb	r1, [r3, #0]
 800c3d0:	683b      	ldr	r3, [r7, #0]
 800c3d2:	3309      	adds	r3, #9
 800c3d4:	781a      	ldrb	r2, [r3, #0]
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	3309      	adds	r3, #9
 800c3da:	404a      	eors	r2, r1
 800c3dc:	b2d2      	uxtb	r2, r2
 800c3de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	330a      	adds	r3, #10
 800c3e4:	7819      	ldrb	r1, [r3, #0]
 800c3e6:	683b      	ldr	r3, [r7, #0]
 800c3e8:	330a      	adds	r3, #10
 800c3ea:	781a      	ldrb	r2, [r3, #0]
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	330a      	adds	r3, #10
 800c3f0:	404a      	eors	r2, r1
 800c3f2:	b2d2      	uxtb	r2, r2
 800c3f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	330b      	adds	r3, #11
 800c3fa:	7819      	ldrb	r1, [r3, #0]
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	330b      	adds	r3, #11
 800c400:	781a      	ldrb	r2, [r3, #0]
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	330b      	adds	r3, #11
 800c406:	404a      	eors	r2, r1
 800c408:	b2d2      	uxtb	r2, r2
 800c40a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	330c      	adds	r3, #12
 800c410:	7819      	ldrb	r1, [r3, #0]
 800c412:	683b      	ldr	r3, [r7, #0]
 800c414:	330c      	adds	r3, #12
 800c416:	781a      	ldrb	r2, [r3, #0]
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	330c      	adds	r3, #12
 800c41c:	404a      	eors	r2, r1
 800c41e:	b2d2      	uxtb	r2, r2
 800c420:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	330d      	adds	r3, #13
 800c426:	7819      	ldrb	r1, [r3, #0]
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	330d      	adds	r3, #13
 800c42c:	781a      	ldrb	r2, [r3, #0]
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	330d      	adds	r3, #13
 800c432:	404a      	eors	r2, r1
 800c434:	b2d2      	uxtb	r2, r2
 800c436:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	330e      	adds	r3, #14
 800c43c:	7819      	ldrb	r1, [r3, #0]
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	330e      	adds	r3, #14
 800c442:	781a      	ldrb	r2, [r3, #0]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	330e      	adds	r3, #14
 800c448:	404a      	eors	r2, r1
 800c44a:	b2d2      	uxtb	r2, r2
 800c44c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	330f      	adds	r3, #15
 800c452:	7819      	ldrb	r1, [r3, #0]
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	330f      	adds	r3, #15
 800c458:	781a      	ldrb	r2, [r3, #0]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	330f      	adds	r3, #15
 800c45e:	404a      	eors	r2, r1
 800c460:	b2d2      	uxtb	r2, r2
 800c462:	701a      	strb	r2, [r3, #0]
#endif
}
 800c464:	bf00      	nop
 800c466:	370c      	adds	r7, #12
 800c468:	46bd      	mov	sp, r7
 800c46a:	bc80      	pop	{r7}
 800c46c:	4770      	bx	lr

0800c46e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800c46e:	b480      	push	{r7}
 800c470:	b085      	sub	sp, #20
 800c472:	af00      	add	r7, sp, #0
 800c474:	60f8      	str	r0, [r7, #12]
 800c476:	60b9      	str	r1, [r7, #8]
 800c478:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	781a      	ldrb	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	4053      	eors	r3, r2
 800c484:	b2da      	uxtb	r2, r3
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	3301      	adds	r3, #1
 800c48e:	7819      	ldrb	r1, [r3, #0]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	3301      	adds	r3, #1
 800c494:	781a      	ldrb	r2, [r3, #0]
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	3301      	adds	r3, #1
 800c49a:	404a      	eors	r2, r1
 800c49c:	b2d2      	uxtb	r2, r2
 800c49e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	3302      	adds	r3, #2
 800c4a4:	7819      	ldrb	r1, [r3, #0]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	3302      	adds	r3, #2
 800c4aa:	781a      	ldrb	r2, [r3, #0]
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	3302      	adds	r3, #2
 800c4b0:	404a      	eors	r2, r1
 800c4b2:	b2d2      	uxtb	r2, r2
 800c4b4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	3303      	adds	r3, #3
 800c4ba:	7819      	ldrb	r1, [r3, #0]
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	3303      	adds	r3, #3
 800c4c0:	781a      	ldrb	r2, [r3, #0]
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	3303      	adds	r3, #3
 800c4c6:	404a      	eors	r2, r1
 800c4c8:	b2d2      	uxtb	r2, r2
 800c4ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	3304      	adds	r3, #4
 800c4d0:	7819      	ldrb	r1, [r3, #0]
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	3304      	adds	r3, #4
 800c4d6:	781a      	ldrb	r2, [r3, #0]
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	3304      	adds	r3, #4
 800c4dc:	404a      	eors	r2, r1
 800c4de:	b2d2      	uxtb	r2, r2
 800c4e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	3305      	adds	r3, #5
 800c4e6:	7819      	ldrb	r1, [r3, #0]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	3305      	adds	r3, #5
 800c4ec:	781a      	ldrb	r2, [r3, #0]
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	3305      	adds	r3, #5
 800c4f2:	404a      	eors	r2, r1
 800c4f4:	b2d2      	uxtb	r2, r2
 800c4f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800c4f8:	68bb      	ldr	r3, [r7, #8]
 800c4fa:	3306      	adds	r3, #6
 800c4fc:	7819      	ldrb	r1, [r3, #0]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	3306      	adds	r3, #6
 800c502:	781a      	ldrb	r2, [r3, #0]
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	3306      	adds	r3, #6
 800c508:	404a      	eors	r2, r1
 800c50a:	b2d2      	uxtb	r2, r2
 800c50c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	3307      	adds	r3, #7
 800c512:	7819      	ldrb	r1, [r3, #0]
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	3307      	adds	r3, #7
 800c518:	781a      	ldrb	r2, [r3, #0]
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	3307      	adds	r3, #7
 800c51e:	404a      	eors	r2, r1
 800c520:	b2d2      	uxtb	r2, r2
 800c522:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	3308      	adds	r3, #8
 800c528:	7819      	ldrb	r1, [r3, #0]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	3308      	adds	r3, #8
 800c52e:	781a      	ldrb	r2, [r3, #0]
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	3308      	adds	r3, #8
 800c534:	404a      	eors	r2, r1
 800c536:	b2d2      	uxtb	r2, r2
 800c538:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	3309      	adds	r3, #9
 800c53e:	7819      	ldrb	r1, [r3, #0]
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	3309      	adds	r3, #9
 800c544:	781a      	ldrb	r2, [r3, #0]
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	3309      	adds	r3, #9
 800c54a:	404a      	eors	r2, r1
 800c54c:	b2d2      	uxtb	r2, r2
 800c54e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800c550:	68bb      	ldr	r3, [r7, #8]
 800c552:	330a      	adds	r3, #10
 800c554:	7819      	ldrb	r1, [r3, #0]
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	330a      	adds	r3, #10
 800c55a:	781a      	ldrb	r2, [r3, #0]
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	330a      	adds	r3, #10
 800c560:	404a      	eors	r2, r1
 800c562:	b2d2      	uxtb	r2, r2
 800c564:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	330b      	adds	r3, #11
 800c56a:	7819      	ldrb	r1, [r3, #0]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	330b      	adds	r3, #11
 800c570:	781a      	ldrb	r2, [r3, #0]
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	330b      	adds	r3, #11
 800c576:	404a      	eors	r2, r1
 800c578:	b2d2      	uxtb	r2, r2
 800c57a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	330c      	adds	r3, #12
 800c580:	7819      	ldrb	r1, [r3, #0]
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	330c      	adds	r3, #12
 800c586:	781a      	ldrb	r2, [r3, #0]
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	330c      	adds	r3, #12
 800c58c:	404a      	eors	r2, r1
 800c58e:	b2d2      	uxtb	r2, r2
 800c590:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	330d      	adds	r3, #13
 800c596:	7819      	ldrb	r1, [r3, #0]
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	330d      	adds	r3, #13
 800c59c:	781a      	ldrb	r2, [r3, #0]
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	330d      	adds	r3, #13
 800c5a2:	404a      	eors	r2, r1
 800c5a4:	b2d2      	uxtb	r2, r2
 800c5a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	330e      	adds	r3, #14
 800c5ac:	7819      	ldrb	r1, [r3, #0]
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	330e      	adds	r3, #14
 800c5b2:	781a      	ldrb	r2, [r3, #0]
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	330e      	adds	r3, #14
 800c5b8:	404a      	eors	r2, r1
 800c5ba:	b2d2      	uxtb	r2, r2
 800c5bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	330f      	adds	r3, #15
 800c5c2:	7819      	ldrb	r1, [r3, #0]
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	330f      	adds	r3, #15
 800c5c8:	781a      	ldrb	r2, [r3, #0]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	330f      	adds	r3, #15
 800c5ce:	404a      	eors	r2, r1
 800c5d0:	b2d2      	uxtb	r2, r2
 800c5d2:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800c5d4:	bf00      	nop
 800c5d6:	3714      	adds	r7, #20
 800c5d8:	46bd      	mov	sp, r7
 800c5da:	bc80      	pop	{r7}
 800c5dc:	4770      	bx	lr

0800c5de <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800c5de:	b580      	push	{r7, lr}
 800c5e0:	b082      	sub	sp, #8
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	6078      	str	r0, [r7, #4]
 800c5e6:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800c5e8:	6839      	ldr	r1, [r7, #0]
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f7ff fe88 	bl	800c300 <xor_block>
}
 800c5f0:	bf00      	nop
 800c5f2:	3708      	adds	r7, #8
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	bd80      	pop	{r7, pc}

0800c5f8 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800c5f8:	b480      	push	{r7}
 800c5fa:	b085      	sub	sp, #20
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	781b      	ldrb	r3, [r3, #0]
 800c604:	461a      	mov	r2, r3
 800c606:	4b48      	ldr	r3, [pc, #288]	@ (800c728 <shift_sub_rows+0x130>)
 800c608:	5c9a      	ldrb	r2, [r3, r2]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	701a      	strb	r2, [r3, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	3304      	adds	r3, #4
 800c612:	781b      	ldrb	r3, [r3, #0]
 800c614:	4619      	mov	r1, r3
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	3304      	adds	r3, #4
 800c61a:	4a43      	ldr	r2, [pc, #268]	@ (800c728 <shift_sub_rows+0x130>)
 800c61c:	5c52      	ldrb	r2, [r2, r1]
 800c61e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	3308      	adds	r3, #8
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	4619      	mov	r1, r3
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	3308      	adds	r3, #8
 800c62c:	4a3e      	ldr	r2, [pc, #248]	@ (800c728 <shift_sub_rows+0x130>)
 800c62e:	5c52      	ldrb	r2, [r2, r1]
 800c630:	701a      	strb	r2, [r3, #0]
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	330c      	adds	r3, #12
 800c636:	781b      	ldrb	r3, [r3, #0]
 800c638:	4619      	mov	r1, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	330c      	adds	r3, #12
 800c63e:	4a3a      	ldr	r2, [pc, #232]	@ (800c728 <shift_sub_rows+0x130>)
 800c640:	5c52      	ldrb	r2, [r2, r1]
 800c642:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	785b      	ldrb	r3, [r3, #1]
 800c648:	73fb      	strb	r3, [r7, #15]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	3305      	adds	r3, #5
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	4619      	mov	r1, r3
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	3301      	adds	r3, #1
 800c656:	4a34      	ldr	r2, [pc, #208]	@ (800c728 <shift_sub_rows+0x130>)
 800c658:	5c52      	ldrb	r2, [r2, r1]
 800c65a:	701a      	strb	r2, [r3, #0]
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	3309      	adds	r3, #9
 800c660:	781b      	ldrb	r3, [r3, #0]
 800c662:	4619      	mov	r1, r3
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	3305      	adds	r3, #5
 800c668:	4a2f      	ldr	r2, [pc, #188]	@ (800c728 <shift_sub_rows+0x130>)
 800c66a:	5c52      	ldrb	r2, [r2, r1]
 800c66c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	330d      	adds	r3, #13
 800c672:	781b      	ldrb	r3, [r3, #0]
 800c674:	4619      	mov	r1, r3
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	3309      	adds	r3, #9
 800c67a:	4a2b      	ldr	r2, [pc, #172]	@ (800c728 <shift_sub_rows+0x130>)
 800c67c:	5c52      	ldrb	r2, [r2, r1]
 800c67e:	701a      	strb	r2, [r3, #0]
 800c680:	7bfa      	ldrb	r2, [r7, #15]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	330d      	adds	r3, #13
 800c686:	4928      	ldr	r1, [pc, #160]	@ (800c728 <shift_sub_rows+0x130>)
 800c688:	5c8a      	ldrb	r2, [r1, r2]
 800c68a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	789b      	ldrb	r3, [r3, #2]
 800c690:	73fb      	strb	r3, [r7, #15]
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	330a      	adds	r3, #10
 800c696:	781b      	ldrb	r3, [r3, #0]
 800c698:	4619      	mov	r1, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	3302      	adds	r3, #2
 800c69e:	4a22      	ldr	r2, [pc, #136]	@ (800c728 <shift_sub_rows+0x130>)
 800c6a0:	5c52      	ldrb	r2, [r2, r1]
 800c6a2:	701a      	strb	r2, [r3, #0]
 800c6a4:	7bfa      	ldrb	r2, [r7, #15]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	330a      	adds	r3, #10
 800c6aa:	491f      	ldr	r1, [pc, #124]	@ (800c728 <shift_sub_rows+0x130>)
 800c6ac:	5c8a      	ldrb	r2, [r1, r2]
 800c6ae:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	799b      	ldrb	r3, [r3, #6]
 800c6b4:	73fb      	strb	r3, [r7, #15]
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	330e      	adds	r3, #14
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	4619      	mov	r1, r3
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	3306      	adds	r3, #6
 800c6c2:	4a19      	ldr	r2, [pc, #100]	@ (800c728 <shift_sub_rows+0x130>)
 800c6c4:	5c52      	ldrb	r2, [r2, r1]
 800c6c6:	701a      	strb	r2, [r3, #0]
 800c6c8:	7bfa      	ldrb	r2, [r7, #15]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	330e      	adds	r3, #14
 800c6ce:	4916      	ldr	r1, [pc, #88]	@ (800c728 <shift_sub_rows+0x130>)
 800c6d0:	5c8a      	ldrb	r2, [r1, r2]
 800c6d2:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	7bdb      	ldrb	r3, [r3, #15]
 800c6d8:	73fb      	strb	r3, [r7, #15]
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	330b      	adds	r3, #11
 800c6de:	781b      	ldrb	r3, [r3, #0]
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	330f      	adds	r3, #15
 800c6e6:	4a10      	ldr	r2, [pc, #64]	@ (800c728 <shift_sub_rows+0x130>)
 800c6e8:	5c52      	ldrb	r2, [r2, r1]
 800c6ea:	701a      	strb	r2, [r3, #0]
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	3307      	adds	r3, #7
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	330b      	adds	r3, #11
 800c6f8:	4a0b      	ldr	r2, [pc, #44]	@ (800c728 <shift_sub_rows+0x130>)
 800c6fa:	5c52      	ldrb	r2, [r2, r1]
 800c6fc:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	3303      	adds	r3, #3
 800c702:	781b      	ldrb	r3, [r3, #0]
 800c704:	4619      	mov	r1, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	3307      	adds	r3, #7
 800c70a:	4a07      	ldr	r2, [pc, #28]	@ (800c728 <shift_sub_rows+0x130>)
 800c70c:	5c52      	ldrb	r2, [r2, r1]
 800c70e:	701a      	strb	r2, [r3, #0]
 800c710:	7bfa      	ldrb	r2, [r7, #15]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	3303      	adds	r3, #3
 800c716:	4904      	ldr	r1, [pc, #16]	@ (800c728 <shift_sub_rows+0x130>)
 800c718:	5c8a      	ldrb	r2, [r1, r2]
 800c71a:	701a      	strb	r2, [r3, #0]
}
 800c71c:	bf00      	nop
 800c71e:	3714      	adds	r7, #20
 800c720:	46bd      	mov	sp, r7
 800c722:	bc80      	pop	{r7}
 800c724:	4770      	bx	lr
 800c726:	bf00      	nop
 800c728:	080236a8 	.word	0x080236a8

0800c72c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b086      	sub	sp, #24
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800c734:	f107 0308 	add.w	r3, r7, #8
 800c738:	6879      	ldr	r1, [r7, #4]
 800c73a:	4618      	mov	r0, r3
 800c73c:	f7ff fd6c 	bl	800c218 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800c740:	7a3b      	ldrb	r3, [r7, #8]
 800c742:	461a      	mov	r2, r3
 800c744:	4b9a      	ldr	r3, [pc, #616]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c746:	5c9a      	ldrb	r2, [r3, r2]
 800c748:	7b7b      	ldrb	r3, [r7, #13]
 800c74a:	4619      	mov	r1, r3
 800c74c:	4b99      	ldr	r3, [pc, #612]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c74e:	5c5b      	ldrb	r3, [r3, r1]
 800c750:	4053      	eors	r3, r2
 800c752:	b2da      	uxtb	r2, r3
 800c754:	7cbb      	ldrb	r3, [r7, #18]
 800c756:	4619      	mov	r1, r3
 800c758:	4b97      	ldr	r3, [pc, #604]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c75a:	5c5b      	ldrb	r3, [r3, r1]
 800c75c:	4053      	eors	r3, r2
 800c75e:	b2da      	uxtb	r2, r3
 800c760:	7dfb      	ldrb	r3, [r7, #23]
 800c762:	4619      	mov	r1, r3
 800c764:	4b94      	ldr	r3, [pc, #592]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c766:	5c5b      	ldrb	r3, [r3, r1]
 800c768:	4053      	eors	r3, r2
 800c76a:	b2da      	uxtb	r2, r3
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800c770:	7a3b      	ldrb	r3, [r7, #8]
 800c772:	461a      	mov	r2, r3
 800c774:	4b90      	ldr	r3, [pc, #576]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c776:	5c9a      	ldrb	r2, [r3, r2]
 800c778:	7b7b      	ldrb	r3, [r7, #13]
 800c77a:	4619      	mov	r1, r3
 800c77c:	4b8c      	ldr	r3, [pc, #560]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c77e:	5c5b      	ldrb	r3, [r3, r1]
 800c780:	4053      	eors	r3, r2
 800c782:	b2da      	uxtb	r2, r3
 800c784:	7cbb      	ldrb	r3, [r7, #18]
 800c786:	4619      	mov	r1, r3
 800c788:	4b8a      	ldr	r3, [pc, #552]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c78a:	5c5b      	ldrb	r3, [r3, r1]
 800c78c:	4053      	eors	r3, r2
 800c78e:	b2d9      	uxtb	r1, r3
 800c790:	7dfb      	ldrb	r3, [r7, #23]
 800c792:	461a      	mov	r2, r3
 800c794:	4b88      	ldr	r3, [pc, #544]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c796:	5c9a      	ldrb	r2, [r3, r2]
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	3301      	adds	r3, #1
 800c79c:	404a      	eors	r2, r1
 800c79e:	b2d2      	uxtb	r2, r2
 800c7a0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800c7a2:	7a3b      	ldrb	r3, [r7, #8]
 800c7a4:	461a      	mov	r2, r3
 800c7a6:	4b84      	ldr	r3, [pc, #528]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c7a8:	5c9a      	ldrb	r2, [r3, r2]
 800c7aa:	7b7b      	ldrb	r3, [r7, #13]
 800c7ac:	4619      	mov	r1, r3
 800c7ae:	4b82      	ldr	r3, [pc, #520]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c7b0:	5c5b      	ldrb	r3, [r3, r1]
 800c7b2:	4053      	eors	r3, r2
 800c7b4:	b2da      	uxtb	r2, r3
 800c7b6:	7cbb      	ldrb	r3, [r7, #18]
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	4b7d      	ldr	r3, [pc, #500]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c7bc:	5c5b      	ldrb	r3, [r3, r1]
 800c7be:	4053      	eors	r3, r2
 800c7c0:	b2d9      	uxtb	r1, r3
 800c7c2:	7dfb      	ldrb	r3, [r7, #23]
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	4b7b      	ldr	r3, [pc, #492]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c7c8:	5c9a      	ldrb	r2, [r3, r2]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	3302      	adds	r3, #2
 800c7ce:	404a      	eors	r2, r1
 800c7d0:	b2d2      	uxtb	r2, r2
 800c7d2:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800c7d4:	7a3b      	ldrb	r3, [r7, #8]
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	4b76      	ldr	r3, [pc, #472]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c7da:	5c9a      	ldrb	r2, [r3, r2]
 800c7dc:	7b7b      	ldrb	r3, [r7, #13]
 800c7de:	4619      	mov	r1, r3
 800c7e0:	4b75      	ldr	r3, [pc, #468]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c7e2:	5c5b      	ldrb	r3, [r3, r1]
 800c7e4:	4053      	eors	r3, r2
 800c7e6:	b2da      	uxtb	r2, r3
 800c7e8:	7cbb      	ldrb	r3, [r7, #18]
 800c7ea:	4619      	mov	r1, r3
 800c7ec:	4b72      	ldr	r3, [pc, #456]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c7ee:	5c5b      	ldrb	r3, [r3, r1]
 800c7f0:	4053      	eors	r3, r2
 800c7f2:	b2d9      	uxtb	r1, r3
 800c7f4:	7dfb      	ldrb	r3, [r7, #23]
 800c7f6:	461a      	mov	r2, r3
 800c7f8:	4b6d      	ldr	r3, [pc, #436]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c7fa:	5c9a      	ldrb	r2, [r3, r2]
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	3303      	adds	r3, #3
 800c800:	404a      	eors	r2, r1
 800c802:	b2d2      	uxtb	r2, r2
 800c804:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800c806:	7b3b      	ldrb	r3, [r7, #12]
 800c808:	461a      	mov	r2, r3
 800c80a:	4b69      	ldr	r3, [pc, #420]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c80c:	5c9a      	ldrb	r2, [r3, r2]
 800c80e:	7c7b      	ldrb	r3, [r7, #17]
 800c810:	4619      	mov	r1, r3
 800c812:	4b68      	ldr	r3, [pc, #416]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c814:	5c5b      	ldrb	r3, [r3, r1]
 800c816:	4053      	eors	r3, r2
 800c818:	b2da      	uxtb	r2, r3
 800c81a:	7dbb      	ldrb	r3, [r7, #22]
 800c81c:	4619      	mov	r1, r3
 800c81e:	4b66      	ldr	r3, [pc, #408]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c820:	5c5b      	ldrb	r3, [r3, r1]
 800c822:	4053      	eors	r3, r2
 800c824:	b2d9      	uxtb	r1, r3
 800c826:	7afb      	ldrb	r3, [r7, #11]
 800c828:	461a      	mov	r2, r3
 800c82a:	4b63      	ldr	r3, [pc, #396]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c82c:	5c9a      	ldrb	r2, [r3, r2]
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	3304      	adds	r3, #4
 800c832:	404a      	eors	r2, r1
 800c834:	b2d2      	uxtb	r2, r2
 800c836:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800c838:	7b3b      	ldrb	r3, [r7, #12]
 800c83a:	461a      	mov	r2, r3
 800c83c:	4b5e      	ldr	r3, [pc, #376]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c83e:	5c9a      	ldrb	r2, [r3, r2]
 800c840:	7c7b      	ldrb	r3, [r7, #17]
 800c842:	4619      	mov	r1, r3
 800c844:	4b5a      	ldr	r3, [pc, #360]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c846:	5c5b      	ldrb	r3, [r3, r1]
 800c848:	4053      	eors	r3, r2
 800c84a:	b2da      	uxtb	r2, r3
 800c84c:	7dbb      	ldrb	r3, [r7, #22]
 800c84e:	4619      	mov	r1, r3
 800c850:	4b58      	ldr	r3, [pc, #352]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c852:	5c5b      	ldrb	r3, [r3, r1]
 800c854:	4053      	eors	r3, r2
 800c856:	b2d9      	uxtb	r1, r3
 800c858:	7afb      	ldrb	r3, [r7, #11]
 800c85a:	461a      	mov	r2, r3
 800c85c:	4b56      	ldr	r3, [pc, #344]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c85e:	5c9a      	ldrb	r2, [r3, r2]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	3305      	adds	r3, #5
 800c864:	404a      	eors	r2, r1
 800c866:	b2d2      	uxtb	r2, r2
 800c868:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800c86a:	7b3b      	ldrb	r3, [r7, #12]
 800c86c:	461a      	mov	r2, r3
 800c86e:	4b52      	ldr	r3, [pc, #328]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c870:	5c9a      	ldrb	r2, [r3, r2]
 800c872:	7c7b      	ldrb	r3, [r7, #17]
 800c874:	4619      	mov	r1, r3
 800c876:	4b50      	ldr	r3, [pc, #320]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c878:	5c5b      	ldrb	r3, [r3, r1]
 800c87a:	4053      	eors	r3, r2
 800c87c:	b2da      	uxtb	r2, r3
 800c87e:	7dbb      	ldrb	r3, [r7, #22]
 800c880:	4619      	mov	r1, r3
 800c882:	4b4b      	ldr	r3, [pc, #300]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c884:	5c5b      	ldrb	r3, [r3, r1]
 800c886:	4053      	eors	r3, r2
 800c888:	b2d9      	uxtb	r1, r3
 800c88a:	7afb      	ldrb	r3, [r7, #11]
 800c88c:	461a      	mov	r2, r3
 800c88e:	4b49      	ldr	r3, [pc, #292]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c890:	5c9a      	ldrb	r2, [r3, r2]
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	3306      	adds	r3, #6
 800c896:	404a      	eors	r2, r1
 800c898:	b2d2      	uxtb	r2, r2
 800c89a:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800c89c:	7b3b      	ldrb	r3, [r7, #12]
 800c89e:	461a      	mov	r2, r3
 800c8a0:	4b44      	ldr	r3, [pc, #272]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c8a2:	5c9a      	ldrb	r2, [r3, r2]
 800c8a4:	7c7b      	ldrb	r3, [r7, #17]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	4b43      	ldr	r3, [pc, #268]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c8aa:	5c5b      	ldrb	r3, [r3, r1]
 800c8ac:	4053      	eors	r3, r2
 800c8ae:	b2da      	uxtb	r2, r3
 800c8b0:	7dbb      	ldrb	r3, [r7, #22]
 800c8b2:	4619      	mov	r1, r3
 800c8b4:	4b40      	ldr	r3, [pc, #256]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c8b6:	5c5b      	ldrb	r3, [r3, r1]
 800c8b8:	4053      	eors	r3, r2
 800c8ba:	b2d9      	uxtb	r1, r3
 800c8bc:	7afb      	ldrb	r3, [r7, #11]
 800c8be:	461a      	mov	r2, r3
 800c8c0:	4b3b      	ldr	r3, [pc, #236]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c8c2:	5c9a      	ldrb	r2, [r3, r2]
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	3307      	adds	r3, #7
 800c8c8:	404a      	eors	r2, r1
 800c8ca:	b2d2      	uxtb	r2, r2
 800c8cc:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800c8ce:	7c3b      	ldrb	r3, [r7, #16]
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	4b37      	ldr	r3, [pc, #220]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c8d4:	5c9a      	ldrb	r2, [r3, r2]
 800c8d6:	7d7b      	ldrb	r3, [r7, #21]
 800c8d8:	4619      	mov	r1, r3
 800c8da:	4b36      	ldr	r3, [pc, #216]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c8dc:	5c5b      	ldrb	r3, [r3, r1]
 800c8de:	4053      	eors	r3, r2
 800c8e0:	b2da      	uxtb	r2, r3
 800c8e2:	7abb      	ldrb	r3, [r7, #10]
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	4b34      	ldr	r3, [pc, #208]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c8e8:	5c5b      	ldrb	r3, [r3, r1]
 800c8ea:	4053      	eors	r3, r2
 800c8ec:	b2d9      	uxtb	r1, r3
 800c8ee:	7bfb      	ldrb	r3, [r7, #15]
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	4b31      	ldr	r3, [pc, #196]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c8f4:	5c9a      	ldrb	r2, [r3, r2]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	3308      	adds	r3, #8
 800c8fa:	404a      	eors	r2, r1
 800c8fc:	b2d2      	uxtb	r2, r2
 800c8fe:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800c900:	7c3b      	ldrb	r3, [r7, #16]
 800c902:	461a      	mov	r2, r3
 800c904:	4b2c      	ldr	r3, [pc, #176]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c906:	5c9a      	ldrb	r2, [r3, r2]
 800c908:	7d7b      	ldrb	r3, [r7, #21]
 800c90a:	4619      	mov	r1, r3
 800c90c:	4b28      	ldr	r3, [pc, #160]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c90e:	5c5b      	ldrb	r3, [r3, r1]
 800c910:	4053      	eors	r3, r2
 800c912:	b2da      	uxtb	r2, r3
 800c914:	7abb      	ldrb	r3, [r7, #10]
 800c916:	4619      	mov	r1, r3
 800c918:	4b26      	ldr	r3, [pc, #152]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c91a:	5c5b      	ldrb	r3, [r3, r1]
 800c91c:	4053      	eors	r3, r2
 800c91e:	b2d9      	uxtb	r1, r3
 800c920:	7bfb      	ldrb	r3, [r7, #15]
 800c922:	461a      	mov	r2, r3
 800c924:	4b24      	ldr	r3, [pc, #144]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c926:	5c9a      	ldrb	r2, [r3, r2]
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	3309      	adds	r3, #9
 800c92c:	404a      	eors	r2, r1
 800c92e:	b2d2      	uxtb	r2, r2
 800c930:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800c932:	7c3b      	ldrb	r3, [r7, #16]
 800c934:	461a      	mov	r2, r3
 800c936:	4b20      	ldr	r3, [pc, #128]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c938:	5c9a      	ldrb	r2, [r3, r2]
 800c93a:	7d7b      	ldrb	r3, [r7, #21]
 800c93c:	4619      	mov	r1, r3
 800c93e:	4b1e      	ldr	r3, [pc, #120]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c940:	5c5b      	ldrb	r3, [r3, r1]
 800c942:	4053      	eors	r3, r2
 800c944:	b2da      	uxtb	r2, r3
 800c946:	7abb      	ldrb	r3, [r7, #10]
 800c948:	4619      	mov	r1, r3
 800c94a:	4b19      	ldr	r3, [pc, #100]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c94c:	5c5b      	ldrb	r3, [r3, r1]
 800c94e:	4053      	eors	r3, r2
 800c950:	b2d9      	uxtb	r1, r3
 800c952:	7bfb      	ldrb	r3, [r7, #15]
 800c954:	461a      	mov	r2, r3
 800c956:	4b17      	ldr	r3, [pc, #92]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c958:	5c9a      	ldrb	r2, [r3, r2]
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	330a      	adds	r3, #10
 800c95e:	404a      	eors	r2, r1
 800c960:	b2d2      	uxtb	r2, r2
 800c962:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800c964:	7c3b      	ldrb	r3, [r7, #16]
 800c966:	461a      	mov	r2, r3
 800c968:	4b12      	ldr	r3, [pc, #72]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c96a:	5c9a      	ldrb	r2, [r3, r2]
 800c96c:	7d7b      	ldrb	r3, [r7, #21]
 800c96e:	4619      	mov	r1, r3
 800c970:	4b11      	ldr	r3, [pc, #68]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c972:	5c5b      	ldrb	r3, [r3, r1]
 800c974:	4053      	eors	r3, r2
 800c976:	b2da      	uxtb	r2, r3
 800c978:	7abb      	ldrb	r3, [r7, #10]
 800c97a:	4619      	mov	r1, r3
 800c97c:	4b0e      	ldr	r3, [pc, #56]	@ (800c9b8 <mix_sub_columns+0x28c>)
 800c97e:	5c5b      	ldrb	r3, [r3, r1]
 800c980:	4053      	eors	r3, r2
 800c982:	b2d9      	uxtb	r1, r3
 800c984:	7bfb      	ldrb	r3, [r7, #15]
 800c986:	461a      	mov	r2, r3
 800c988:	4b09      	ldr	r3, [pc, #36]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c98a:	5c9a      	ldrb	r2, [r3, r2]
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	330b      	adds	r3, #11
 800c990:	404a      	eors	r2, r1
 800c992:	b2d2      	uxtb	r2, r2
 800c994:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800c996:	7d3b      	ldrb	r3, [r7, #20]
 800c998:	461a      	mov	r2, r3
 800c99a:	4b05      	ldr	r3, [pc, #20]	@ (800c9b0 <mix_sub_columns+0x284>)
 800c99c:	5c9a      	ldrb	r2, [r3, r2]
 800c99e:	7a7b      	ldrb	r3, [r7, #9]
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	4b04      	ldr	r3, [pc, #16]	@ (800c9b4 <mix_sub_columns+0x288>)
 800c9a4:	5c5b      	ldrb	r3, [r3, r1]
 800c9a6:	4053      	eors	r3, r2
 800c9a8:	b2da      	uxtb	r2, r3
 800c9aa:	7bbb      	ldrb	r3, [r7, #14]
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	e005      	b.n	800c9bc <mix_sub_columns+0x290>
 800c9b0:	080237a8 	.word	0x080237a8
 800c9b4:	080238a8 	.word	0x080238a8
 800c9b8:	080236a8 	.word	0x080236a8
 800c9bc:	4b2d      	ldr	r3, [pc, #180]	@ (800ca74 <mix_sub_columns+0x348>)
 800c9be:	5c5b      	ldrb	r3, [r3, r1]
 800c9c0:	4053      	eors	r3, r2
 800c9c2:	b2d9      	uxtb	r1, r3
 800c9c4:	7cfb      	ldrb	r3, [r7, #19]
 800c9c6:	461a      	mov	r2, r3
 800c9c8:	4b2a      	ldr	r3, [pc, #168]	@ (800ca74 <mix_sub_columns+0x348>)
 800c9ca:	5c9a      	ldrb	r2, [r3, r2]
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	330c      	adds	r3, #12
 800c9d0:	404a      	eors	r2, r1
 800c9d2:	b2d2      	uxtb	r2, r2
 800c9d4:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800c9d6:	7d3b      	ldrb	r3, [r7, #20]
 800c9d8:	461a      	mov	r2, r3
 800c9da:	4b26      	ldr	r3, [pc, #152]	@ (800ca74 <mix_sub_columns+0x348>)
 800c9dc:	5c9a      	ldrb	r2, [r3, r2]
 800c9de:	7a7b      	ldrb	r3, [r7, #9]
 800c9e0:	4619      	mov	r1, r3
 800c9e2:	4b25      	ldr	r3, [pc, #148]	@ (800ca78 <mix_sub_columns+0x34c>)
 800c9e4:	5c5b      	ldrb	r3, [r3, r1]
 800c9e6:	4053      	eors	r3, r2
 800c9e8:	b2da      	uxtb	r2, r3
 800c9ea:	7bbb      	ldrb	r3, [r7, #14]
 800c9ec:	4619      	mov	r1, r3
 800c9ee:	4b23      	ldr	r3, [pc, #140]	@ (800ca7c <mix_sub_columns+0x350>)
 800c9f0:	5c5b      	ldrb	r3, [r3, r1]
 800c9f2:	4053      	eors	r3, r2
 800c9f4:	b2d9      	uxtb	r1, r3
 800c9f6:	7cfb      	ldrb	r3, [r7, #19]
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	4b1e      	ldr	r3, [pc, #120]	@ (800ca74 <mix_sub_columns+0x348>)
 800c9fc:	5c9a      	ldrb	r2, [r3, r2]
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	330d      	adds	r3, #13
 800ca02:	404a      	eors	r2, r1
 800ca04:	b2d2      	uxtb	r2, r2
 800ca06:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800ca08:	7d3b      	ldrb	r3, [r7, #20]
 800ca0a:	461a      	mov	r2, r3
 800ca0c:	4b19      	ldr	r3, [pc, #100]	@ (800ca74 <mix_sub_columns+0x348>)
 800ca0e:	5c9a      	ldrb	r2, [r3, r2]
 800ca10:	7a7b      	ldrb	r3, [r7, #9]
 800ca12:	4619      	mov	r1, r3
 800ca14:	4b17      	ldr	r3, [pc, #92]	@ (800ca74 <mix_sub_columns+0x348>)
 800ca16:	5c5b      	ldrb	r3, [r3, r1]
 800ca18:	4053      	eors	r3, r2
 800ca1a:	b2da      	uxtb	r2, r3
 800ca1c:	7bbb      	ldrb	r3, [r7, #14]
 800ca1e:	4619      	mov	r1, r3
 800ca20:	4b15      	ldr	r3, [pc, #84]	@ (800ca78 <mix_sub_columns+0x34c>)
 800ca22:	5c5b      	ldrb	r3, [r3, r1]
 800ca24:	4053      	eors	r3, r2
 800ca26:	b2d9      	uxtb	r1, r3
 800ca28:	7cfb      	ldrb	r3, [r7, #19]
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	4b13      	ldr	r3, [pc, #76]	@ (800ca7c <mix_sub_columns+0x350>)
 800ca2e:	5c9a      	ldrb	r2, [r3, r2]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	330e      	adds	r3, #14
 800ca34:	404a      	eors	r2, r1
 800ca36:	b2d2      	uxtb	r2, r2
 800ca38:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800ca3a:	7d3b      	ldrb	r3, [r7, #20]
 800ca3c:	461a      	mov	r2, r3
 800ca3e:	4b0f      	ldr	r3, [pc, #60]	@ (800ca7c <mix_sub_columns+0x350>)
 800ca40:	5c9a      	ldrb	r2, [r3, r2]
 800ca42:	7a7b      	ldrb	r3, [r7, #9]
 800ca44:	4619      	mov	r1, r3
 800ca46:	4b0b      	ldr	r3, [pc, #44]	@ (800ca74 <mix_sub_columns+0x348>)
 800ca48:	5c5b      	ldrb	r3, [r3, r1]
 800ca4a:	4053      	eors	r3, r2
 800ca4c:	b2da      	uxtb	r2, r3
 800ca4e:	7bbb      	ldrb	r3, [r7, #14]
 800ca50:	4619      	mov	r1, r3
 800ca52:	4b08      	ldr	r3, [pc, #32]	@ (800ca74 <mix_sub_columns+0x348>)
 800ca54:	5c5b      	ldrb	r3, [r3, r1]
 800ca56:	4053      	eors	r3, r2
 800ca58:	b2d9      	uxtb	r1, r3
 800ca5a:	7cfb      	ldrb	r3, [r7, #19]
 800ca5c:	461a      	mov	r2, r3
 800ca5e:	4b06      	ldr	r3, [pc, #24]	@ (800ca78 <mix_sub_columns+0x34c>)
 800ca60:	5c9a      	ldrb	r2, [r3, r2]
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	330f      	adds	r3, #15
 800ca66:	404a      	eors	r2, r1
 800ca68:	b2d2      	uxtb	r2, r2
 800ca6a:	701a      	strb	r2, [r3, #0]
  }
 800ca6c:	bf00      	nop
 800ca6e:	3718      	adds	r7, #24
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	080236a8 	.word	0x080236a8
 800ca78:	080237a8 	.word	0x080237a8
 800ca7c:	080238a8 	.word	0x080238a8

0800ca80 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b086      	sub	sp, #24
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	60f8      	str	r0, [r7, #12]
 800ca88:	460b      	mov	r3, r1
 800ca8a:	607a      	str	r2, [r7, #4]
 800ca8c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800ca8e:	7afb      	ldrb	r3, [r7, #11]
 800ca90:	3b10      	subs	r3, #16
 800ca92:	2b10      	cmp	r3, #16
 800ca94:	bf8c      	ite	hi
 800ca96:	2201      	movhi	r2, #1
 800ca98:	2200      	movls	r2, #0
 800ca9a:	b2d2      	uxtb	r2, r2
 800ca9c:	2a00      	cmp	r2, #0
 800ca9e:	d10b      	bne.n	800cab8 <lorawan_aes_set_key+0x38>
 800caa0:	4a64      	ldr	r2, [pc, #400]	@ (800cc34 <lorawan_aes_set_key+0x1b4>)
 800caa2:	fa22 f303 	lsr.w	r3, r2, r3
 800caa6:	f003 0301 	and.w	r3, r3, #1
 800caaa:	2b00      	cmp	r3, #0
 800caac:	bf14      	ite	ne
 800caae:	2301      	movne	r3, #1
 800cab0:	2300      	moveq	r3, #0
 800cab2:	b2db      	uxtb	r3, r3
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d105      	bne.n	800cac4 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2200      	movs	r2, #0
 800cabc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800cac0:	23ff      	movs	r3, #255	@ 0xff
 800cac2:	e0b2      	b.n	800cc2a <lorawan_aes_set_key+0x1aa>
        break;
 800cac4:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	7afa      	ldrb	r2, [r7, #11]
 800caca:	68f9      	ldr	r1, [r7, #12]
 800cacc:	4618      	mov	r0, r3
 800cace:	f7ff fbfc 	bl	800c2ca <copy_block_nn>
    hi = (keylen + 28) << 2;
 800cad2:	7afb      	ldrb	r3, [r7, #11]
 800cad4:	331c      	adds	r3, #28
 800cad6:	b2db      	uxtb	r3, r3
 800cad8:	009b      	lsls	r3, r3, #2
 800cada:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800cadc:	7c7b      	ldrb	r3, [r7, #17]
 800cade:	091b      	lsrs	r3, r3, #4
 800cae0:	b2db      	uxtb	r3, r3
 800cae2:	3b01      	subs	r3, #1
 800cae4:	b2da      	uxtb	r2, r3
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800caec:	7afb      	ldrb	r3, [r7, #11]
 800caee:	75fb      	strb	r3, [r7, #23]
 800caf0:	2301      	movs	r3, #1
 800caf2:	75bb      	strb	r3, [r7, #22]
 800caf4:	e093      	b.n	800cc1e <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800caf6:	7dfb      	ldrb	r3, [r7, #23]
 800caf8:	3b04      	subs	r3, #4
 800cafa:	687a      	ldr	r2, [r7, #4]
 800cafc:	5cd3      	ldrb	r3, [r2, r3]
 800cafe:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800cb00:	7dfb      	ldrb	r3, [r7, #23]
 800cb02:	3b03      	subs	r3, #3
 800cb04:	687a      	ldr	r2, [r7, #4]
 800cb06:	5cd3      	ldrb	r3, [r2, r3]
 800cb08:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800cb0a:	7dfb      	ldrb	r3, [r7, #23]
 800cb0c:	3b02      	subs	r3, #2
 800cb0e:	687a      	ldr	r2, [r7, #4]
 800cb10:	5cd3      	ldrb	r3, [r2, r3]
 800cb12:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800cb14:	7dfb      	ldrb	r3, [r7, #23]
 800cb16:	3b01      	subs	r3, #1
 800cb18:	687a      	ldr	r2, [r7, #4]
 800cb1a:	5cd3      	ldrb	r3, [r2, r3]
 800cb1c:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800cb1e:	7dfb      	ldrb	r3, [r7, #23]
 800cb20:	7afa      	ldrb	r2, [r7, #11]
 800cb22:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb26:	fb01 f202 	mul.w	r2, r1, r2
 800cb2a:	1a9b      	subs	r3, r3, r2
 800cb2c:	b2db      	uxtb	r3, r3
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d127      	bne.n	800cb82 <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800cb32:	7d7b      	ldrb	r3, [r7, #21]
 800cb34:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800cb36:	7d3b      	ldrb	r3, [r7, #20]
 800cb38:	4a3f      	ldr	r2, [pc, #252]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cb3a:	5cd2      	ldrb	r2, [r2, r3]
 800cb3c:	7dbb      	ldrb	r3, [r7, #22]
 800cb3e:	4053      	eors	r3, r2
 800cb40:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800cb42:	7cfb      	ldrb	r3, [r7, #19]
 800cb44:	4a3c      	ldr	r2, [pc, #240]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cb46:	5cd3      	ldrb	r3, [r2, r3]
 800cb48:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800cb4a:	7cbb      	ldrb	r3, [r7, #18]
 800cb4c:	4a3a      	ldr	r2, [pc, #232]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cb4e:	5cd3      	ldrb	r3, [r2, r3]
 800cb50:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800cb52:	7c3b      	ldrb	r3, [r7, #16]
 800cb54:	4a38      	ldr	r2, [pc, #224]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cb56:	5cd3      	ldrb	r3, [r2, r3]
 800cb58:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800cb5a:	7dbb      	ldrb	r3, [r7, #22]
 800cb5c:	005b      	lsls	r3, r3, #1
 800cb5e:	b25a      	sxtb	r2, r3
 800cb60:	7dbb      	ldrb	r3, [r7, #22]
 800cb62:	09db      	lsrs	r3, r3, #7
 800cb64:	b2db      	uxtb	r3, r3
 800cb66:	4619      	mov	r1, r3
 800cb68:	0049      	lsls	r1, r1, #1
 800cb6a:	440b      	add	r3, r1
 800cb6c:	4619      	mov	r1, r3
 800cb6e:	00c8      	lsls	r0, r1, #3
 800cb70:	4619      	mov	r1, r3
 800cb72:	4603      	mov	r3, r0
 800cb74:	440b      	add	r3, r1
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	b25b      	sxtb	r3, r3
 800cb7a:	4053      	eors	r3, r2
 800cb7c:	b25b      	sxtb	r3, r3
 800cb7e:	75bb      	strb	r3, [r7, #22]
 800cb80:	e01c      	b.n	800cbbc <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800cb82:	7afb      	ldrb	r3, [r7, #11]
 800cb84:	2b18      	cmp	r3, #24
 800cb86:	d919      	bls.n	800cbbc <lorawan_aes_set_key+0x13c>
 800cb88:	7dfb      	ldrb	r3, [r7, #23]
 800cb8a:	7afa      	ldrb	r2, [r7, #11]
 800cb8c:	fbb3 f1f2 	udiv	r1, r3, r2
 800cb90:	fb01 f202 	mul.w	r2, r1, r2
 800cb94:	1a9b      	subs	r3, r3, r2
 800cb96:	b2db      	uxtb	r3, r3
 800cb98:	2b10      	cmp	r3, #16
 800cb9a:	d10f      	bne.n	800cbbc <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800cb9c:	7d7b      	ldrb	r3, [r7, #21]
 800cb9e:	4a26      	ldr	r2, [pc, #152]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cba0:	5cd3      	ldrb	r3, [r2, r3]
 800cba2:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800cba4:	7d3b      	ldrb	r3, [r7, #20]
 800cba6:	4a24      	ldr	r2, [pc, #144]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cba8:	5cd3      	ldrb	r3, [r2, r3]
 800cbaa:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800cbac:	7cfb      	ldrb	r3, [r7, #19]
 800cbae:	4a22      	ldr	r2, [pc, #136]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cbb0:	5cd3      	ldrb	r3, [r2, r3]
 800cbb2:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800cbb4:	7cbb      	ldrb	r3, [r7, #18]
 800cbb6:	4a20      	ldr	r2, [pc, #128]	@ (800cc38 <lorawan_aes_set_key+0x1b8>)
 800cbb8:	5cd3      	ldrb	r3, [r2, r3]
 800cbba:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800cbbc:	7dfa      	ldrb	r2, [r7, #23]
 800cbbe:	7afb      	ldrb	r3, [r7, #11]
 800cbc0:	1ad3      	subs	r3, r2, r3
 800cbc2:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800cbc4:	7c3b      	ldrb	r3, [r7, #16]
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	5cd1      	ldrb	r1, [r2, r3]
 800cbca:	7dfb      	ldrb	r3, [r7, #23]
 800cbcc:	7d7a      	ldrb	r2, [r7, #21]
 800cbce:	404a      	eors	r2, r1
 800cbd0:	b2d1      	uxtb	r1, r2
 800cbd2:	687a      	ldr	r2, [r7, #4]
 800cbd4:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800cbd6:	7c3b      	ldrb	r3, [r7, #16]
 800cbd8:	3301      	adds	r3, #1
 800cbda:	687a      	ldr	r2, [r7, #4]
 800cbdc:	5cd1      	ldrb	r1, [r2, r3]
 800cbde:	7dfb      	ldrb	r3, [r7, #23]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	7d3a      	ldrb	r2, [r7, #20]
 800cbe4:	404a      	eors	r2, r1
 800cbe6:	b2d1      	uxtb	r1, r2
 800cbe8:	687a      	ldr	r2, [r7, #4]
 800cbea:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800cbec:	7c3b      	ldrb	r3, [r7, #16]
 800cbee:	3302      	adds	r3, #2
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	5cd1      	ldrb	r1, [r2, r3]
 800cbf4:	7dfb      	ldrb	r3, [r7, #23]
 800cbf6:	3302      	adds	r3, #2
 800cbf8:	7cfa      	ldrb	r2, [r7, #19]
 800cbfa:	404a      	eors	r2, r1
 800cbfc:	b2d1      	uxtb	r1, r2
 800cbfe:	687a      	ldr	r2, [r7, #4]
 800cc00:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800cc02:	7c3b      	ldrb	r3, [r7, #16]
 800cc04:	3303      	adds	r3, #3
 800cc06:	687a      	ldr	r2, [r7, #4]
 800cc08:	5cd1      	ldrb	r1, [r2, r3]
 800cc0a:	7dfb      	ldrb	r3, [r7, #23]
 800cc0c:	3303      	adds	r3, #3
 800cc0e:	7cba      	ldrb	r2, [r7, #18]
 800cc10:	404a      	eors	r2, r1
 800cc12:	b2d1      	uxtb	r1, r2
 800cc14:	687a      	ldr	r2, [r7, #4]
 800cc16:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800cc18:	7dfb      	ldrb	r3, [r7, #23]
 800cc1a:	3304      	adds	r3, #4
 800cc1c:	75fb      	strb	r3, [r7, #23]
 800cc1e:	7dfa      	ldrb	r2, [r7, #23]
 800cc20:	7c7b      	ldrb	r3, [r7, #17]
 800cc22:	429a      	cmp	r2, r3
 800cc24:	f4ff af67 	bcc.w	800caf6 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800cc28:	2300      	movs	r3, #0
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	3718      	adds	r7, #24
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	bd80      	pop	{r7, pc}
 800cc32:	bf00      	nop
 800cc34:	00010101 	.word	0x00010101
 800cc38:	080236a8 	.word	0x080236a8

0800cc3c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b08a      	sub	sp, #40	@ 0x28
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d038      	beq.n	800ccc4 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800cc52:	687a      	ldr	r2, [r7, #4]
 800cc54:	f107 0314 	add.w	r3, r7, #20
 800cc58:	68f9      	ldr	r1, [r7, #12]
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7ff fc07 	bl	800c46e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800cc60:	2301      	movs	r3, #1
 800cc62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cc66:	e014      	b.n	800cc92 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800cc68:	f107 0314 	add.w	r3, r7, #20
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f7ff fd5d 	bl	800c72c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cc78:	0112      	lsls	r2, r2, #4
 800cc7a:	441a      	add	r2, r3
 800cc7c:	f107 0314 	add.w	r3, r7, #20
 800cc80:	4611      	mov	r1, r2
 800cc82:	4618      	mov	r0, r3
 800cc84:	f7ff fcab 	bl	800c5de <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800cc88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc8c:	3301      	adds	r3, #1
 800cc8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800cc98:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d3e3      	bcc.n	800cc68 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800cca0:	f107 0314 	add.w	r3, r7, #20
 800cca4:	4618      	mov	r0, r3
 800cca6:	f7ff fca7 	bl	800c5f8 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ccb0:	0112      	lsls	r2, r2, #4
 800ccb2:	441a      	add	r2, r3
 800ccb4:	f107 0314 	add.w	r3, r7, #20
 800ccb8:	4619      	mov	r1, r3
 800ccba:	68b8      	ldr	r0, [r7, #8]
 800ccbc:	f7ff fbd7 	bl	800c46e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	e000      	b.n	800ccc6 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800ccc4:	23ff      	movs	r3, #255	@ 0xff
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3728      	adds	r7, #40	@ 0x28
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
	...

0800ccd0 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800ccd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ccd2:	b0a1      	sub	sp, #132	@ 0x84
 800ccd4:	af12      	add	r7, sp, #72	@ 0x48
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800ccdc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800cce0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cce4:	4611      	mov	r1, r2
 800cce6:	4618      	mov	r0, r3
 800cce8:	f000 fa12 	bl	800d110 <SecureElementGetKeyByID>
 800ccec:	4603      	mov	r3, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d174      	bne.n	800cddc <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ccf8:	e06c      	b.n	800cdd4 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800ccfa:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ccfe:	4939      	ldr	r1, [pc, #228]	@ (800cde4 <PrintKey+0x114>)
 800cd00:	4613      	mov	r3, r2
 800cd02:	005b      	lsls	r3, r3, #1
 800cd04:	4413      	add	r3, r2
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	440b      	add	r3, r1
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800cd10:	429a      	cmp	r2, r3
 800cd12:	d15a      	bne.n	800cdca <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800cd14:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800cd18:	4932      	ldr	r1, [pc, #200]	@ (800cde4 <PrintKey+0x114>)
 800cd1a:	4613      	mov	r3, r2
 800cd1c:	005b      	lsls	r3, r3, #1
 800cd1e:	4413      	add	r3, r2
 800cd20:	009b      	lsls	r3, r3, #2
 800cd22:	440b      	add	r3, r1
 800cd24:	3308      	adds	r3, #8
 800cd26:	6819      	ldr	r1, [r3, #0]
 800cd28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd2a:	785b      	ldrb	r3, [r3, #1]
 800cd2c:	461d      	mov	r5, r3
 800cd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd30:	789b      	ldrb	r3, [r3, #2]
 800cd32:	461e      	mov	r6, r3
 800cd34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd36:	78db      	ldrb	r3, [r3, #3]
 800cd38:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd3c:	791b      	ldrb	r3, [r3, #4]
 800cd3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd42:	795b      	ldrb	r3, [r3, #5]
 800cd44:	623b      	str	r3, [r7, #32]
 800cd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd48:	799b      	ldrb	r3, [r3, #6]
 800cd4a:	61fb      	str	r3, [r7, #28]
 800cd4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4e:	79db      	ldrb	r3, [r3, #7]
 800cd50:	61bb      	str	r3, [r7, #24]
 800cd52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd54:	7a1b      	ldrb	r3, [r3, #8]
 800cd56:	617b      	str	r3, [r7, #20]
 800cd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd5a:	7a5b      	ldrb	r3, [r3, #9]
 800cd5c:	613b      	str	r3, [r7, #16]
 800cd5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd60:	7a9b      	ldrb	r3, [r3, #10]
 800cd62:	60fb      	str	r3, [r7, #12]
 800cd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd66:	7adb      	ldrb	r3, [r3, #11]
 800cd68:	60bb      	str	r3, [r7, #8]
 800cd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd6c:	7b1b      	ldrb	r3, [r3, #12]
 800cd6e:	607b      	str	r3, [r7, #4]
 800cd70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd72:	7b5b      	ldrb	r3, [r3, #13]
 800cd74:	461c      	mov	r4, r3
 800cd76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd78:	7b9b      	ldrb	r3, [r3, #14]
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd7e:	7bdb      	ldrb	r3, [r3, #15]
 800cd80:	461a      	mov	r2, r3
 800cd82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd84:	7c1b      	ldrb	r3, [r3, #16]
 800cd86:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd88:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cd8a:	900e      	str	r0, [sp, #56]	@ 0x38
 800cd8c:	940d      	str	r4, [sp, #52]	@ 0x34
 800cd8e:	687a      	ldr	r2, [r7, #4]
 800cd90:	920c      	str	r2, [sp, #48]	@ 0x30
 800cd92:	68ba      	ldr	r2, [r7, #8]
 800cd94:	920b      	str	r2, [sp, #44]	@ 0x2c
 800cd96:	68fa      	ldr	r2, [r7, #12]
 800cd98:	920a      	str	r2, [sp, #40]	@ 0x28
 800cd9a:	693a      	ldr	r2, [r7, #16]
 800cd9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd9e:	697a      	ldr	r2, [r7, #20]
 800cda0:	9208      	str	r2, [sp, #32]
 800cda2:	69ba      	ldr	r2, [r7, #24]
 800cda4:	9207      	str	r2, [sp, #28]
 800cda6:	69fa      	ldr	r2, [r7, #28]
 800cda8:	9206      	str	r2, [sp, #24]
 800cdaa:	6a3a      	ldr	r2, [r7, #32]
 800cdac:	9205      	str	r2, [sp, #20]
 800cdae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdb0:	9204      	str	r2, [sp, #16]
 800cdb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb4:	9303      	str	r3, [sp, #12]
 800cdb6:	9602      	str	r6, [sp, #8]
 800cdb8:	9501      	str	r5, [sp, #4]
 800cdba:	9100      	str	r1, [sp, #0]
 800cdbc:	4b0a      	ldr	r3, [pc, #40]	@ (800cde8 <PrintKey+0x118>)
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	2100      	movs	r1, #0
 800cdc2:	2002      	movs	r0, #2
 800cdc4:	f012 fc74 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
 800cdc8:	e008      	b.n	800cddc <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cdca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cdce:	3301      	adds	r3, #1
 800cdd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cdd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cdd8:	2b0a      	cmp	r3, #10
 800cdda:	d98e      	bls.n	800ccfa <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800cddc:	373c      	adds	r7, #60	@ 0x3c
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cde2:	bf00      	nop
 800cde4:	080239a8 	.word	0x080239a8
 800cde8:	08023240 	.word	0x08023240

0800cdec <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800cdec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdee:	b091      	sub	sp, #68	@ 0x44
 800cdf0:	af08      	add	r7, sp, #32
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800cdfa:	f107 0310 	add.w	r3, r7, #16
 800cdfe:	4618      	mov	r0, r3
 800ce00:	f000 fbf0 	bl	800d5e4 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800ce04:	7c3b      	ldrb	r3, [r7, #16]
 800ce06:	7c7a      	ldrb	r2, [r7, #17]
 800ce08:	7cb9      	ldrb	r1, [r7, #18]
 800ce0a:	7cf8      	ldrb	r0, [r7, #19]
 800ce0c:	7d3c      	ldrb	r4, [r7, #20]
 800ce0e:	7d7d      	ldrb	r5, [r7, #21]
 800ce10:	7dbe      	ldrb	r6, [r7, #22]
 800ce12:	f897 c017 	ldrb.w	ip, [r7, #23]
 800ce16:	f8cd c01c 	str.w	ip, [sp, #28]
 800ce1a:	9606      	str	r6, [sp, #24]
 800ce1c:	9505      	str	r5, [sp, #20]
 800ce1e:	9404      	str	r4, [sp, #16]
 800ce20:	9003      	str	r0, [sp, #12]
 800ce22:	9102      	str	r1, [sp, #8]
 800ce24:	9201      	str	r2, [sp, #4]
 800ce26:	9300      	str	r3, [sp, #0]
 800ce28:	4b24      	ldr	r3, [pc, #144]	@ (800cebc <PrintIds+0xd0>)
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	2100      	movs	r1, #0
 800ce2e:	2002      	movs	r0, #2
 800ce30:	f012 fc3e 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800ce34:	f107 0318 	add.w	r3, r7, #24
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f000 fc03 	bl	800d644 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800ce3e:	7e3b      	ldrb	r3, [r7, #24]
 800ce40:	7e7a      	ldrb	r2, [r7, #25]
 800ce42:	7eb9      	ldrb	r1, [r7, #26]
 800ce44:	7ef8      	ldrb	r0, [r7, #27]
 800ce46:	7f3c      	ldrb	r4, [r7, #28]
 800ce48:	7f7d      	ldrb	r5, [r7, #29]
 800ce4a:	7fbe      	ldrb	r6, [r7, #30]
 800ce4c:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800ce50:	f8cd c01c 	str.w	ip, [sp, #28]
 800ce54:	9606      	str	r6, [sp, #24]
 800ce56:	9505      	str	r5, [sp, #20]
 800ce58:	9404      	str	r4, [sp, #16]
 800ce5a:	9003      	str	r0, [sp, #12]
 800ce5c:	9102      	str	r1, [sp, #8]
 800ce5e:	9201      	str	r2, [sp, #4]
 800ce60:	9300      	str	r3, [sp, #0]
 800ce62:	4b17      	ldr	r3, [pc, #92]	@ (800cec0 <PrintIds+0xd4>)
 800ce64:	2200      	movs	r2, #0
 800ce66:	2100      	movs	r1, #0
 800ce68:	2002      	movs	r0, #2
 800ce6a:	f012 fc21 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800ce6e:	f107 020c 	add.w	r2, r7, #12
 800ce72:	79fb      	ldrb	r3, [r7, #7]
 800ce74:	4611      	mov	r1, r2
 800ce76:	4618      	mov	r0, r3
 800ce78:	f000 fc16 	bl	800d6a8 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800ce7c:	f107 030c 	add.w	r3, r7, #12
 800ce80:	3303      	adds	r3, #3
 800ce82:	781b      	ldrb	r3, [r3, #0]
 800ce84:	461a      	mov	r2, r3
 800ce86:	f107 030c 	add.w	r3, r7, #12
 800ce8a:	3302      	adds	r3, #2
 800ce8c:	781b      	ldrb	r3, [r3, #0]
 800ce8e:	4619      	mov	r1, r3
 800ce90:	f107 030c 	add.w	r3, r7, #12
 800ce94:	3301      	adds	r3, #1
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f107 030c 	add.w	r3, r7, #12
 800ce9e:	781b      	ldrb	r3, [r3, #0]
 800cea0:	9303      	str	r3, [sp, #12]
 800cea2:	9002      	str	r0, [sp, #8]
 800cea4:	9101      	str	r1, [sp, #4]
 800cea6:	9200      	str	r2, [sp, #0]
 800cea8:	4b06      	ldr	r3, [pc, #24]	@ (800cec4 <PrintIds+0xd8>)
 800ceaa:	2200      	movs	r2, #0
 800ceac:	2100      	movs	r1, #0
 800ceae:	2002      	movs	r0, #2
 800ceb0:	f012 fbfe 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800ceb4:	bf00      	nop
 800ceb6:	3724      	adds	r7, #36	@ 0x24
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cebc:	0802329c 	.word	0x0802329c
 800cec0:	080232dc 	.word	0x080232dc
 800cec4:	0802331c 	.word	0x0802331c

0800cec8 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800cec8:	b480      	push	{r7}
 800ceca:	b085      	sub	sp, #20
 800cecc:	af00      	add	r7, sp, #0
 800cece:	4603      	mov	r3, r0
 800ced0:	6039      	str	r1, [r7, #0]
 800ced2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ced4:	2300      	movs	r3, #0
 800ced6:	73fb      	strb	r3, [r7, #15]
 800ced8:	e01a      	b.n	800cf10 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800ceda:	4b12      	ldr	r3, [pc, #72]	@ (800cf24 <GetKeyByID+0x5c>)
 800cedc:	6819      	ldr	r1, [r3, #0]
 800cede:	7bfa      	ldrb	r2, [r7, #15]
 800cee0:	4613      	mov	r3, r2
 800cee2:	011b      	lsls	r3, r3, #4
 800cee4:	4413      	add	r3, r2
 800cee6:	440b      	add	r3, r1
 800cee8:	3318      	adds	r3, #24
 800ceea:	781b      	ldrb	r3, [r3, #0]
 800ceec:	79fa      	ldrb	r2, [r7, #7]
 800ceee:	429a      	cmp	r2, r3
 800cef0:	d10b      	bne.n	800cf0a <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800cef2:	4b0c      	ldr	r3, [pc, #48]	@ (800cf24 <GetKeyByID+0x5c>)
 800cef4:	6819      	ldr	r1, [r3, #0]
 800cef6:	7bfa      	ldrb	r2, [r7, #15]
 800cef8:	4613      	mov	r3, r2
 800cefa:	011b      	lsls	r3, r3, #4
 800cefc:	4413      	add	r3, r2
 800cefe:	3318      	adds	r3, #24
 800cf00:	18ca      	adds	r2, r1, r3
 800cf02:	683b      	ldr	r3, [r7, #0]
 800cf04:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800cf06:	2300      	movs	r3, #0
 800cf08:	e006      	b.n	800cf18 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800cf0a:	7bfb      	ldrb	r3, [r7, #15]
 800cf0c:	3301      	adds	r3, #1
 800cf0e:	73fb      	strb	r3, [r7, #15]
 800cf10:	7bfb      	ldrb	r3, [r7, #15]
 800cf12:	2b0a      	cmp	r3, #10
 800cf14:	d9e1      	bls.n	800ceda <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800cf16:	2303      	movs	r3, #3
}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	3714      	adds	r7, #20
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bc80      	pop	{r7}
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop
 800cf24:	20000a1c 	.word	0x20000a1c

0800cf28 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800cf28:	b590      	push	{r4, r7, lr}
 800cf2a:	b0d1      	sub	sp, #324	@ 0x144
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800cf32:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800cf36:	6020      	str	r0, [r4, #0]
 800cf38:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800cf3c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800cf40:	6001      	str	r1, [r0, #0]
 800cf42:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800cf46:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800cf4a:	600a      	str	r2, [r1, #0]
 800cf4c:	461a      	mov	r2, r3
 800cf4e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cf52:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cf56:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800cf58:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cf5c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d003      	beq.n	800cf6e <ComputeCmac+0x46>
 800cf66:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d101      	bne.n	800cf72 <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800cf6e:	2302      	movs	r3, #2
 800cf70:	e05d      	b.n	800d02e <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800cf72:	f107 0314 	add.w	r3, r7, #20
 800cf76:	4618      	mov	r0, r3
 800cf78:	f7fe ff02 	bl	800bd80 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800cf7c:	f107 0210 	add.w	r2, r7, #16
 800cf80:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cf84:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800cf88:	781b      	ldrb	r3, [r3, #0]
 800cf8a:	4611      	mov	r1, r2
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f7ff ff9b 	bl	800cec8 <GetKeyByID>
 800cf92:	4603      	mov	r3, r0
 800cf94:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800cf98:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d144      	bne.n	800d02a <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800cfa0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfa4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	1c5a      	adds	r2, r3, #1
 800cfac:	f107 0314 	add.w	r3, r7, #20
 800cfb0:	4611      	mov	r1, r2
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7fe fefd 	bl	800bdb2 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800cfb8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfbc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d009      	beq.n	800cfda <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800cfc6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cfce:	f107 0014 	add.w	r0, r7, #20
 800cfd2:	2210      	movs	r2, #16
 800cfd4:	6819      	ldr	r1, [r3, #0]
 800cfd6:	f7fe fefb 	bl	800bdd0 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800cfda:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfde:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800cfe2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800cfe6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800cfea:	f107 0014 	add.w	r0, r7, #20
 800cfee:	6812      	ldr	r2, [r2, #0]
 800cff0:	6819      	ldr	r1, [r3, #0]
 800cff2:	f7fe feed 	bl	800bdd0 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800cff6:	f107 0214 	add.w	r2, r7, #20
 800cffa:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800cffe:	4611      	mov	r1, r2
 800d000:	4618      	mov	r0, r3
 800d002:	f7fe ffa7 	bl	800bf54 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800d006:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800d00a:	461a      	mov	r2, r3
 800d00c:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800d010:	021b      	lsls	r3, r3, #8
 800d012:	431a      	orrs	r2, r3
 800d014:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800d018:	041b      	lsls	r3, r3, #16
 800d01a:	431a      	orrs	r2, r3
 800d01c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800d020:	061b      	lsls	r3, r3, #24
 800d022:	431a      	orrs	r2, r3
 800d024:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d028:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800d02a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800d02e:	4618      	mov	r0, r3
 800d030:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d034:	46bd      	mov	sp, r7
 800d036:	bd90      	pop	{r4, r7, pc}

0800d038 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b082      	sub	sp, #8
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d101      	bne.n	800d04a <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d046:	2302      	movs	r3, #2
 800d048:	e00a      	b.n	800d060 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800d04a:	4a07      	ldr	r2, [pc, #28]	@ (800d068 <SecureElementInit+0x30>)
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800d050:	4b05      	ldr	r3, [pc, #20]	@ (800d068 <SecureElementInit+0x30>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	22d8      	movs	r2, #216	@ 0xd8
 800d056:	4905      	ldr	r1, [pc, #20]	@ (800d06c <SecureElementInit+0x34>)
 800d058:	4618      	mov	r0, r3
 800d05a:	f00d ff6c 	bl	801af36 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800d05e:	2300      	movs	r3, #0
}
 800d060:	4618      	mov	r0, r3
 800d062:	3708      	adds	r7, #8
 800d064:	46bd      	mov	sp, r7
 800d066:	bd80      	pop	{r7, pc}
 800d068:	20000a1c 	.word	0x20000a1c
 800d06c:	080240c0 	.word	0x080240c0

0800d070 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b086      	sub	sp, #24
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
 800d078:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800d07a:	2300      	movs	r3, #0
 800d07c:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800d07e:	f107 030c 	add.w	r3, r7, #12
 800d082:	4618      	mov	r0, r3
 800d084:	f000 faae 	bl	800d5e4 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800d088:	f107 0308 	add.w	r3, r7, #8
 800d08c:	4619      	mov	r1, r3
 800d08e:	2001      	movs	r0, #1
 800d090:	f000 fb0a 	bl	800d6a8 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d024      	beq.n	800d0e4 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800d09a:	2300      	movs	r3, #0
 800d09c:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d09e:	2300      	movs	r3, #0
 800d0a0:	75bb      	strb	r3, [r7, #22]
 800d0a2:	e00c      	b.n	800d0be <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800d0a4:	7dbb      	ldrb	r3, [r7, #22]
 800d0a6:	3318      	adds	r3, #24
 800d0a8:	443b      	add	r3, r7
 800d0aa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d002      	beq.n	800d0b8 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	75fb      	strb	r3, [r7, #23]
                break;
 800d0b6:	e005      	b.n	800d0c4 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d0b8:	7dbb      	ldrb	r3, [r7, #22]
 800d0ba:	3301      	adds	r3, #1
 800d0bc:	75bb      	strb	r3, [r7, #22]
 800d0be:	7dbb      	ldrb	r3, [r7, #22]
 800d0c0:	2b07      	cmp	r3, #7
 800d0c2:	d9ef      	bls.n	800d0a4 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800d0c4:	7dfb      	ldrb	r3, [r7, #23]
 800d0c6:	f083 0301 	eor.w	r3, r3, #1
 800d0ca:	b2db      	uxtb	r3, r3
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d009      	beq.n	800d0e4 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800d0d0:	f107 020c 	add.w	r2, r7, #12
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	4610      	mov	r0, r2
 800d0d8:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800d0da:	f107 030c 	add.w	r3, r7, #12
 800d0de:	4618      	mov	r0, r3
 800d0e0:	f000 fa68 	bl	800d5b4 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d00c      	beq.n	800d104 <SecureElementInitMcuID+0x94>
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d109      	bne.n	800d104 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800d0f0:	f107 0208 	add.w	r2, r7, #8
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	4610      	mov	r0, r2
 800d0f8:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	2001      	movs	r0, #1
 800d100:	f000 fab8 	bl	800d674 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d104:	2300      	movs	r3, #0
}
 800d106:	4618      	mov	r0, r3
 800d108:	3718      	adds	r7, #24
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd80      	pop	{r7, pc}
	...

0800d110 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d110:	b480      	push	{r7}
 800d112:	b085      	sub	sp, #20
 800d114:	af00      	add	r7, sp, #0
 800d116:	4603      	mov	r3, r0
 800d118:	6039      	str	r1, [r7, #0]
 800d11a:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d11c:	2300      	movs	r3, #0
 800d11e:	73fb      	strb	r3, [r7, #15]
 800d120:	e01a      	b.n	800d158 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d122:	4b12      	ldr	r3, [pc, #72]	@ (800d16c <SecureElementGetKeyByID+0x5c>)
 800d124:	6819      	ldr	r1, [r3, #0]
 800d126:	7bfa      	ldrb	r2, [r7, #15]
 800d128:	4613      	mov	r3, r2
 800d12a:	011b      	lsls	r3, r3, #4
 800d12c:	4413      	add	r3, r2
 800d12e:	440b      	add	r3, r1
 800d130:	3318      	adds	r3, #24
 800d132:	781b      	ldrb	r3, [r3, #0]
 800d134:	79fa      	ldrb	r2, [r7, #7]
 800d136:	429a      	cmp	r2, r3
 800d138:	d10b      	bne.n	800d152 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d13a:	4b0c      	ldr	r3, [pc, #48]	@ (800d16c <SecureElementGetKeyByID+0x5c>)
 800d13c:	6819      	ldr	r1, [r3, #0]
 800d13e:	7bfa      	ldrb	r2, [r7, #15]
 800d140:	4613      	mov	r3, r2
 800d142:	011b      	lsls	r3, r3, #4
 800d144:	4413      	add	r3, r2
 800d146:	3318      	adds	r3, #24
 800d148:	18ca      	adds	r2, r1, r3
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d14e:	2300      	movs	r3, #0
 800d150:	e006      	b.n	800d160 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d152:	7bfb      	ldrb	r3, [r7, #15]
 800d154:	3301      	adds	r3, #1
 800d156:	73fb      	strb	r3, [r7, #15]
 800d158:	7bfb      	ldrb	r3, [r7, #15]
 800d15a:	2b0a      	cmp	r3, #10
 800d15c:	d9e1      	bls.n	800d122 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d15e:	2303      	movs	r3, #3
}
 800d160:	4618      	mov	r0, r3
 800d162:	3714      	adds	r7, #20
 800d164:	46bd      	mov	sp, r7
 800d166:	bc80      	pop	{r7}
 800d168:	4770      	bx	lr
 800d16a:	bf00      	nop
 800d16c:	20000a1c 	.word	0x20000a1c

0800d170 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800d170:	b580      	push	{r7, lr}
 800d172:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800d174:	2000      	movs	r0, #0
 800d176:	f7ff fdab 	bl	800ccd0 <PrintKey>
    PrintKey( NWK_KEY );
 800d17a:	2001      	movs	r0, #1
 800d17c:	f7ff fda8 	bl	800ccd0 <PrintKey>
    PrintKey( APP_S_KEY );
 800d180:	2009      	movs	r0, #9
 800d182:	f7ff fda5 	bl	800ccd0 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d186:	2008      	movs	r0, #8
 800d188:	f7ff fda2 	bl	800ccd0 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800d18c:	2000      	movs	r0, #0
 800d18e:	f7ff fe2d 	bl	800cdec <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d192:	2300      	movs	r3, #0
}
 800d194:	4618      	mov	r0, r3
 800d196:	bd80      	pop	{r7, pc}

0800d198 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b082      	sub	sp, #8
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	4603      	mov	r3, r0
 800d1a0:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800d1a2:	200b      	movs	r0, #11
 800d1a4:	f7ff fd94 	bl	800ccd0 <PrintKey>
    PrintKey( MC_KE_KEY );
 800d1a8:	200c      	movs	r0, #12
 800d1aa:	f7ff fd91 	bl	800ccd0 <PrintKey>
    PrintKey( APP_S_KEY );
 800d1ae:	2009      	movs	r0, #9
 800d1b0:	f7ff fd8e 	bl	800ccd0 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d1b4:	2008      	movs	r0, #8
 800d1b6:	f7ff fd8b 	bl	800ccd0 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800d1ba:	200a      	movs	r0, #10
 800d1bc:	f7ff fd88 	bl	800ccd0 <PrintKey>
    PrintIds( mode );
 800d1c0:	79fb      	ldrb	r3, [r7, #7]
 800d1c2:	4618      	mov	r0, r3
 800d1c4:	f7ff fe12 	bl	800cdec <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d1c8:	2300      	movs	r3, #0
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	3708      	adds	r7, #8
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bd80      	pop	{r7, pc}
	...

0800d1d4 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b088      	sub	sp, #32
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	4603      	mov	r3, r0
 800d1dc:	6039      	str	r1, [r7, #0]
 800d1de:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d1e0:	683b      	ldr	r3, [r7, #0]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d101      	bne.n	800d1ea <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d1e6:	2302      	movs	r3, #2
 800d1e8:	e04c      	b.n	800d284 <SecureElementSetKey+0xb0>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d1ea:	2300      	movs	r3, #0
 800d1ec:	77fb      	strb	r3, [r7, #31]
 800d1ee:	e045      	b.n	800d27c <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d1f0:	4b26      	ldr	r3, [pc, #152]	@ (800d28c <SecureElementSetKey+0xb8>)
 800d1f2:	6819      	ldr	r1, [r3, #0]
 800d1f4:	7ffa      	ldrb	r2, [r7, #31]
 800d1f6:	4613      	mov	r3, r2
 800d1f8:	011b      	lsls	r3, r3, #4
 800d1fa:	4413      	add	r3, r2
 800d1fc:	440b      	add	r3, r1
 800d1fe:	3318      	adds	r3, #24
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	79fa      	ldrb	r2, [r7, #7]
 800d204:	429a      	cmp	r2, r3
 800d206:	d136      	bne.n	800d276 <SecureElementSetKey+0xa2>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800d208:	79fb      	ldrb	r3, [r7, #7]
 800d20a:	2b0d      	cmp	r3, #13
 800d20c:	d123      	bne.n	800d256 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800d20e:	2306      	movs	r3, #6
 800d210:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800d212:	2300      	movs	r3, #0
 800d214:	60fb      	str	r3, [r7, #12]
 800d216:	f107 0310 	add.w	r3, r7, #16
 800d21a:	2200      	movs	r2, #0
 800d21c:	601a      	str	r2, [r3, #0]
 800d21e:	605a      	str	r2, [r3, #4]
 800d220:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800d222:	f107 030c 	add.w	r3, r7, #12
 800d226:	220c      	movs	r2, #12
 800d228:	2110      	movs	r1, #16
 800d22a:	6838      	ldr	r0, [r7, #0]
 800d22c:	f000 f876 	bl	800d31c <SecureElementAesEncrypt>
 800d230:	4603      	mov	r3, r0
 800d232:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d234:	4b15      	ldr	r3, [pc, #84]	@ (800d28c <SecureElementSetKey+0xb8>)
 800d236:	6819      	ldr	r1, [r3, #0]
 800d238:	7ffa      	ldrb	r2, [r7, #31]
 800d23a:	4613      	mov	r3, r2
 800d23c:	011b      	lsls	r3, r3, #4
 800d23e:	4413      	add	r3, r2
 800d240:	3318      	adds	r3, #24
 800d242:	440b      	add	r3, r1
 800d244:	3301      	adds	r3, #1
 800d246:	f107 010c 	add.w	r1, r7, #12
 800d24a:	2210      	movs	r2, #16
 800d24c:	4618      	mov	r0, r3
 800d24e:	f00d fe72 	bl	801af36 <memcpy1>
                return retval;
 800d252:	7fbb      	ldrb	r3, [r7, #30]
 800d254:	e016      	b.n	800d284 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d256:	4b0d      	ldr	r3, [pc, #52]	@ (800d28c <SecureElementSetKey+0xb8>)
 800d258:	6819      	ldr	r1, [r3, #0]
 800d25a:	7ffa      	ldrb	r2, [r7, #31]
 800d25c:	4613      	mov	r3, r2
 800d25e:	011b      	lsls	r3, r3, #4
 800d260:	4413      	add	r3, r2
 800d262:	3318      	adds	r3, #24
 800d264:	440b      	add	r3, r1
 800d266:	3301      	adds	r3, #1
 800d268:	2210      	movs	r2, #16
 800d26a:	6839      	ldr	r1, [r7, #0]
 800d26c:	4618      	mov	r0, r3
 800d26e:	f00d fe62 	bl	801af36 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d272:	2300      	movs	r3, #0
 800d274:	e006      	b.n	800d284 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d276:	7ffb      	ldrb	r3, [r7, #31]
 800d278:	3301      	adds	r3, #1
 800d27a:	77fb      	strb	r3, [r7, #31]
 800d27c:	7ffb      	ldrb	r3, [r7, #31]
 800d27e:	2b0a      	cmp	r3, #10
 800d280:	d9b6      	bls.n	800d1f0 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d282:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d284:	4618      	mov	r0, r3
 800d286:	3720      	adds	r7, #32
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	20000a1c 	.word	0x20000a1c

0800d290 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b086      	sub	sp, #24
 800d294:	af02      	add	r7, sp, #8
 800d296:	60f8      	str	r0, [r7, #12]
 800d298:	60b9      	str	r1, [r7, #8]
 800d29a:	607a      	str	r2, [r7, #4]
 800d29c:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800d29e:	78fb      	ldrb	r3, [r7, #3]
 800d2a0:	2b0b      	cmp	r3, #11
 800d2a2:	d901      	bls.n	800d2a8 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d2a4:	2303      	movs	r3, #3
 800d2a6:	e009      	b.n	800d2bc <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d2a8:	78fa      	ldrb	r2, [r7, #3]
 800d2aa:	69bb      	ldr	r3, [r7, #24]
 800d2ac:	9300      	str	r3, [sp, #0]
 800d2ae:	4613      	mov	r3, r2
 800d2b0:	687a      	ldr	r2, [r7, #4]
 800d2b2:	68b9      	ldr	r1, [r7, #8]
 800d2b4:	68f8      	ldr	r0, [r7, #12]
 800d2b6:	f7ff fe37 	bl	800cf28 <ComputeCmac>
 800d2ba:	4603      	mov	r3, r0
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3710      	adds	r7, #16
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}

0800d2c4 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b088      	sub	sp, #32
 800d2c8:	af02      	add	r7, sp, #8
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	607a      	str	r2, [r7, #4]
 800d2d0:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d101      	bne.n	800d2dc <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d2d8:	2302      	movs	r3, #2
 800d2da:	e01b      	b.n	800d314 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d2dc:	2306      	movs	r3, #6
 800d2de:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d2e4:	78fa      	ldrb	r2, [r7, #3]
 800d2e6:	f107 0310 	add.w	r3, r7, #16
 800d2ea:	9300      	str	r3, [sp, #0]
 800d2ec:	4613      	mov	r3, r2
 800d2ee:	68ba      	ldr	r2, [r7, #8]
 800d2f0:	68f9      	ldr	r1, [r7, #12]
 800d2f2:	2000      	movs	r0, #0
 800d2f4:	f7ff fe18 	bl	800cf28 <ComputeCmac>
 800d2f8:	4603      	mov	r3, r0
 800d2fa:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d2fc:	7dfb      	ldrb	r3, [r7, #23]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d001      	beq.n	800d306 <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800d302:	7dfb      	ldrb	r3, [r7, #23]
 800d304:	e006      	b.n	800d314 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	687a      	ldr	r2, [r7, #4]
 800d30a:	429a      	cmp	r2, r3
 800d30c:	d001      	beq.n	800d312 <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d30e:	2301      	movs	r3, #1
 800d310:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d312:	7dfb      	ldrb	r3, [r7, #23]
}
 800d314:	4618      	mov	r0, r3
 800d316:	3718      	adds	r7, #24
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}

0800d31c <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b0c2      	sub	sp, #264	@ 0x108
 800d320:	af00      	add	r7, sp, #0
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d328:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800d32c:	6001      	str	r1, [r0, #0]
 800d32e:	4611      	mov	r1, r2
 800d330:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d334:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d338:	6013      	str	r3, [r2, #0]
 800d33a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d33e:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d342:	460a      	mov	r2, r1
 800d344:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d006      	beq.n	800d35a <SecureElementAesEncrypt+0x3e>
 800d34c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d350:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	2b00      	cmp	r3, #0
 800d358:	d101      	bne.n	800d35e <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d35a:	2302      	movs	r3, #2
 800d35c:	e059      	b.n	800d412 <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800d35e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d362:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	f003 030f 	and.w	r3, r3, #15
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d001      	beq.n	800d374 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d370:	2305      	movs	r3, #5
 800d372:	e04e      	b.n	800d412 <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d374:	f107 0314 	add.w	r3, r7, #20
 800d378:	22f0      	movs	r2, #240	@ 0xf0
 800d37a:	2100      	movs	r1, #0
 800d37c:	4618      	mov	r0, r3
 800d37e:	f00d fe15 	bl	801afac <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d382:	f107 0210 	add.w	r2, r7, #16
 800d386:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d38a:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	4611      	mov	r1, r2
 800d392:	4618      	mov	r0, r3
 800d394:	f7ff fd98 	bl	800cec8 <GetKeyByID>
 800d398:	4603      	mov	r3, r0
 800d39a:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d39e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d133      	bne.n	800d40e <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d3a6:	693b      	ldr	r3, [r7, #16]
 800d3a8:	3301      	adds	r3, #1
 800d3aa:	f107 0214 	add.w	r2, r7, #20
 800d3ae:	2110      	movs	r1, #16
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f7ff fb65 	bl	800ca80 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d3bc:	e020      	b.n	800d400 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d3be:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d3c2:	68fa      	ldr	r2, [r7, #12]
 800d3c4:	18d0      	adds	r0, r2, r3
 800d3c6:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d3ca:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d3ce:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d3d2:	6812      	ldr	r2, [r2, #0]
 800d3d4:	4413      	add	r3, r2
 800d3d6:	f107 0214 	add.w	r2, r7, #20
 800d3da:	4619      	mov	r1, r3
 800d3dc:	f7ff fc2e 	bl	800cc3c <lorawan_aes_encrypt>
            block = block + 16;
 800d3e0:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d3e4:	3310      	adds	r3, #16
 800d3e6:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800d3ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3ee:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d3f2:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d3f6:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800d3fa:	6812      	ldr	r2, [r2, #0]
 800d3fc:	3a10      	subs	r2, #16
 800d3fe:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800d400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d404:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d1d7      	bne.n	800d3be <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800d40e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800d412:	4618      	mov	r0, r3
 800d414:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800d418:	46bd      	mov	sp, r7
 800d41a:	bd80      	pop	{r7, pc}

0800d41c <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800d41c:	b580      	push	{r7, lr}
 800d41e:	b088      	sub	sp, #32
 800d420:	af00      	add	r7, sp, #0
 800d422:	6078      	str	r0, [r7, #4]
 800d424:	460b      	mov	r3, r1
 800d426:	70fb      	strb	r3, [r7, #3]
 800d428:	4613      	mov	r3, r2
 800d42a:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d101      	bne.n	800d436 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d432:	2302      	movs	r3, #2
 800d434:	e02e      	b.n	800d494 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800d436:	2306      	movs	r3, #6
 800d438:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800d43a:	78bb      	ldrb	r3, [r7, #2]
 800d43c:	2b0c      	cmp	r3, #12
 800d43e:	d104      	bne.n	800d44a <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800d440:	78fb      	ldrb	r3, [r7, #3]
 800d442:	2b0b      	cmp	r3, #11
 800d444:	d001      	beq.n	800d44a <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d446:	2303      	movs	r3, #3
 800d448:	e024      	b.n	800d494 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800d44a:	2300      	movs	r3, #0
 800d44c:	60fb      	str	r3, [r7, #12]
 800d44e:	f107 0310 	add.w	r3, r7, #16
 800d452:	2200      	movs	r2, #0
 800d454:	601a      	str	r2, [r3, #0]
 800d456:	605a      	str	r2, [r3, #4]
 800d458:	609a      	str	r2, [r3, #8]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800d45a:	f107 030c 	add.w	r3, r7, #12
 800d45e:	78fa      	ldrb	r2, [r7, #3]
 800d460:	2110      	movs	r1, #16
 800d462:	6878      	ldr	r0, [r7, #4]
 800d464:	f7ff ff5a 	bl	800d31c <SecureElementAesEncrypt>
 800d468:	4603      	mov	r3, r0
 800d46a:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d46c:	7ffb      	ldrb	r3, [r7, #31]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d001      	beq.n	800d476 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 800d472:	7ffb      	ldrb	r3, [r7, #31]
 800d474:	e00e      	b.n	800d494 <SecureElementDeriveAndStoreKey+0x78>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800d476:	f107 020c 	add.w	r2, r7, #12
 800d47a:	78bb      	ldrb	r3, [r7, #2]
 800d47c:	4611      	mov	r1, r2
 800d47e:	4618      	mov	r0, r3
 800d480:	f7ff fea8 	bl	800d1d4 <SecureElementSetKey>
 800d484:	4603      	mov	r3, r0
 800d486:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d488:	7ffb      	ldrb	r3, [r7, #31]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d001      	beq.n	800d492 <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 800d48e:	7ffb      	ldrb	r3, [r7, #31]
 800d490:	e000      	b.n	800d494 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d492:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d494:	4618      	mov	r0, r3
 800d496:	3720      	adds	r7, #32
 800d498:	46bd      	mov	sp, r7
 800d49a:	bd80      	pop	{r7, pc}

0800d49c <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b086      	sub	sp, #24
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60b9      	str	r1, [r7, #8]
 800d4a4:	607b      	str	r3, [r7, #4]
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	73fb      	strb	r3, [r7, #15]
 800d4aa:	4613      	mov	r3, r2
 800d4ac:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d005      	beq.n	800d4c0 <SecureElementProcessJoinAccept+0x24>
 800d4b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d002      	beq.n	800d4c0 <SecureElementProcessJoinAccept+0x24>
 800d4ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d101      	bne.n	800d4c4 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d4c0:	2302      	movs	r3, #2
 800d4c2:	e05c      	b.n	800d57e <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800d4c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d4c8:	2b21      	cmp	r3, #33	@ 0x21
 800d4ca:	d901      	bls.n	800d4d0 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d4cc:	2305      	movs	r3, #5
 800d4ce:	e056      	b.n	800d57e <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800d4d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d4d8:	b29b      	uxth	r3, r3
 800d4da:	461a      	mov	r2, r3
 800d4dc:	6879      	ldr	r1, [r7, #4]
 800d4de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d4e0:	f00d fd29 	bl	801af36 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	1c58      	adds	r0, r3, #1
 800d4e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d4ec:	3b01      	subs	r3, #1
 800d4ee:	4619      	mov	r1, r3
 800d4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f2:	3301      	adds	r3, #1
 800d4f4:	7dfa      	ldrb	r2, [r7, #23]
 800d4f6:	f7ff ff11 	bl	800d31c <SecureElementAesEncrypt>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d001      	beq.n	800d504 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800d500:	2307      	movs	r3, #7
 800d502:	e03c      	b.n	800d57e <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800d504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d506:	330b      	adds	r3, #11
 800d508:	781b      	ldrb	r3, [r3, #0]
 800d50a:	09db      	lsrs	r3, r3, #7
 800d50c:	b2da      	uxtb	r2, r3
 800d50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d510:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800d512:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d516:	3b04      	subs	r3, #4
 800d518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d51a:	4413      	add	r3, r2
 800d51c:	781b      	ldrb	r3, [r3, #0]
 800d51e:	4619      	mov	r1, r3
 800d520:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d524:	3b03      	subs	r3, #3
 800d526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d528:	4413      	add	r3, r2
 800d52a:	781b      	ldrb	r3, [r3, #0]
 800d52c:	021b      	lsls	r3, r3, #8
 800d52e:	ea41 0203 	orr.w	r2, r1, r3
 800d532:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d536:	3b02      	subs	r3, #2
 800d538:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d53a:	440b      	add	r3, r1
 800d53c:	781b      	ldrb	r3, [r3, #0]
 800d53e:	041b      	lsls	r3, r3, #16
 800d540:	431a      	orrs	r2, r3
 800d542:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d546:	3b01      	subs	r3, #1
 800d548:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d54a:	440b      	add	r3, r1
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	061b      	lsls	r3, r3, #24
 800d550:	4313      	orrs	r3, r2
 800d552:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800d554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d10d      	bne.n	800d578 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800d55c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d560:	3b04      	subs	r3, #4
 800d562:	4619      	mov	r1, r3
 800d564:	2301      	movs	r3, #1
 800d566:	693a      	ldr	r2, [r7, #16]
 800d568:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d56a:	f7ff feab 	bl	800d2c4 <SecureElementVerifyAesCmac>
 800d56e:	4603      	mov	r3, r0
 800d570:	2b00      	cmp	r3, #0
 800d572:	d003      	beq.n	800d57c <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800d574:	2301      	movs	r3, #1
 800d576:	e002      	b.n	800d57e <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800d578:	2304      	movs	r3, #4
 800d57a:	e000      	b.n	800d57e <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d57c:	2300      	movs	r3, #0
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3718      	adds	r7, #24
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}
	...

0800d588 <SecureElementRandomNumber>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
SecureElementStatus_t SecureElementRandomNumber( uint32_t *randomNum )
{
 800d588:	b580      	push	{r7, lr}
 800d58a:	b082      	sub	sp, #8
 800d58c:	af00      	add	r7, sp, #0
 800d58e:	6078      	str	r0, [r7, #4]
    if( randomNum == NULL )
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d101      	bne.n	800d59a <SecureElementRandomNumber+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d596:	2302      	movs	r3, #2
 800d598:	e006      	b.n	800d5a8 <SecureElementRandomNumber+0x20>
    }
    *randomNum = Radio.Random();
 800d59a:	4b05      	ldr	r3, [pc, #20]	@ (800d5b0 <SecureElementRandomNumber+0x28>)
 800d59c:	695b      	ldr	r3, [r3, #20]
 800d59e:	4798      	blx	r3
 800d5a0:	4602      	mov	r2, r0
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	601a      	str	r2, [r3, #0]
    return SECURE_ELEMENT_SUCCESS;
 800d5a6:	2300      	movs	r3, #0
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3708      	adds	r7, #8
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}
 800d5b0:	08023bb4 	.word	0x08023bb4

0800d5b4 <SecureElementSetDevEui>:
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b082      	sub	sp, #8
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d101      	bne.n	800d5c6 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d5c2:	2302      	movs	r3, #2
 800d5c4:	e007      	b.n	800d5d6 <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800d5c6:	4b06      	ldr	r3, [pc, #24]	@ (800d5e0 <SecureElementSetDevEui+0x2c>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	2208      	movs	r2, #8
 800d5cc:	6879      	ldr	r1, [r7, #4]
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f00d fcb1 	bl	801af36 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d5d4:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3708      	adds	r7, #8
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bd80      	pop	{r7, pc}
 800d5de:	bf00      	nop
 800d5e0:	20000a1c 	.word	0x20000a1c

0800d5e4 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	b082      	sub	sp, #8
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d101      	bne.n	800d5f6 <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d5f2:	2302      	movs	r3, #2
 800d5f4:	e007      	b.n	800d606 <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800d5f6:	4b06      	ldr	r3, [pc, #24]	@ (800d610 <SecureElementGetDevEui+0x2c>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	2208      	movs	r2, #8
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f00d fc99 	bl	801af36 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d604:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d606:	4618      	mov	r0, r3
 800d608:	3708      	adds	r7, #8
 800d60a:	46bd      	mov	sp, r7
 800d60c:	bd80      	pop	{r7, pc}
 800d60e:	bf00      	nop
 800d610:	20000a1c 	.word	0x20000a1c

0800d614 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b082      	sub	sp, #8
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d101      	bne.n	800d626 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d622:	2302      	movs	r3, #2
 800d624:	e008      	b.n	800d638 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800d626:	4b06      	ldr	r3, [pc, #24]	@ (800d640 <SecureElementSetJoinEui+0x2c>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	3308      	adds	r3, #8
 800d62c:	2208      	movs	r2, #8
 800d62e:	6879      	ldr	r1, [r7, #4]
 800d630:	4618      	mov	r0, r3
 800d632:	f00d fc80 	bl	801af36 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d636:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3708      	adds	r7, #8
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}
 800d640:	20000a1c 	.word	0x20000a1c

0800d644 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b082      	sub	sp, #8
 800d648:	af00      	add	r7, sp, #0
 800d64a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d101      	bne.n	800d656 <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d652:	2302      	movs	r3, #2
 800d654:	e008      	b.n	800d668 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800d656:	4b06      	ldr	r3, [pc, #24]	@ (800d670 <SecureElementGetJoinEui+0x2c>)
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	3308      	adds	r3, #8
 800d65c:	2208      	movs	r2, #8
 800d65e:	4619      	mov	r1, r3
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f00d fc68 	bl	801af36 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800d666:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800d668:	4618      	mov	r0, r3
 800d66a:	3708      	adds	r7, #8
 800d66c:	46bd      	mov	sp, r7
 800d66e:	bd80      	pop	{r7, pc}
 800d670:	20000a1c 	.word	0x20000a1c

0800d674 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800d674:	b480      	push	{r7}
 800d676:	b083      	sub	sp, #12
 800d678:	af00      	add	r7, sp, #0
 800d67a:	4603      	mov	r3, r0
 800d67c:	6039      	str	r1, [r7, #0]
 800d67e:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800d680:	79fb      	ldrb	r3, [r7, #7]
 800d682:	2b02      	cmp	r3, #2
 800d684:	d104      	bne.n	800d690 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800d686:	4b07      	ldr	r3, [pc, #28]	@ (800d6a4 <SecureElementSetDevAddr+0x30>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	683a      	ldr	r2, [r7, #0]
 800d68c:	611a      	str	r2, [r3, #16]
 800d68e:	e003      	b.n	800d698 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800d690:	4b04      	ldr	r3, [pc, #16]	@ (800d6a4 <SecureElementSetDevAddr+0x30>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	683a      	ldr	r2, [r7, #0]
 800d696:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800d698:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	370c      	adds	r7, #12
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bc80      	pop	{r7}
 800d6a2:	4770      	bx	lr
 800d6a4:	20000a1c 	.word	0x20000a1c

0800d6a8 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b083      	sub	sp, #12
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	6039      	str	r1, [r7, #0]
 800d6b2:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d101      	bne.n	800d6be <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d6ba:	2302      	movs	r3, #2
 800d6bc:	e00e      	b.n	800d6dc <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800d6be:	79fb      	ldrb	r3, [r7, #7]
 800d6c0:	2b02      	cmp	r3, #2
 800d6c2:	d105      	bne.n	800d6d0 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800d6c4:	4b08      	ldr	r3, [pc, #32]	@ (800d6e8 <SecureElementGetDevAddr+0x40>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	691a      	ldr	r2, [r3, #16]
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	601a      	str	r2, [r3, #0]
 800d6ce:	e004      	b.n	800d6da <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800d6d0:	4b05      	ldr	r3, [pc, #20]	@ (800d6e8 <SecureElementGetDevAddr+0x40>)
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	695a      	ldr	r2, [r3, #20]
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800d6da:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800d6dc:	4618      	mov	r0, r3
 800d6de:	370c      	adds	r7, #12
 800d6e0:	46bd      	mov	sp, r7
 800d6e2:	bc80      	pop	{r7}
 800d6e4:	4770      	bx	lr
 800d6e6:	bf00      	nop
 800d6e8:	20000a1c 	.word	0x20000a1c

0800d6ec <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
 800d6f4:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800d6f6:	4a22      	ldr	r2, [pc, #136]	@ (800d780 <LmHandlerInit+0x94>)
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800d6fc:	4b21      	ldr	r3, [pc, #132]	@ (800d784 <LmHandlerInit+0x98>)
 800d6fe:	4a22      	ldr	r2, [pc, #136]	@ (800d788 <LmHandlerInit+0x9c>)
 800d700:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800d702:	4b20      	ldr	r3, [pc, #128]	@ (800d784 <LmHandlerInit+0x98>)
 800d704:	4a21      	ldr	r2, [pc, #132]	@ (800d78c <LmHandlerInit+0xa0>)
 800d706:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800d708:	4b1e      	ldr	r3, [pc, #120]	@ (800d784 <LmHandlerInit+0x98>)
 800d70a:	4a21      	ldr	r2, [pc, #132]	@ (800d790 <LmHandlerInit+0xa4>)
 800d70c:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800d70e:	4b1d      	ldr	r3, [pc, #116]	@ (800d784 <LmHandlerInit+0x98>)
 800d710:	4a20      	ldr	r2, [pc, #128]	@ (800d794 <LmHandlerInit+0xa8>)
 800d712:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800d714:	4b1a      	ldr	r3, [pc, #104]	@ (800d780 <LmHandlerInit+0x94>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4a1f      	ldr	r2, [pc, #124]	@ (800d798 <LmHandlerInit+0xac>)
 800d71c:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800d71e:	4b18      	ldr	r3, [pc, #96]	@ (800d780 <LmHandlerInit+0x94>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	685b      	ldr	r3, [r3, #4]
 800d724:	4a1c      	ldr	r2, [pc, #112]	@ (800d798 <LmHandlerInit+0xac>)
 800d726:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800d728:	4b15      	ldr	r3, [pc, #84]	@ (800d780 <LmHandlerInit+0x94>)
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	689b      	ldr	r3, [r3, #8]
 800d72e:	4a1a      	ldr	r2, [pc, #104]	@ (800d798 <LmHandlerInit+0xac>)
 800d730:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800d732:	4b13      	ldr	r3, [pc, #76]	@ (800d780 <LmHandlerInit+0x94>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	4a17      	ldr	r2, [pc, #92]	@ (800d798 <LmHandlerInit+0xac>)
 800d73a:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800d73c:	4b16      	ldr	r3, [pc, #88]	@ (800d798 <LmHandlerInit+0xac>)
 800d73e:	4a17      	ldr	r2, [pc, #92]	@ (800d79c <LmHandlerInit+0xb0>)
 800d740:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800d742:	4b0f      	ldr	r3, [pc, #60]	@ (800d780 <LmHandlerInit+0x94>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	699b      	ldr	r3, [r3, #24]
 800d748:	4a13      	ldr	r2, [pc, #76]	@ (800d798 <LmHandlerInit+0xac>)
 800d74a:	6153      	str	r3, [r2, #20]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800d74c:	4914      	ldr	r1, [pc, #80]	@ (800d7a0 <LmHandlerInit+0xb4>)
 800d74e:	2000      	movs	r0, #0
 800d750:	f000 fdb4 	bl	800e2bc <LmHandlerPackageRegister>
 800d754:	4603      	mov	r3, r0
 800d756:	2b00      	cmp	r3, #0
 800d758:	d002      	beq.n	800d760 <LmHandlerInit+0x74>
    {
        return LORAMAC_HANDLER_ERROR;
 800d75a:	f04f 33ff 	mov.w	r3, #4294967295
 800d75e:	e00a      	b.n	800d776 <LmHandlerInit+0x8a>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800d760:	463b      	mov	r3, r7
 800d762:	4618      	mov	r0, r3
 800d764:	f001 fb1c 	bl	800eda0 <LmhpPackagesRegistrationInit>
 800d768:	4603      	mov	r3, r0
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d002      	beq.n	800d774 <LmHandlerInit+0x88>
    {
        return LORAMAC_HANDLER_ERROR;
 800d76e:	f04f 33ff 	mov.w	r3, #4294967295
 800d772:	e000      	b.n	800d776 <LmHandlerInit+0x8a>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d774:	2300      	movs	r3, #0
}
 800d776:	4618      	mov	r0, r3
 800d778:	3708      	adds	r7, #8
 800d77a:	46bd      	mov	sp, r7
 800d77c:	bd80      	pop	{r7, pc}
 800d77e:	bf00      	nop
 800d780:	20000a64 	.word	0x20000a64
 800d784:	20000a68 	.word	0x20000a68
 800d788:	0800df81 	.word	0x0800df81
 800d78c:	0800dff5 	.word	0x0800dff5
 800d790:	0800e0d5 	.word	0x0800e0d5
 800d794:	0800e229 	.word	0x0800e229
 800d798:	20000a78 	.word	0x20000a78
 800d79c:	0800e71d 	.word	0x0800e71d
 800d7a0:	200000a8 	.word	0x200000a8

0800d7a4 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b092      	sub	sp, #72	@ 0x48
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800d7ac:	2218      	movs	r2, #24
 800d7ae:	6879      	ldr	r1, [r7, #4]
 800d7b0:	4889      	ldr	r0, [pc, #548]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d7b2:	f00d fbc0 	bl	801af36 <memcpy1>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800d7b6:	f7fe f9bb 	bl	800bb30 <LoraInfo_GetPtr>
 800d7ba:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800d7bc:	4b86      	ldr	r3, [pc, #536]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d7be:	781b      	ldrb	r3, [r3, #0]
 800d7c0:	461a      	mov	r2, r3
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	4093      	lsls	r3, r2
 800d7c6:	461a      	mov	r2, r3
 800d7c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7ca:	685b      	ldr	r3, [r3, #4]
 800d7cc:	4013      	ands	r3, r2
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d107      	bne.n	800d7e2 <LmHandlerConfigure+0x3e>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800d7d2:	4b82      	ldr	r3, [pc, #520]	@ (800d9dc <LmHandlerConfigure+0x238>)
 800d7d4:	2201      	movs	r2, #1
 800d7d6:	2100      	movs	r1, #0
 800d7d8:	2000      	movs	r0, #0
 800d7da:	f011 ff69 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800d7de:	bf00      	nop
 800d7e0:	e7fd      	b.n	800d7de <LmHandlerConfigure+0x3a>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800d7e2:	4b7d      	ldr	r3, [pc, #500]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d7e4:	781b      	ldrb	r3, [r3, #0]
 800d7e6:	461a      	mov	r2, r3
 800d7e8:	497d      	ldr	r1, [pc, #500]	@ (800d9e0 <LmHandlerConfigure+0x23c>)
 800d7ea:	487e      	ldr	r0, [pc, #504]	@ (800d9e4 <LmHandlerConfigure+0x240>)
 800d7ec:	f004 fd60 	bl	80122b0 <LoRaMacInitialization>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d002      	beq.n	800d7fc <LmHandlerConfigure+0x58>
    {
        return LORAMAC_HANDLER_ERROR;
 800d7f6:	f04f 33ff 	mov.w	r3, #4294967295
 800d7fa:	e0e8      	b.n	800d9ce <LmHandlerConfigure+0x22a>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800d7fc:	2326      	movs	r3, #38	@ 0x26
 800d7fe:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d800:	f107 0318 	add.w	r3, r7, #24
 800d804:	4618      	mov	r0, r3
 800d806:	f005 fab1 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
 800d80a:	4603      	mov	r3, r0
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d103      	bne.n	800d818 <LmHandlerConfigure+0x74>
    {
        CtxRestoreDone = true;
 800d810:	4b75      	ldr	r3, [pc, #468]	@ (800d9e8 <LmHandlerConfigure+0x244>)
 800d812:	2201      	movs	r2, #1
 800d814:	701a      	strb	r2, [r3, #0]
 800d816:	e02a      	b.n	800d86e <LmHandlerConfigure+0xca>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800d818:	2327      	movs	r3, #39	@ 0x27
 800d81a:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800d81c:	4b73      	ldr	r3, [pc, #460]	@ (800d9ec <LmHandlerConfigure+0x248>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	691b      	ldr	r3, [r3, #16]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d00c      	beq.n	800d840 <LmHandlerConfigure+0x9c>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d826:	f107 0318 	add.w	r3, r7, #24
 800d82a:	4618      	mov	r0, r3
 800d82c:	f005 f8e6 	bl	80129fc <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800d830:	4b6e      	ldr	r3, [pc, #440]	@ (800d9ec <LmHandlerConfigure+0x248>)
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	691b      	ldr	r3, [r3, #16]
 800d836:	69fa      	ldr	r2, [r7, #28]
 800d838:	f44f 61ef 	mov.w	r1, #1912	@ 0x778
 800d83c:	4610      	mov	r0, r2
 800d83e:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800d840:	2326      	movs	r3, #38	@ 0x26
 800d842:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d844:	f107 0318 	add.w	r3, r7, #24
 800d848:	4618      	mov	r0, r3
 800d84a:	f005 fa8f 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
 800d84e:	4603      	mov	r3, r0
 800d850:	2b00      	cmp	r3, #0
 800d852:	d10c      	bne.n	800d86e <LmHandlerConfigure+0xca>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800d854:	2301      	movs	r3, #1
 800d856:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800d858:	f107 0318 	add.w	r3, r7, #24
 800d85c:	4618      	mov	r0, r3
 800d85e:	f005 f8cd 	bl	80129fc <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800d862:	7f3b      	ldrb	r3, [r7, #28]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d002      	beq.n	800d86e <LmHandlerConfigure+0xca>
            {
                CtxRestoreDone = true;
 800d868:	4b5f      	ldr	r3, [pc, #380]	@ (800d9e8 <LmHandlerConfigure+0x244>)
 800d86a:	2201      	movs	r2, #1
 800d86c:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800d86e:	4b5e      	ldr	r3, [pc, #376]	@ (800d9e8 <LmHandlerConfigure+0x244>)
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d02e      	beq.n	800d8d4 <LmHandlerConfigure+0x130>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800d876:	4b5d      	ldr	r3, [pc, #372]	@ (800d9ec <LmHandlerConfigure+0x248>)
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	69db      	ldr	r3, [r3, #28]
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d004      	beq.n	800d88a <LmHandlerConfigure+0xe6>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800d880:	4b5a      	ldr	r3, [pc, #360]	@ (800d9ec <LmHandlerConfigure+0x248>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	69db      	ldr	r3, [r3, #28]
 800d886:	2000      	movs	r0, #0
 800d888:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800d88a:	f000 f96f 	bl	800db6c <LmHandlerJoinStatus>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b01      	cmp	r3, #1
 800d892:	d106      	bne.n	800d8a2 <LmHandlerConfigure+0xfe>
 800d894:	f002 fa0c 	bl	800fcb0 <LoRaMacIsStopped>
 800d898:	4603      	mov	r3, r0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d001      	beq.n	800d8a2 <LmHandlerConfigure+0xfe>
        { 
            LoRaMacStart();
 800d89e:	f004 ffb9 	bl	8012814 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800d8a2:	2326      	movs	r3, #38	@ 0x26
 800d8a4:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800d8a6:	f107 0318 	add.w	r3, r7, #24
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f005 f8a6 	bl	80129fc <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800d8b0:	69fb      	ldr	r3, [r7, #28]
 800d8b2:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800d8b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8b6:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d8ba:	4b47      	ldr	r3, [pc, #284]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d8bc:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800d8be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8c0:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800d8c4:	4b44      	ldr	r3, [pc, #272]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d8c6:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800d8c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d8ca:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800d8ce:	4b42      	ldr	r3, [pc, #264]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d8d0:	709a      	strb	r2, [r3, #2]
 800d8d2:	e008      	b.n	800d8e6 <LmHandlerConfigure+0x142>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800d8d4:	2305      	movs	r3, #5
 800d8d6:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800d8d8:	2300      	movs	r3, #0
 800d8da:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800d8dc:	f107 0318 	add.w	r3, r7, #24
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f005 fa43 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800d8e6:	4b3e      	ldr	r3, [pc, #248]	@ (800d9e0 <LmHandlerConfigure+0x23c>)
 800d8e8:	689b      	ldr	r3, [r3, #8]
 800d8ea:	4a3d      	ldr	r2, [pc, #244]	@ (800d9e0 <LmHandlerConfigure+0x23c>)
 800d8ec:	68d2      	ldr	r2, [r2, #12]
 800d8ee:	4611      	mov	r1, r2
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7ff fbbd 	bl	800d070 <SecureElementInitMcuID>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d002      	beq.n	800d902 <LmHandlerConfigure+0x15e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d8fc:	f04f 33ff 	mov.w	r3, #4294967295
 800d900:	e065      	b.n	800d9ce <LmHandlerConfigure+0x22a>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800d902:	2306      	movs	r3, #6
 800d904:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d906:	f107 0318 	add.w	r3, r7, #24
 800d90a:	4618      	mov	r0, r3
 800d90c:	f005 f876 	bl	80129fc <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d910:	69fb      	ldr	r3, [r7, #28]
 800d912:	4a37      	ldr	r2, [pc, #220]	@ (800d9f0 <LmHandlerConfigure+0x24c>)
 800d914:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d916:	f107 0318 	add.w	r3, r7, #24
 800d91a:	4618      	mov	r0, r3
 800d91c:	f005 fa26 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800d920:	2302      	movs	r3, #2
 800d922:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800d924:	4b32      	ldr	r3, [pc, #200]	@ (800d9f0 <LmHandlerConfigure+0x24c>)
 800d926:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d928:	f107 0318 	add.w	r3, r7, #24
 800d92c:	4618      	mov	r0, r3
 800d92e:	f005 f865 	bl	80129fc <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800d932:	2303      	movs	r3, #3
 800d934:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800d936:	4b2f      	ldr	r3, [pc, #188]	@ (800d9f4 <LmHandlerConfigure+0x250>)
 800d938:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800d93a:	f107 0318 	add.w	r3, r7, #24
 800d93e:	4618      	mov	r0, r3
 800d940:	f005 f85c 	bl	80129fc <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800d944:	f7ff fc14 	bl	800d170 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800d948:	230f      	movs	r3, #15
 800d94a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800d94c:	2301      	movs	r3, #1
 800d94e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d950:	f107 0318 	add.w	r3, r7, #24
 800d954:	4618      	mov	r0, r3
 800d956:	f005 fa09 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800d95a:	2310      	movs	r3, #16
 800d95c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800d95e:	2300      	movs	r3, #0
 800d960:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d962:	f107 0318 	add.w	r3, r7, #24
 800d966:	4618      	mov	r0, r3
 800d968:	f005 fa00 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800d96c:	2304      	movs	r3, #4
 800d96e:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800d970:	4b19      	ldr	r3, [pc, #100]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d972:	789b      	ldrb	r3, [r3, #2]
 800d974:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d976:	f107 0318 	add.w	r3, r7, #24
 800d97a:	4618      	mov	r0, r3
 800d97c:	f005 f9f6 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800d980:	2339      	movs	r3, #57	@ 0x39
 800d982:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800d984:	4b14      	ldr	r3, [pc, #80]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d986:	695b      	ldr	r3, [r3, #20]
 800d988:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800d98a:	f107 0318 	add.w	r3, r7, #24
 800d98e:	4618      	mov	r0, r3
 800d990:	f005 f9ec 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800d994:	230f      	movs	r3, #15
 800d996:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800d998:	4b0f      	ldr	r3, [pc, #60]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	f107 0210 	add.w	r2, r7, #16
 800d9a0:	4611      	mov	r1, r2
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f008 f8ca 	bl	8015b3c <RegionGetPhyParam>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	bf14      	ite	ne
 800d9b2:	2301      	movne	r3, #1
 800d9b4:	2300      	moveq	r3, #0
 800d9b6:	b2da      	uxtb	r2, r3
 800d9b8:	4b07      	ldr	r3, [pc, #28]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d9ba:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800d9bc:	2014      	movs	r0, #20
 800d9be:	f000 fac7 	bl	800df50 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800d9c2:	4b05      	ldr	r3, [pc, #20]	@ (800d9d8 <LmHandlerConfigure+0x234>)
 800d9c4:	79db      	ldrb	r3, [r3, #7]
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f005 ffac 	bl	8013924 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800d9cc:	2300      	movs	r3, #0
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3748      	adds	r7, #72	@ 0x48
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
 800d9d6:	bf00      	nop
 800d9d8:	20000a4c 	.word	0x20000a4c
 800d9dc:	08023348 	.word	0x08023348
 800d9e0:	20000a78 	.word	0x20000a78
 800d9e4:	20000a68 	.word	0x20000a68
 800d9e8:	20000b86 	.word	0x20000b86
 800d9ec:	20000a64 	.word	0x20000a64
 800d9f0:	20000a20 	.word	0x20000a20
 800d9f4:	20000a28 	.word	0x20000a28

0800d9f8 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800d9fc:	f002 fbb0 	bl	8010160 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800da00:	f000 fd9a 	bl	800e538 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800da04:	f000 fd6a 	bl	800e4dc <LmHandlerPackageIsTxPending>
 800da08:	4603      	mov	r3, r0
 800da0a:	2b00      	cmp	r3, #0
        {
            IsUplinkTxPending = false;
        }
    }
#endif /* LORAMAC_VERSION */
}
 800da0c:	bd80      	pop	{r7, pc}
	...

0800da10 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800da10:	b480      	push	{r7}
 800da12:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800da14:	4b02      	ldr	r3, [pc, #8]	@ (800da20 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800da16:	681b      	ldr	r3, [r3, #0]
}
 800da18:	4618      	mov	r0, r3
 800da1a:	46bd      	mov	sp, r7
 800da1c:	bc80      	pop	{r7}
 800da1e:	4770      	bx	lr
 800da20:	20000a90 	.word	0x20000a90

0800da24 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b092      	sub	sp, #72	@ 0x48
 800da28:	af00      	add	r7, sp, #0
 800da2a:	4603      	mov	r3, r0
 800da2c:	460a      	mov	r2, r1
 800da2e:	71fb      	strb	r3, [r7, #7]
 800da30:	4613      	mov	r3, r2
 800da32:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800da34:	2301      	movs	r3, #1
 800da36:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800da3a:	4b47      	ldr	r3, [pc, #284]	@ (800db58 <LmHandlerJoin+0x134>)
 800da3c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800da40:	b2db      	uxtb	r3, r3
 800da42:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800da46:	4b44      	ldr	r3, [pc, #272]	@ (800db58 <LmHandlerJoin+0x134>)
 800da48:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800da4c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800da50:	79fb      	ldrb	r3, [r7, #7]
 800da52:	2b02      	cmp	r3, #2
 800da54:	d110      	bne.n	800da78 <LmHandlerJoin+0x54>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800da56:	2302      	movs	r3, #2
 800da58:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800da5c:	4b3f      	ldr	r3, [pc, #252]	@ (800db5c <LmHandlerJoin+0x138>)
 800da5e:	2202      	movs	r2, #2
 800da60:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800da62:	4a3e      	ldr	r2, [pc, #248]	@ (800db5c <LmHandlerJoin+0x138>)
 800da64:	79bb      	ldrb	r3, [r7, #6]
 800da66:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800da68:	f004 fed4 	bl	8012814 <LoRaMacStart>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        /* Starts the OTAA join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800da6c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800da70:	4618      	mov	r0, r3
 800da72:	f005 fd0f 	bl	8013494 <LoRaMacMlmeRequest>
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
#endif /* LORAMAC_VERSION */
}
 800da76:	e06b      	b.n	800db50 <LmHandlerJoin+0x12c>
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800da78:	2301      	movs	r3, #1
 800da7a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800da7e:	4b37      	ldr	r3, [pc, #220]	@ (800db5c <LmHandlerJoin+0x138>)
 800da80:	2201      	movs	r2, #1
 800da82:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800da84:	4b34      	ldr	r3, [pc, #208]	@ (800db58 <LmHandlerJoin+0x134>)
 800da86:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800da8a:	4b34      	ldr	r3, [pc, #208]	@ (800db5c <LmHandlerJoin+0x138>)
 800da8c:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800da8e:	4b32      	ldr	r3, [pc, #200]	@ (800db58 <LmHandlerJoin+0x134>)
 800da90:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800da94:	4b31      	ldr	r3, [pc, #196]	@ (800db5c <LmHandlerJoin+0x138>)
 800da96:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800da98:	4b30      	ldr	r3, [pc, #192]	@ (800db5c <LmHandlerJoin+0x138>)
 800da9a:	2200      	movs	r2, #0
 800da9c:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800da9e:	4a2f      	ldr	r2, [pc, #188]	@ (800db5c <LmHandlerJoin+0x138>)
 800daa0:	79bb      	ldrb	r3, [r7, #6]
 800daa2:	7213      	strb	r3, [r2, #8]
        if( CtxRestoreDone == false )
 800daa4:	4b2e      	ldr	r3, [pc, #184]	@ (800db60 <LmHandlerJoin+0x13c>)
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	f083 0301 	eor.w	r3, r3, #1
 800daac:	b2db      	uxtb	r3, r3
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d034      	beq.n	800db1c <LmHandlerJoin+0xf8>
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800dab2:	231e      	movs	r3, #30
 800dab4:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800dab6:	4b28      	ldr	r3, [pc, #160]	@ (800db58 <LmHandlerJoin+0x134>)
 800dab8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dabc:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dabe:	f107 030c 	add.w	r3, r7, #12
 800dac2:	4618      	mov	r0, r3
 800dac4:	f005 f952 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DATARATE;
 800dac8:	231f      	movs	r3, #31
 800daca:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800dacc:	4b22      	ldr	r3, [pc, #136]	@ (800db58 <LmHandlerJoin+0x134>)
 800dace:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dad2:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800dad4:	f107 030c 	add.w	r3, r7, #12
 800dad8:	4618      	mov	r0, r3
 800dada:	f005 f947 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800dade:	2321      	movs	r3, #33	@ 0x21
 800dae0:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800dae2:	4b1d      	ldr	r3, [pc, #116]	@ (800db58 <LmHandlerJoin+0x134>)
 800dae4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dae8:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800daea:	f107 030c 	add.w	r3, r7, #12
 800daee:	4618      	mov	r0, r3
 800daf0:	f005 f93c 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800daf4:	2320      	movs	r3, #32
 800daf6:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800daf8:	4b17      	ldr	r3, [pc, #92]	@ (800db58 <LmHandlerJoin+0x134>)
 800dafa:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800dafe:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800db00:	f107 030c 	add.w	r3, r7, #12
 800db04:	4618      	mov	r0, r3
 800db06:	f005 f931 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800db0a:	2328      	movs	r3, #40	@ 0x28
 800db0c:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800db0e:	4b15      	ldr	r3, [pc, #84]	@ (800db64 <LmHandlerJoin+0x140>)
 800db10:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800db12:	f107 030c 	add.w	r3, r7, #12
 800db16:	4618      	mov	r0, r3
 800db18:	f005 f928 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
        LoRaMacStart();
 800db1c:	f004 fe7a 	bl	8012814 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800db20:	2301      	movs	r3, #1
 800db22:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800db24:	2301      	movs	r3, #1
 800db26:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800db28:	f107 030c 	add.w	r3, r7, #12
 800db2c:	4618      	mov	r0, r3
 800db2e:	f005 f91d 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
        if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800db32:	4b0d      	ldr	r3, [pc, #52]	@ (800db68 <LmHandlerJoin+0x144>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d004      	beq.n	800db46 <LmHandlerJoin+0x122>
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800db3c:	4b0a      	ldr	r3, [pc, #40]	@ (800db68 <LmHandlerJoin+0x144>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db42:	4806      	ldr	r0, [pc, #24]	@ (800db5c <LmHandlerJoin+0x138>)
 800db44:	4798      	blx	r3
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800db46:	4b04      	ldr	r3, [pc, #16]	@ (800db58 <LmHandlerJoin+0x134>)
 800db48:	785b      	ldrb	r3, [r3, #1]
 800db4a:	4618      	mov	r0, r3
 800db4c:	f000 f930 	bl	800ddb0 <LmHandlerRequestClass>
}
 800db50:	bf00      	nop
 800db52:	3748      	adds	r7, #72	@ 0x48
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}
 800db58:	20000a4c 	.word	0x20000a4c
 800db5c:	200000b4 	.word	0x200000b4
 800db60:	20000b86 	.word	0x20000b86
 800db64:	01000300 	.word	0x01000300
 800db68:	20000a64 	.word	0x20000a64

0800db6c <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b08c      	sub	sp, #48	@ 0x30
 800db70:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800db72:	2301      	movs	r3, #1
 800db74:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800db76:	1d3b      	adds	r3, r7, #4
 800db78:	4618      	mov	r0, r3
 800db7a:	f004 ff3f 	bl	80129fc <LoRaMacMibGetRequestConfirm>
 800db7e:	4603      	mov	r3, r0
 800db80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800db84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d106      	bne.n	800db9a <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800db8c:	7a3b      	ldrb	r3, [r7, #8]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d101      	bne.n	800db96 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800db92:	2300      	movs	r3, #0
 800db94:	e002      	b.n	800db9c <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800db96:	2301      	movs	r3, #1
 800db98:	e000      	b.n	800db9c <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800db9a:	2300      	movs	r3, #0
    }
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3730      	adds	r7, #48	@ 0x30
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b08a      	sub	sp, #40	@ 0x28
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
 800dbac:	460b      	mov	r3, r1
 800dbae:	70fb      	strb	r3, [r7, #3]
 800dbb0:	4613      	mov	r3, r2
 800dbb2:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800dbb4:	23ff      	movs	r3, #255	@ 0xff
 800dbb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800dbba:	f002 f85d 	bl	800fc78 <LoRaMacIsBusy>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d002      	beq.n	800dbca <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800dbc4:	f06f 0301 	mvn.w	r3, #1
 800dbc8:	e0bc      	b.n	800dd44 <LmHandlerSend+0x1a0>
    }

    if( LoRaMacIsStopped() == true )
 800dbca:	f002 f871 	bl	800fcb0 <LoRaMacIsStopped>
 800dbce:	4603      	mov	r3, r0
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d002      	beq.n	800dbda <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dbd4:	f06f 0302 	mvn.w	r3, #2
 800dbd8:	e0b4      	b.n	800dd44 <LmHandlerSend+0x1a0>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800dbda:	f7ff ffc7 	bl	800db6c <LmHandlerJoinStatus>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	2b01      	cmp	r3, #1
 800dbe2:	d00a      	beq.n	800dbfa <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800dbe4:	4b59      	ldr	r3, [pc, #356]	@ (800dd4c <LmHandlerSend+0x1a8>)
 800dbe6:	79db      	ldrb	r3, [r3, #7]
 800dbe8:	4a58      	ldr	r2, [pc, #352]	@ (800dd4c <LmHandlerSend+0x1a8>)
 800dbea:	7a12      	ldrb	r2, [r2, #8]
 800dbec:	4611      	mov	r1, r2
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7ff ff18 	bl	800da24 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dbf4:	f06f 0302 	mvn.w	r3, #2
 800dbf8:	e0a4      	b.n	800dd44 <LmHandlerSend+0x1a0>
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning( ) == true )
 800dbfa:	4b55      	ldr	r3, [pc, #340]	@ (800dd50 <LmHandlerSend+0x1ac>)
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	68db      	ldr	r3, [r3, #12]
 800dc00:	4798      	blx	r3
 800dc02:	4603      	mov	r3, r0
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d00d      	beq.n	800dc24 <LmHandlerSend+0x80>
        && ( appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port ) && ( appData->Port != 0 ) )
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	781a      	ldrb	r2, [r3, #0]
 800dc0c:	4b50      	ldr	r3, [pc, #320]	@ (800dd50 <LmHandlerSend+0x1ac>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	781b      	ldrb	r3, [r3, #0]
 800dc12:	429a      	cmp	r2, r3
 800dc14:	d006      	beq.n	800dc24 <LmHandlerSend+0x80>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	781b      	ldrb	r3, [r3, #0]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d002      	beq.n	800dc24 <LmHandlerSend+0x80>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800dc1e:	f06f 0303 	mvn.w	r3, #3
 800dc22:	e08f      	b.n	800dd44 <LmHandlerSend+0x1a0>
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800dc24:	4a4b      	ldr	r2, [pc, #300]	@ (800dd54 <LmHandlerSend+0x1b0>)
 800dc26:	78fb      	ldrb	r3, [r7, #3]
 800dc28:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800dc2a:	78fb      	ldrb	r3, [r7, #3]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	bf14      	ite	ne
 800dc30:	2301      	movne	r3, #1
 800dc32:	2300      	moveq	r3, #0
 800dc34:	b2db      	uxtb	r3, r3
 800dc36:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800dc38:	4b47      	ldr	r3, [pc, #284]	@ (800dd58 <LmHandlerSend+0x1b4>)
 800dc3a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800dc3e:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	785b      	ldrb	r3, [r3, #1]
 800dc44:	f107 020c 	add.w	r2, r7, #12
 800dc48:	4611      	mov	r1, r2
 800dc4a:	4618      	mov	r0, r3
 800dc4c:	f004 fe50 	bl	80128f0 <LoRaMacQueryTxPossible>
 800dc50:	4603      	mov	r3, r0
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d009      	beq.n	800dc6a <LmHandlerSend+0xc6>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800dc56:	2300      	movs	r3, #0
 800dc58:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800dc5e:	2300      	movs	r3, #0
 800dc60:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800dc62:	23f9      	movs	r3, #249	@ 0xf9
 800dc64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dc68:	e008      	b.n	800dc7c <LmHandlerSend+0xd8>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	781b      	ldrb	r3, [r3, #0]
 800dc6e:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	785b      	ldrb	r3, [r3, #1]
 800dc74:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	685b      	ldr	r3, [r3, #4]
 800dc7a:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800dc7c:	4b35      	ldr	r3, [pc, #212]	@ (800dd54 <LmHandlerSend+0x1b0>)
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	3310      	adds	r3, #16
 800dc82:	e892 0003 	ldmia.w	r2, {r0, r1}
 800dc86:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800dc8a:	4b33      	ldr	r3, [pc, #204]	@ (800dd58 <LmHandlerSend+0x1b4>)
 800dc8c:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800dc90:	4b30      	ldr	r3, [pc, #192]	@ (800dd54 <LmHandlerSend+0x1b0>)
 800dc92:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800dc94:	78ba      	ldrb	r2, [r7, #2]
 800dc96:	f107 0310 	add.w	r3, r7, #16
 800dc9a:	4611      	mov	r1, r2
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	f005 fd4b 	bl	8013738 <LoRaMacMcpsRequest>
 800dca2:	4603      	mov	r3, r0
 800dca4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800dca8:	6a3b      	ldr	r3, [r7, #32]
 800dcaa:	4a2c      	ldr	r2, [pc, #176]	@ (800dd5c <LmHandlerSend+0x1b8>)
 800dcac:	6013      	str	r3, [r2, #0]

    switch( status )
 800dcae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dcb2:	2b11      	cmp	r3, #17
 800dcb4:	d83f      	bhi.n	800dd36 <LmHandlerSend+0x192>
 800dcb6:	a201      	add	r2, pc, #4	@ (adr r2, 800dcbc <LmHandlerSend+0x118>)
 800dcb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcbc:	0800dd05 	.word	0x0800dd05
 800dcc0:	0800dd17 	.word	0x0800dd17
 800dcc4:	0800dd37 	.word	0x0800dd37
 800dcc8:	0800dd37 	.word	0x0800dd37
 800dccc:	0800dd37 	.word	0x0800dd37
 800dcd0:	0800dd37 	.word	0x0800dd37
 800dcd4:	0800dd37 	.word	0x0800dd37
 800dcd8:	0800dd1f 	.word	0x0800dd1f
 800dcdc:	0800dd37 	.word	0x0800dd37
 800dce0:	0800dd37 	.word	0x0800dd37
 800dce4:	0800dd37 	.word	0x0800dd37
 800dce8:	0800dd2f 	.word	0x0800dd2f
 800dcec:	0800dd37 	.word	0x0800dd37
 800dcf0:	0800dd37 	.word	0x0800dd37
 800dcf4:	0800dd17 	.word	0x0800dd17
 800dcf8:	0800dd17 	.word	0x0800dd17
 800dcfc:	0800dd17 	.word	0x0800dd17
 800dd00:	0800dd27 	.word	0x0800dd27
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800dd04:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd08:	f113 0f07 	cmn.w	r3, #7
 800dd0c:	d017      	beq.n	800dd3e <LmHandlerSend+0x19a>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800dd0e:	2300      	movs	r3, #0
 800dd10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800dd14:	e013      	b.n	800dd3e <LmHandlerSend+0x19a>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800dd16:	23fe      	movs	r3, #254	@ 0xfe
 800dd18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd1c:	e010      	b.n	800dd40 <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800dd1e:	23fd      	movs	r3, #253	@ 0xfd
 800dd20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd24:	e00c      	b.n	800dd40 <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800dd26:	23fb      	movs	r3, #251	@ 0xfb
 800dd28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd2c:	e008      	b.n	800dd40 <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800dd2e:	23fa      	movs	r3, #250	@ 0xfa
 800dd30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd34:	e004      	b.n	800dd40 <LmHandlerSend+0x19c>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800dd36:	23ff      	movs	r3, #255	@ 0xff
 800dd38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800dd3c:	e000      	b.n	800dd40 <LmHandlerSend+0x19c>
            break;
 800dd3e:	bf00      	nop
    }

    return lmhStatus;
 800dd40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3728      	adds	r7, #40	@ 0x28
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	200000b4 	.word	0x200000b4
 800dd50:	20000a38 	.word	0x20000a38
 800dd54:	200000c0 	.word	0x200000c0
 800dd58:	20000a4c 	.word	0x20000a4c
 800dd5c:	20000a90 	.word	0x20000a90

0800dd60 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b086      	sub	sp, #24
 800dd64:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800dd66:	230a      	movs	r3, #10
 800dd68:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800dd6a:	463b      	mov	r3, r7
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	f005 fb91 	bl	8013494 <LoRaMacMlmeRequest>
 800dd72:	4603      	mov	r3, r0
 800dd74:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	4a06      	ldr	r2, [pc, #24]	@ (800dd94 <LmHandlerDeviceTimeReq+0x34>)
 800dd7a:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800dd7c:	7dfb      	ldrb	r3, [r7, #23]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d101      	bne.n	800dd86 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800dd82:	2300      	movs	r3, #0
 800dd84:	e001      	b.n	800dd8a <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800dd86:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	3718      	adds	r7, #24
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	bd80      	pop	{r7, pc}
 800dd92:	bf00      	nop
 800dd94:	20000a90 	.word	0x20000a90

0800dd98 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800dd98:	b480      	push	{r7}
 800dd9a:	b083      	sub	sp, #12
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	4603      	mov	r3, r0
 800dda0:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800dda2:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800dda6:	4618      	mov	r0, r3
 800dda8:	370c      	adds	r7, #12
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	bc80      	pop	{r7}
 800ddae:	4770      	bx	lr

0800ddb0 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b08e      	sub	sp, #56	@ 0x38
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800ddc0:	f001 ff5a 	bl	800fc78 <LoRaMacIsBusy>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d002      	beq.n	800ddd0 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ddca:	f06f 0301 	mvn.w	r3, #1
 800ddce:	e071      	b.n	800deb4 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800ddd0:	f7ff fecc 	bl	800db6c <LmHandlerJoinStatus>
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	2b01      	cmp	r3, #1
 800ddd8:	d002      	beq.n	800dde0 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ddda:	f06f 0302 	mvn.w	r3, #2
 800ddde:	e069      	b.n	800deb4 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800dde0:	2300      	movs	r3, #0
 800dde2:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800dde4:	f107 030c 	add.w	r3, r7, #12
 800dde8:	4618      	mov	r0, r3
 800ddea:	f004 fe07 	bl	80129fc <LoRaMacMibGetRequestConfirm>
 800ddee:	4603      	mov	r3, r0
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d002      	beq.n	800ddfa <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800ddf4:	f04f 33ff 	mov.w	r3, #4294967295
 800ddf8:	e05c      	b.n	800deb4 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800ddfa:	7c3b      	ldrb	r3, [r7, #16]
 800ddfc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800de00:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800de04:	79fb      	ldrb	r3, [r7, #7]
 800de06:	429a      	cmp	r2, r3
 800de08:	d052      	beq.n	800deb0 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800de0a:	79fb      	ldrb	r3, [r7, #7]
 800de0c:	2b02      	cmp	r3, #2
 800de0e:	d028      	beq.n	800de62 <LmHandlerRequestClass+0xb2>
 800de10:	2b02      	cmp	r3, #2
 800de12:	dc48      	bgt.n	800dea6 <LmHandlerRequestClass+0xf6>
 800de14:	2b00      	cmp	r3, #0
 800de16:	d002      	beq.n	800de1e <LmHandlerRequestClass+0x6e>
 800de18:	2b01      	cmp	r3, #1
 800de1a:	d01e      	beq.n	800de5a <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800de1c:	e043      	b.n	800dea6 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800de1e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800de22:	2b00      	cmp	r3, #0
 800de24:	d041      	beq.n	800deaa <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800de26:	79fb      	ldrb	r3, [r7, #7]
 800de28:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800de2a:	f107 030c 	add.w	r3, r7, #12
 800de2e:	4618      	mov	r0, r3
 800de30:	f004 ff9c 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
 800de34:	4603      	mov	r3, r0
 800de36:	2b00      	cmp	r3, #0
 800de38:	d10b      	bne.n	800de52 <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800de3a:	4b20      	ldr	r3, [pc, #128]	@ (800debc <LmHandlerRequestClass+0x10c>)
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de40:	2b00      	cmp	r3, #0
 800de42:	d032      	beq.n	800deaa <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800de44:	4b1d      	ldr	r3, [pc, #116]	@ (800debc <LmHandlerRequestClass+0x10c>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de4a:	79fa      	ldrb	r2, [r7, #7]
 800de4c:	4610      	mov	r0, r2
 800de4e:	4798      	blx	r3
                break;
 800de50:	e02b      	b.n	800deaa <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800de52:	23ff      	movs	r3, #255	@ 0xff
 800de54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800de58:	e027      	b.n	800deaa <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800de5a:	23ff      	movs	r3, #255	@ 0xff
 800de5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800de60:	e026      	b.n	800deb0 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800de62:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800de66:	2b00      	cmp	r3, #0
 800de68:	d003      	beq.n	800de72 <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800de6a:	23ff      	movs	r3, #255	@ 0xff
 800de6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800de70:	e01d      	b.n	800deae <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800de72:	79fb      	ldrb	r3, [r7, #7]
 800de74:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800de76:	f107 030c 	add.w	r3, r7, #12
 800de7a:	4618      	mov	r0, r3
 800de7c:	f004 ff76 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
 800de80:	4603      	mov	r3, r0
 800de82:	2b00      	cmp	r3, #0
 800de84:	d10b      	bne.n	800de9e <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800de86:	4b0d      	ldr	r3, [pc, #52]	@ (800debc <LmHandlerRequestClass+0x10c>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d00e      	beq.n	800deae <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800de90:	4b0a      	ldr	r3, [pc, #40]	@ (800debc <LmHandlerRequestClass+0x10c>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de96:	79fa      	ldrb	r2, [r7, #7]
 800de98:	4610      	mov	r0, r2
 800de9a:	4798      	blx	r3
                break;
 800de9c:	e007      	b.n	800deae <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800de9e:	23ff      	movs	r3, #255	@ 0xff
 800dea0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800dea4:	e003      	b.n	800deae <LmHandlerRequestClass+0xfe>
                break;
 800dea6:	bf00      	nop
 800dea8:	e002      	b.n	800deb0 <LmHandlerRequestClass+0x100>
                break;
 800deaa:	bf00      	nop
 800deac:	e000      	b.n	800deb0 <LmHandlerRequestClass+0x100>
                break;
 800deae:	bf00      	nop
        }
    }
    return errorStatus;
 800deb0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800deb4:	4618      	mov	r0, r3
 800deb6:	3738      	adds	r7, #56	@ 0x38
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}
 800debc:	20000a64 	.word	0x20000a64

0800dec0 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800dec0:	b580      	push	{r7, lr}
 800dec2:	b08c      	sub	sp, #48	@ 0x30
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d102      	bne.n	800ded4 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800dece:	f04f 33ff 	mov.w	r3, #4294967295
 800ded2:	e010      	b.n	800def6 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800ded4:	2300      	movs	r3, #0
 800ded6:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800ded8:	f107 0308 	add.w	r3, r7, #8
 800dedc:	4618      	mov	r0, r3
 800dede:	f004 fd8d 	bl	80129fc <LoRaMacMibGetRequestConfirm>
 800dee2:	4603      	mov	r3, r0
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d002      	beq.n	800deee <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800dee8:	f04f 33ff 	mov.w	r3, #4294967295
 800deec:	e003      	b.n	800def6 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800deee:	7b3a      	ldrb	r2, [r7, #12]
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800def4:	2300      	movs	r3, #0
}
 800def6:	4618      	mov	r0, r3
 800def8:	3730      	adds	r7, #48	@ 0x30
 800defa:	46bd      	mov	sp, r7
 800defc:	bd80      	pop	{r7, pc}
	...

0800df00 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b08c      	sub	sp, #48	@ 0x30
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d102      	bne.n	800df14 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800df0e:	f04f 33ff 	mov.w	r3, #4294967295
 800df12:	e016      	b.n	800df42 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800df14:	231f      	movs	r3, #31
 800df16:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800df18:	f107 0308 	add.w	r3, r7, #8
 800df1c:	4618      	mov	r0, r3
 800df1e:	f004 fd6d 	bl	80129fc <LoRaMacMibGetRequestConfirm>
 800df22:	4603      	mov	r3, r0
 800df24:	2b00      	cmp	r3, #0
 800df26:	d002      	beq.n	800df2e <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800df28:	f04f 33ff 	mov.w	r3, #4294967295
 800df2c:	e009      	b.n	800df42 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800df2e:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f993 2000 	ldrsb.w	r2, [r3]
 800df3c:	4b03      	ldr	r3, [pc, #12]	@ (800df4c <LmHandlerGetTxDatarate+0x4c>)
 800df3e:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800df40:	2300      	movs	r3, #0
}
 800df42:	4618      	mov	r0, r3
 800df44:	3730      	adds	r7, #48	@ 0x30
 800df46:	46bd      	mov	sp, r7
 800df48:	bd80      	pop	{r7, pc}
 800df4a:	bf00      	nop
 800df4c:	20000a4c 	.word	0x20000a4c

0800df50 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b08c      	sub	sp, #48	@ 0x30
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800df58:	2322      	movs	r3, #34	@ 0x22
 800df5a:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800df60:	f107 0308 	add.w	r3, r7, #8
 800df64:	4618      	mov	r0, r3
 800df66:	f004 ff01 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
 800df6a:	4603      	mov	r3, r0
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d002      	beq.n	800df76 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800df70:	f04f 33ff 	mov.w	r3, #4294967295
 800df74:	e000      	b.n	800df78 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800df76:	2300      	movs	r3, #0
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3730      	adds	r7, #48	@ 0x30
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}

0800df80 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800df80:	b580      	push	{r7, lr}
 800df82:	b082      	sub	sp, #8
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800df88:	4b18      	ldr	r3, [pc, #96]	@ (800dfec <McpsConfirm+0x6c>)
 800df8a:	2201      	movs	r2, #1
 800df8c:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	785a      	ldrb	r2, [r3, #1]
 800df92:	4b16      	ldr	r3, [pc, #88]	@ (800dfec <McpsConfirm+0x6c>)
 800df94:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	789b      	ldrb	r3, [r3, #2]
 800df9a:	b25a      	sxtb	r2, r3
 800df9c:	4b13      	ldr	r3, [pc, #76]	@ (800dfec <McpsConfirm+0x6c>)
 800df9e:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	68db      	ldr	r3, [r3, #12]
 800dfa4:	4a11      	ldr	r2, [pc, #68]	@ (800dfec <McpsConfirm+0x6c>)
 800dfa6:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800dfae:	4b0f      	ldr	r3, [pc, #60]	@ (800dfec <McpsConfirm+0x6c>)
 800dfb0:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	691b      	ldr	r3, [r3, #16]
 800dfb6:	b2da      	uxtb	r2, r3
 800dfb8:	4b0c      	ldr	r3, [pc, #48]	@ (800dfec <McpsConfirm+0x6c>)
 800dfba:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	791b      	ldrb	r3, [r3, #4]
 800dfc0:	461a      	mov	r2, r3
 800dfc2:	4b0a      	ldr	r3, [pc, #40]	@ (800dfec <McpsConfirm+0x6c>)
 800dfc4:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800dfc6:	4b0a      	ldr	r3, [pc, #40]	@ (800dff0 <McpsConfirm+0x70>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d004      	beq.n	800dfda <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800dfd0:	4b07      	ldr	r3, [pc, #28]	@ (800dff0 <McpsConfirm+0x70>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfd6:	4805      	ldr	r0, [pc, #20]	@ (800dfec <McpsConfirm+0x6c>)
 800dfd8:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800dfda:	6879      	ldr	r1, [r7, #4]
 800dfdc:	2000      	movs	r0, #0
 800dfde:	f000 f9eb 	bl	800e3b8 <LmHandlerPackagesNotify>
}
 800dfe2:	bf00      	nop
 800dfe4:	3708      	adds	r7, #8
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}
 800dfea:	bf00      	nop
 800dfec:	200000c0 	.word	0x200000c0
 800dff0:	20000a64 	.word	0x20000a64

0800dff4 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b088      	sub	sp, #32
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	6078      	str	r0, [r7, #4]
 800dffc:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800dffe:	2300      	movs	r3, #0
 800e000:	75fb      	strb	r3, [r7, #23]
    RxParams.IsMcpsIndication = 1;
 800e002:	4b32      	ldr	r3, [pc, #200]	@ (800e0cc <McpsIndication+0xd8>)
 800e004:	2201      	movs	r2, #1
 800e006:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	785a      	ldrb	r2, [r3, #1]
 800e00c:	4b2f      	ldr	r3, [pc, #188]	@ (800e0cc <McpsIndication+0xd8>)
 800e00e:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800e010:	4b2e      	ldr	r3, [pc, #184]	@ (800e0cc <McpsIndication+0xd8>)
 800e012:	785b      	ldrb	r3, [r3, #1]
 800e014:	2b00      	cmp	r3, #0
 800e016:	d155      	bne.n	800e0c4 <McpsIndication+0xd0>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	791b      	ldrb	r3, [r3, #4]
 800e01c:	b25a      	sxtb	r2, r3
 800e01e:	4b2b      	ldr	r3, [pc, #172]	@ (800e0cc <McpsIndication+0xd8>)
 800e020:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e028:	b25a      	sxtb	r2, r3
 800e02a:	4b28      	ldr	r3, [pc, #160]	@ (800e0cc <McpsIndication+0xd8>)
 800e02c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e034:	4b25      	ldr	r3, [pc, #148]	@ (800e0cc <McpsIndication+0xd8>)
 800e036:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	78da      	ldrb	r2, [r3, #3]
 800e03c:	4b23      	ldr	r3, [pc, #140]	@ (800e0cc <McpsIndication+0xd8>)
 800e03e:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	691b      	ldr	r3, [r3, #16]
 800e044:	4a21      	ldr	r2, [pc, #132]	@ (800e0cc <McpsIndication+0xd8>)
 800e046:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	78db      	ldrb	r3, [r3, #3]
 800e04c:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	7b1b      	ldrb	r3, [r3, #12]
 800e052:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	689b      	ldr	r3, [r3, #8]
 800e058:	61fb      	str	r3, [r7, #28]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800e05a:	4b1d      	ldr	r3, [pc, #116]	@ (800e0d0 <McpsIndication+0xdc>)
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e060:	2b00      	cmp	r3, #0
 800e062:	d007      	beq.n	800e074 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800e064:	4b1a      	ldr	r3, [pc, #104]	@ (800e0d0 <McpsIndication+0xdc>)
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e06a:	f107 0218 	add.w	r2, r7, #24
 800e06e:	4917      	ldr	r1, [pc, #92]	@ (800e0cc <McpsIndication+0xd8>)
 800e070:	4610      	mov	r0, r2
 800e072:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800e074:	4b16      	ldr	r3, [pc, #88]	@ (800e0d0 <McpsIndication+0xdc>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d007      	beq.n	800e08e <McpsIndication+0x9a>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	7e1b      	ldrb	r3, [r3, #24]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d003      	beq.n	800e08e <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800e086:	4b12      	ldr	r3, [pc, #72]	@ (800e0d0 <McpsIndication+0xdc>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e08c:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800e08e:	6879      	ldr	r1, [r7, #4]
 800e090:	2001      	movs	r0, #1
 800e092:	f000 f991 	bl	800e3b8 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800e096:	f107 0317 	add.w	r3, r7, #23
 800e09a:	4618      	mov	r0, r3
 800e09c:	f7ff ff10 	bl	800dec0 <LmHandlerGetCurrentClass>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	795b      	ldrb	r3, [r3, #5]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d00e      	beq.n	800e0c6 <McpsIndication+0xd2>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */

        /* Send an empty message */
        LmHandlerAppData_t appData =
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	733b      	strb	r3, [r7, #12]
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	737b      	strb	r3, [r7, #13]
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	613b      	str	r3, [r7, #16]
        {
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
 800e0b4:	f107 030c 	add.w	r3, r7, #12
 800e0b8:	2201      	movs	r2, #1
 800e0ba:	2100      	movs	r1, #0
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f7ff fd71 	bl	800dba4 <LmHandlerSend>
 800e0c2:	e000      	b.n	800e0c6 <McpsIndication+0xd2>
        return;
 800e0c4:	bf00      	nop
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
    }
#endif /* LORAMAC_VERSION */
}
 800e0c6:	3720      	adds	r7, #32
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}
 800e0cc:	200000dc 	.word	0x200000dc
 800e0d0:	20000a64 	.word	0x20000a64

0800e0d4 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b08c      	sub	sp, #48	@ 0x30
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800e0dc:	4b4a      	ldr	r3, [pc, #296]	@ (800e208 <MlmeConfirm+0x134>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	785a      	ldrb	r2, [r3, #1]
 800e0e6:	4b48      	ldr	r3, [pc, #288]	@ (800e208 <MlmeConfirm+0x134>)
 800e0e8:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800e0ea:	4b48      	ldr	r3, [pc, #288]	@ (800e20c <MlmeConfirm+0x138>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d004      	beq.n	800e0fe <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e0f4:	4b45      	ldr	r3, [pc, #276]	@ (800e20c <MlmeConfirm+0x138>)
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0fa:	4843      	ldr	r0, [pc, #268]	@ (800e208 <MlmeConfirm+0x134>)
 800e0fc:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800e0fe:	6879      	ldr	r1, [r7, #4]
 800e100:	2002      	movs	r0, #2
 800e102:	f000 f959 	bl	800e3b8 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	3b01      	subs	r3, #1
 800e10c:	2b0c      	cmp	r3, #12
 800e10e:	d874      	bhi.n	800e1fa <MlmeConfirm+0x126>
 800e110:	a201      	add	r2, pc, #4	@ (adr r2, 800e118 <MlmeConfirm+0x44>)
 800e112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e116:	bf00      	nop
 800e118:	0800e14d 	.word	0x0800e14d
 800e11c:	0800e1fb 	.word	0x0800e1fb
 800e120:	0800e1fb 	.word	0x0800e1fb
 800e124:	0800e1fb 	.word	0x0800e1fb
 800e128:	0800e1c9 	.word	0x0800e1c9
 800e12c:	0800e1fb 	.word	0x0800e1fb
 800e130:	0800e1fb 	.word	0x0800e1fb
 800e134:	0800e1fb 	.word	0x0800e1fb
 800e138:	0800e1fb 	.word	0x0800e1fb
 800e13c:	0800e1fb 	.word	0x0800e1fb
 800e140:	0800e1fb 	.word	0x0800e1fb
 800e144:	0800e1e1 	.word	0x0800e1e1
 800e148:	0800e1fb 	.word	0x0800e1fb
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800e14c:	2306      	movs	r3, #6
 800e14e:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800e150:	f107 0308 	add.w	r3, r7, #8
 800e154:	4618      	mov	r0, r3
 800e156:	f004 fc51 	bl	80129fc <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800e15a:	4b2d      	ldr	r3, [pc, #180]	@ (800e210 <MlmeConfirm+0x13c>)
 800e15c:	79db      	ldrb	r3, [r3, #7]
 800e15e:	68fa      	ldr	r2, [r7, #12]
 800e160:	4611      	mov	r1, r2
 800e162:	4618      	mov	r0, r3
 800e164:	f7ff fa86 	bl	800d674 <SecureElementSetDevAddr>
 800e168:	4603      	mov	r3, r0
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d102      	bne.n	800e174 <MlmeConfirm+0xa0>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	4a28      	ldr	r2, [pc, #160]	@ (800e214 <MlmeConfirm+0x140>)
 800e172:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800e174:	4828      	ldr	r0, [pc, #160]	@ (800e218 <MlmeConfirm+0x144>)
 800e176:	f7ff fec3 	bl	800df00 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800e17a:	4828      	ldr	r0, [pc, #160]	@ (800e21c <MlmeConfirm+0x148>)
 800e17c:	f000 fa4e 	bl	800e61c <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e180:	4b21      	ldr	r3, [pc, #132]	@ (800e208 <MlmeConfirm+0x134>)
 800e182:	785b      	ldrb	r3, [r3, #1]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d108      	bne.n	800e19a <MlmeConfirm+0xc6>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e188:	4b21      	ldr	r3, [pc, #132]	@ (800e210 <MlmeConfirm+0x13c>)
 800e18a:	2200      	movs	r2, #0
 800e18c:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800e18e:	4b24      	ldr	r3, [pc, #144]	@ (800e220 <MlmeConfirm+0x14c>)
 800e190:	785b      	ldrb	r3, [r3, #1]
 800e192:	4618      	mov	r0, r3
 800e194:	f7ff fe0c 	bl	800ddb0 <LmHandlerRequestClass>
 800e198:	e002      	b.n	800e1a0 <MlmeConfirm+0xcc>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800e19a:	4b1d      	ldr	r3, [pc, #116]	@ (800e210 <MlmeConfirm+0x13c>)
 800e19c:	22ff      	movs	r2, #255	@ 0xff
 800e19e:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800e1a0:	4b1a      	ldr	r3, [pc, #104]	@ (800e20c <MlmeConfirm+0x138>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d004      	beq.n	800e1b4 <MlmeConfirm+0xe0>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800e1aa:	4b18      	ldr	r3, [pc, #96]	@ (800e20c <MlmeConfirm+0x138>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1b0:	4817      	ldr	r0, [pc, #92]	@ (800e210 <MlmeConfirm+0x13c>)
 800e1b2:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e1b4:	4b14      	ldr	r3, [pc, #80]	@ (800e208 <MlmeConfirm+0x134>)
 800e1b6:	785b      	ldrb	r3, [r3, #1]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d120      	bne.n	800e1fe <MlmeConfirm+0x12a>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800e1bc:	4b14      	ldr	r3, [pc, #80]	@ (800e210 <MlmeConfirm+0x13c>)
 800e1be:	79db      	ldrb	r3, [r3, #7]
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f7fe ffe9 	bl	800d198 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800e1c6:	e01a      	b.n	800e1fe <MlmeConfirm+0x12a>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800e1c8:	4b16      	ldr	r3, [pc, #88]	@ (800e224 <MlmeConfirm+0x150>)
 800e1ca:	2201      	movs	r2, #1
 800e1cc:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	7a1a      	ldrb	r2, [r3, #8]
 800e1d2:	4b14      	ldr	r3, [pc, #80]	@ (800e224 <MlmeConfirm+0x150>)
 800e1d4:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	7a5a      	ldrb	r2, [r3, #9]
 800e1da:	4b12      	ldr	r3, [pc, #72]	@ (800e224 <MlmeConfirm+0x150>)
 800e1dc:	74da      	strb	r2, [r3, #19]
            }
            break;
 800e1de:	e00f      	b.n	800e200 <MlmeConfirm+0x12c>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	785b      	ldrb	r3, [r3, #1]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d105      	bne.n	800e1f4 <MlmeConfirm+0x120>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e1e8:	4b0d      	ldr	r3, [pc, #52]	@ (800e220 <MlmeConfirm+0x14c>)
 800e1ea:	7c1b      	ldrb	r3, [r3, #16]
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f7ff fdd3 	bl	800dd98 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800e1f2:	e005      	b.n	800e200 <MlmeConfirm+0x12c>
                    LmHandlerDeviceTimeReq( );
 800e1f4:	f7ff fdb4 	bl	800dd60 <LmHandlerDeviceTimeReq>
            break;
 800e1f8:	e002      	b.n	800e200 <MlmeConfirm+0x12c>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e1fa:	bf00      	nop
 800e1fc:	e000      	b.n	800e200 <MlmeConfirm+0x12c>
            break;
 800e1fe:	bf00      	nop
    }
}
 800e200:	bf00      	nop
 800e202:	3730      	adds	r7, #48	@ 0x30
 800e204:	46bd      	mov	sp, r7
 800e206:	bd80      	pop	{r7, pc}
 800e208:	200000c0 	.word	0x200000c0
 800e20c:	20000a64 	.word	0x20000a64
 800e210:	200000b4 	.word	0x200000b4
 800e214:	20000a20 	.word	0x20000a20
 800e218:	200000b8 	.word	0x200000b8
 800e21c:	200000b9 	.word	0x200000b9
 800e220:	20000a4c 	.word	0x20000a4c
 800e224:	200000dc 	.word	0x200000dc

0800e228 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800e232:	4b20      	ldr	r3, [pc, #128]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e234:	2200      	movs	r2, #0
 800e236:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	785a      	ldrb	r2, [r3, #1]
 800e23c:	4b1d      	ldr	r3, [pc, #116]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e23e:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	789b      	ldrb	r3, [r3, #2]
 800e244:	b25a      	sxtb	r2, r3
 800e246:	4b1b      	ldr	r3, [pc, #108]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e248:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e250:	b25a      	sxtb	r2, r3
 800e252:	4b18      	ldr	r3, [pc, #96]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e254:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e25c:	4b15      	ldr	r3, [pc, #84]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e25e:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	78da      	ldrb	r2, [r3, #3]
 800e264:	4b13      	ldr	r3, [pc, #76]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e266:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	685b      	ldr	r3, [r3, #4]
 800e26c:	4a11      	ldr	r2, [pc, #68]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e26e:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800e270:	4b11      	ldr	r3, [pc, #68]	@ (800e2b8 <MlmeIndication+0x90>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e276:	2b00      	cmp	r3, #0
 800e278:	d00d      	beq.n	800e296 <MlmeIndication+0x6e>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	781b      	ldrb	r3, [r3, #0]
 800e27e:	2b0b      	cmp	r3, #11
 800e280:	d009      	beq.n	800e296 <MlmeIndication+0x6e>
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	781b      	ldrb	r3, [r3, #0]
 800e286:	2b0f      	cmp	r3, #15
 800e288:	d005      	beq.n	800e296 <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800e28a:	4b0b      	ldr	r3, [pc, #44]	@ (800e2b8 <MlmeIndication+0x90>)
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e290:	4908      	ldr	r1, [pc, #32]	@ (800e2b4 <MlmeIndication+0x8c>)
 800e292:	2000      	movs	r0, #0
 800e294:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800e296:	6879      	ldr	r1, [r7, #4]
 800e298:	2003      	movs	r0, #3
 800e29a:	f000 f88d 	bl	800e3b8 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	781b      	ldrb	r3, [r3, #0]
 800e2a2:	2b0b      	cmp	r3, #11
 800e2a4:	d001      	beq.n	800e2aa <MlmeIndication+0x82>
 800e2a6:	2b0f      	cmp	r3, #15
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e2a8:	e000      	b.n	800e2ac <MlmeIndication+0x84>
            break;
 800e2aa:	bf00      	nop
    }
}
 800e2ac:	bf00      	nop
 800e2ae:	3708      	adds	r7, #8
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}
 800e2b4:	200000dc 	.word	0x200000dc
 800e2b8:	20000a64 	.word	0x20000a64

0800e2bc <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b084      	sub	sp, #16
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	6039      	str	r1, [r7, #0]
 800e2c6:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	60fb      	str	r3, [r7, #12]
    switch( id )
 800e2cc:	79fb      	ldrb	r3, [r7, #7]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d104      	bne.n	800e2dc <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800e2d2:	f000 fa59 	bl	800e788 <LmhpCompliancePackageFactory>
 800e2d6:	4603      	mov	r3, r0
 800e2d8:	60fb      	str	r3, [r7, #12]
                break;
 800e2da:	e00d      	b.n	800e2f8 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800e2dc:	f107 020c 	add.w	r2, r7, #12
 800e2e0:	79fb      	ldrb	r3, [r7, #7]
 800e2e2:	4611      	mov	r1, r2
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f000 fd65 	bl	800edb4 <LmhpPackagesRegister>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d002      	beq.n	800e2f6 <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800e2f0:	f04f 33ff 	mov.w	r3, #4294967295
 800e2f4:	e031      	b.n	800e35a <LmHandlerPackageRegister+0x9e>
                }
                break;
 800e2f6:	bf00      	nop
            }
    }
    if( package != NULL )
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d02b      	beq.n	800e356 <LmHandlerPackageRegister+0x9a>
    {
        LmHandlerPackages[id] = package;
 800e2fe:	79fb      	ldrb	r3, [r7, #7]
 800e300:	68fa      	ldr	r2, [r7, #12]
 800e302:	4918      	ldr	r1, [pc, #96]	@ (800e364 <LmHandlerPackageRegister+0xa8>)
 800e304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800e308:	79fb      	ldrb	r3, [r7, #7]
 800e30a:	4a16      	ldr	r2, [pc, #88]	@ (800e364 <LmHandlerPackageRegister+0xa8>)
 800e30c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e310:	4a15      	ldr	r2, [pc, #84]	@ (800e368 <LmHandlerPackageRegister+0xac>)
 800e312:	62da      	str	r2, [r3, #44]	@ 0x2c
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800e314:	79fb      	ldrb	r3, [r7, #7]
 800e316:	4a13      	ldr	r2, [pc, #76]	@ (800e364 <LmHandlerPackageRegister+0xa8>)
 800e318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e31c:	4a13      	ldr	r2, [pc, #76]	@ (800e36c <LmHandlerPackageRegister+0xb0>)
 800e31e:	631a      	str	r2, [r3, #48]	@ 0x30
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800e320:	79fb      	ldrb	r3, [r7, #7]
 800e322:	4a10      	ldr	r2, [pc, #64]	@ (800e364 <LmHandlerPackageRegister+0xa8>)
 800e324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e328:	4a11      	ldr	r2, [pc, #68]	@ (800e370 <LmHandlerPackageRegister+0xb4>)
 800e32a:	635a      	str	r2, [r3, #52]	@ 0x34
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800e32c:	4b11      	ldr	r3, [pc, #68]	@ (800e374 <LmHandlerPackageRegister+0xb8>)
 800e32e:	681a      	ldr	r2, [r3, #0]
 800e330:	79fb      	ldrb	r3, [r7, #7]
 800e332:	490c      	ldr	r1, [pc, #48]	@ (800e364 <LmHandlerPackageRegister+0xa8>)
 800e334:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e338:	6992      	ldr	r2, [r2, #24]
 800e33a:	619a      	str	r2, [r3, #24]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800e33c:	79fb      	ldrb	r3, [r7, #7]
 800e33e:	4a09      	ldr	r2, [pc, #36]	@ (800e364 <LmHandlerPackageRegister+0xa8>)
 800e340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e344:	685b      	ldr	r3, [r3, #4]
 800e346:	4a0c      	ldr	r2, [pc, #48]	@ (800e378 <LmHandlerPackageRegister+0xbc>)
 800e348:	6851      	ldr	r1, [r2, #4]
 800e34a:	4a0b      	ldr	r2, [pc, #44]	@ (800e378 <LmHandlerPackageRegister+0xbc>)
 800e34c:	7852      	ldrb	r2, [r2, #1]
 800e34e:	6838      	ldr	r0, [r7, #0]
 800e350:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e352:	2300      	movs	r3, #0
 800e354:	e001      	b.n	800e35a <LmHandlerPackageRegister+0x9e>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e356:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e35a:	4618      	mov	r0, r3
 800e35c:	3710      	adds	r7, #16
 800e35e:	46bd      	mov	sp, r7
 800e360:	bd80      	pop	{r7, pc}
 800e362:	bf00      	nop
 800e364:	20000a38 	.word	0x20000a38
 800e368:	0800da25 	.word	0x0800da25
 800e36c:	0800dba5 	.word	0x0800dba5
 800e370:	0800dd61 	.word	0x0800dd61
 800e374:	20000a64 	.word	0x20000a64
 800e378:	200000f0 	.word	0x200000f0

0800e37c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b082      	sub	sp, #8
 800e380:	af00      	add	r7, sp, #0
 800e382:	4603      	mov	r3, r0
 800e384:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e386:	79fb      	ldrb	r3, [r7, #7]
 800e388:	2b04      	cmp	r3, #4
 800e38a:	d80e      	bhi.n	800e3aa <LmHandlerPackageIsInitialized+0x2e>
 800e38c:	79fb      	ldrb	r3, [r7, #7]
 800e38e:	4a09      	ldr	r2, [pc, #36]	@ (800e3b4 <LmHandlerPackageIsInitialized+0x38>)
 800e390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e394:	689b      	ldr	r3, [r3, #8]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d007      	beq.n	800e3aa <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e39a:	79fb      	ldrb	r3, [r7, #7]
 800e39c:	4a05      	ldr	r2, [pc, #20]	@ (800e3b4 <LmHandlerPackageIsInitialized+0x38>)
 800e39e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e3a2:	689b      	ldr	r3, [r3, #8]
 800e3a4:	4798      	blx	r3
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	e000      	b.n	800e3ac <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e3aa:	2300      	movs	r3, #0
    }
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	3708      	adds	r7, #8
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}
 800e3b4:	20000a38 	.word	0x20000a38

0800e3b8 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e3b8:	b580      	push	{r7, lr}
 800e3ba:	b084      	sub	sp, #16
 800e3bc:	af00      	add	r7, sp, #0
 800e3be:	4603      	mov	r3, r0
 800e3c0:	6039      	str	r1, [r7, #0]
 800e3c2:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	73fb      	strb	r3, [r7, #15]
 800e3c8:	e07c      	b.n	800e4c4 <LmHandlerPackagesNotify+0x10c>
    {
        if( LmHandlerPackages[i] != NULL )
 800e3ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e3ce:	4a42      	ldr	r2, [pc, #264]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e3d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d06f      	beq.n	800e4b8 <LmHandlerPackagesNotify+0x100>
        {
            switch( notifyType )
 800e3d8:	79fb      	ldrb	r3, [r7, #7]
 800e3da:	2b03      	cmp	r3, #3
 800e3dc:	d863      	bhi.n	800e4a6 <LmHandlerPackagesNotify+0xee>
 800e3de:	a201      	add	r2, pc, #4	@ (adr r2, 800e3e4 <LmHandlerPackagesNotify+0x2c>)
 800e3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3e4:	0800e3f5 	.word	0x0800e3f5
 800e3e8:	0800e417 	.word	0x0800e417
 800e3ec:	0800e463 	.word	0x0800e463
 800e3f0:	0800e485 	.word	0x0800e485
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800e3f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e3f8:	4a37      	ldr	r2, [pc, #220]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e3fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e3fe:	69db      	ldr	r3, [r3, #28]
 800e400:	2b00      	cmp	r3, #0
 800e402:	d052      	beq.n	800e4aa <LmHandlerPackagesNotify+0xf2>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800e404:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e408:	4a33      	ldr	r2, [pc, #204]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e40a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e40e:	69db      	ldr	r3, [r3, #28]
 800e410:	6838      	ldr	r0, [r7, #0]
 800e412:	4798      	blx	r3
                        }
                        break;
 800e414:	e049      	b.n	800e4aa <LmHandlerPackagesNotify+0xf2>
                    }
                case PACKAGE_MCPS_INDICATION:
                    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800e416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e41a:	4a2f      	ldr	r2, [pc, #188]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e41c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e420:	6a1b      	ldr	r3, [r3, #32]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d043      	beq.n	800e4ae <LmHandlerPackagesNotify+0xf6>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800e426:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e42a:	4a2b      	ldr	r2, [pc, #172]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e42c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e430:	781a      	ldrb	r2, [r3, #0]
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	78db      	ldrb	r3, [r3, #3]
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
 800e436:	429a      	cmp	r2, r3
 800e438:	d00a      	beq.n	800e450 <LmHandlerPackagesNotify+0x98>
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
 800e43a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d135      	bne.n	800e4ae <LmHandlerPackagesNotify+0xf6>
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
 800e442:	4b25      	ldr	r3, [pc, #148]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	68db      	ldr	r3, [r3, #12]
 800e448:	4798      	blx	r3
 800e44a:	4603      	mov	r3, r0
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d02e      	beq.n	800e4ae <LmHandlerPackagesNotify+0xf6>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800e450:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e454:	4a20      	ldr	r2, [pc, #128]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e45a:	6a1b      	ldr	r3, [r3, #32]
 800e45c:	6838      	ldr	r0, [r7, #0]
 800e45e:	4798      	blx	r3
                        }
                        break;
 800e460:	e025      	b.n	800e4ae <LmHandlerPackagesNotify+0xf6>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800e462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e466:	4a1c      	ldr	r2, [pc, #112]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e46c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d01f      	beq.n	800e4b2 <LmHandlerPackagesNotify+0xfa>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800e472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e476:	4a18      	ldr	r2, [pc, #96]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e47c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e47e:	6838      	ldr	r0, [r7, #0]
 800e480:	4798      	blx	r3
                        }
                        break;
 800e482:	e016      	b.n	800e4b2 <LmHandlerPackagesNotify+0xfa>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800e484:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e488:	4a13      	ldr	r2, [pc, #76]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e48a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e48e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e490:	2b00      	cmp	r3, #0
 800e492:	d010      	beq.n	800e4b6 <LmHandlerPackagesNotify+0xfe>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800e494:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e498:	4a0f      	ldr	r2, [pc, #60]	@ (800e4d8 <LmHandlerPackagesNotify+0x120>)
 800e49a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e49e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4a0:	6838      	ldr	r0, [r7, #0]
 800e4a2:	4798      	blx	r3
                        }
                        break;
 800e4a4:	e007      	b.n	800e4b6 <LmHandlerPackagesNotify+0xfe>
                    }
                default:
                    {
                        break;
 800e4a6:	bf00      	nop
 800e4a8:	e006      	b.n	800e4b8 <LmHandlerPackagesNotify+0x100>
                        break;
 800e4aa:	bf00      	nop
 800e4ac:	e004      	b.n	800e4b8 <LmHandlerPackagesNotify+0x100>
                        break;
 800e4ae:	bf00      	nop
 800e4b0:	e002      	b.n	800e4b8 <LmHandlerPackagesNotify+0x100>
                        break;
 800e4b2:	bf00      	nop
 800e4b4:	e000      	b.n	800e4b8 <LmHandlerPackagesNotify+0x100>
                        break;
 800e4b6:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e4b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4bc:	b2db      	uxtb	r3, r3
 800e4be:	3301      	adds	r3, #1
 800e4c0:	b2db      	uxtb	r3, r3
 800e4c2:	73fb      	strb	r3, [r7, #15]
 800e4c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e4c8:	2b04      	cmp	r3, #4
 800e4ca:	f77f af7e 	ble.w	800e3ca <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800e4ce:	bf00      	nop
 800e4d0:	bf00      	nop
 800e4d2:	3710      	adds	r7, #16
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	bd80      	pop	{r7, pc}
 800e4d8:	20000a38 	.word	0x20000a38

0800e4dc <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b082      	sub	sp, #8
 800e4e0:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	71fb      	strb	r3, [r7, #7]
 800e4e6:	e01c      	b.n	800e522 <LmHandlerPackageIsTxPending+0x46>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
 800e4e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e4ec:	4a11      	ldr	r2, [pc, #68]	@ (800e534 <LmHandlerPackageIsTxPending+0x58>)
 800e4ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d00f      	beq.n	800e516 <LmHandlerPackageIsTxPending+0x3a>
 800e4f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d00b      	beq.n	800e516 <LmHandlerPackageIsTxPending+0x3a>
#else
        if( LmHandlerPackages[i] != NULL )
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800e4fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e502:	4a0c      	ldr	r2, [pc, #48]	@ (800e534 <LmHandlerPackageIsTxPending+0x58>)
 800e504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e508:	691b      	ldr	r3, [r3, #16]
 800e50a:	4798      	blx	r3
 800e50c:	4603      	mov	r3, r0
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d001      	beq.n	800e516 <LmHandlerPackageIsTxPending+0x3a>
            {
                return true;
 800e512:	2301      	movs	r3, #1
 800e514:	e00a      	b.n	800e52c <LmHandlerPackageIsTxPending+0x50>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e51a:	b2db      	uxtb	r3, r3
 800e51c:	3301      	adds	r3, #1
 800e51e:	b2db      	uxtb	r3, r3
 800e520:	71fb      	strb	r3, [r7, #7]
 800e522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e526:	2b04      	cmp	r3, #4
 800e528:	ddde      	ble.n	800e4e8 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800e52a:	2300      	movs	r3, #0
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	3708      	adds	r7, #8
 800e530:	46bd      	mov	sp, r7
 800e532:	bd80      	pop	{r7, pc}
 800e534:	20000a38 	.word	0x20000a38

0800e538 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e53e:	2300      	movs	r3, #0
 800e540:	71fb      	strb	r3, [r7, #7]
 800e542:	e022      	b.n	800e58a <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e548:	4a14      	ldr	r2, [pc, #80]	@ (800e59c <LmHandlerPackagesProcess+0x64>)
 800e54a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d015      	beq.n	800e57e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e556:	4a11      	ldr	r2, [pc, #68]	@ (800e59c <LmHandlerPackagesProcess+0x64>)
 800e558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e55c:	695b      	ldr	r3, [r3, #20]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d00d      	beq.n	800e57e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800e562:	79fb      	ldrb	r3, [r7, #7]
 800e564:	4618      	mov	r0, r3
 800e566:	f7ff ff09 	bl	800e37c <LmHandlerPackageIsInitialized>
 800e56a:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d006      	beq.n	800e57e <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800e570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e574:	4a09      	ldr	r2, [pc, #36]	@ (800e59c <LmHandlerPackagesProcess+0x64>)
 800e576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e57a:	695b      	ldr	r3, [r3, #20]
 800e57c:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e57e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e582:	b2db      	uxtb	r3, r3
 800e584:	3301      	adds	r3, #1
 800e586:	b2db      	uxtb	r3, r3
 800e588:	71fb      	strb	r3, [r7, #7]
 800e58a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e58e:	2b04      	cmp	r3, #4
 800e590:	ddd8      	ble.n	800e544 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800e592:	bf00      	nop
 800e594:	bf00      	nop
 800e596:	3708      	adds	r7, #8
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	20000a38 	.word	0x20000a38

0800e5a0 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b083      	sub	sp, #12
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	6039      	str	r1, [r7, #0]
 800e5aa:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800e5ac:	683b      	ldr	r3, [r7, #0]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d102      	bne.n	800e5b8 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800e5b2:	f04f 33ff 	mov.w	r3, #4294967295
 800e5b6:	e00e      	b.n	800e5d6 <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800e5b8:	79fb      	ldrb	r3, [r7, #7]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d002      	beq.n	800e5c4 <LmHandlerGetVersion+0x24>
 800e5be:	2b01      	cmp	r3, #1
 800e5c0:	d004      	beq.n	800e5cc <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800e5c2:	e007      	b.n	800e5d4 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800e5c4:	683b      	ldr	r3, [r7, #0]
 800e5c6:	4a06      	ldr	r2, [pc, #24]	@ (800e5e0 <LmHandlerGetVersion+0x40>)
 800e5c8:	601a      	str	r2, [r3, #0]
            break;
 800e5ca:	e003      	b.n	800e5d4 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800e5cc:	683b      	ldr	r3, [r7, #0]
 800e5ce:	4a05      	ldr	r2, [pc, #20]	@ (800e5e4 <LmHandlerGetVersion+0x44>)
 800e5d0:	601a      	str	r2, [r3, #0]
            break;
 800e5d2:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800e5d4:	2300      	movs	r3, #0
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	370c      	adds	r7, #12
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bc80      	pop	{r7}
 800e5de:	4770      	bx	lr
 800e5e0:	01000300 	.word	0x01000300
 800e5e4:	01010003 	.word	0x01010003

0800e5e8 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800e5ec:	f005 f9c0 	bl	8013970 <LoRaMacDeInitialization>
 800e5f0:	4603      	mov	r3, r0
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d101      	bne.n	800e5fa <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	e001      	b.n	800e5fe <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e5fa:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e5fe:	4618      	mov	r0, r3
 800e600:	bd80      	pop	{r7, pc}

0800e602 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800e602:	b580      	push	{r7, lr}
 800e604:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800e606:	f004 f93b 	bl	8012880 <LoRaMacHalt>
 800e60a:	4603      	mov	r3, r0
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d101      	bne.n	800e614 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e610:	2300      	movs	r3, #0
 800e612:	e001      	b.n	800e618 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e614:	f06f 0301 	mvn.w	r3, #1
    }
}
 800e618:	4618      	mov	r0, r3
 800e61a:	bd80      	pop	{r7, pc}

0800e61c <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b08c      	sub	sp, #48	@ 0x30
 800e620:	af00      	add	r7, sp, #0
 800e622:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d102      	bne.n	800e630 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e62a:	f04f 33ff 	mov.w	r3, #4294967295
 800e62e:	e016      	b.n	800e65e <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e630:	2320      	movs	r3, #32
 800e632:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e634:	f107 0308 	add.w	r3, r7, #8
 800e638:	4618      	mov	r0, r3
 800e63a:	f004 f9df 	bl	80129fc <LoRaMacMibGetRequestConfirm>
 800e63e:	4603      	mov	r3, r0
 800e640:	2b00      	cmp	r3, #0
 800e642:	d002      	beq.n	800e64a <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e644:	f04f 33ff 	mov.w	r3, #4294967295
 800e648:	e009      	b.n	800e65e <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800e64a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	f993 2000 	ldrsb.w	r2, [r3]
 800e658:	4b03      	ldr	r3, [pc, #12]	@ (800e668 <LmHandlerGetTxPower+0x4c>)
 800e65a:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800e65c:	2300      	movs	r3, #0
}
 800e65e:	4618      	mov	r0, r3
 800e660:	3730      	adds	r7, #48	@ 0x30
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}
 800e666:	bf00      	nop
 800e668:	20000a4c 	.word	0x20000a4c

0800e66c <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b08e      	sub	sp, #56	@ 0x38
 800e670:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800e672:	2300      	movs	r3, #0
 800e674:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800e678:	2300      	movs	r3, #0
 800e67a:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800e67c:	f7ff ffc1 	bl	800e602 <LmHandlerHalt>
 800e680:	4603      	mov	r3, r0
 800e682:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800e686:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d12f      	bne.n	800e6ee <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800e68e:	f000 f859 	bl	800e744 <NvmDataMgmtStoreBegin>
 800e692:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800e694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e696:	f113 0f02 	cmn.w	r3, #2
 800e69a:	d103      	bne.n	800e6a4 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800e69c:	23f8      	movs	r3, #248	@ 0xf8
 800e69e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e6a2:	e01c      	b.n	800e6de <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800e6a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d104      	bne.n	800e6b4 <LmHandlerNvmDataStore+0x48>
 800e6aa:	4b1b      	ldr	r3, [pc, #108]	@ (800e718 <LmHandlerNvmDataStore+0xac>)
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	695b      	ldr	r3, [r3, #20]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d103      	bne.n	800e6bc <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e6b4:	23ff      	movs	r3, #255	@ 0xff
 800e6b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800e6ba:	e010      	b.n	800e6de <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800e6bc:	2326      	movs	r3, #38	@ 0x26
 800e6be:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800e6c0:	463b      	mov	r3, r7
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	f004 f99a 	bl	80129fc <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800e6cc:	f44f 63ef 	mov.w	r3, #1912	@ 0x778
 800e6d0:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800e6d2:	4b11      	ldr	r3, [pc, #68]	@ (800e718 <LmHandlerNvmDataStore+0xac>)
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	695b      	ldr	r3, [r3, #20]
 800e6d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e6da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e6dc:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800e6de:	f000 f847 	bl	800e770 <NvmDataMgmtStoreEnd>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d002      	beq.n	800e6ee <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e6e8:	23ff      	movs	r3, #255	@ 0xff
 800e6ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800e6ee:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d109      	bne.n	800e70a <LmHandlerNvmDataStore+0x9e>
 800e6f6:	4b08      	ldr	r3, [pc, #32]	@ (800e718 <LmHandlerNvmDataStore+0xac>)
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	69db      	ldr	r3, [r3, #28]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d004      	beq.n	800e70a <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800e700:	4b05      	ldr	r3, [pc, #20]	@ (800e718 <LmHandlerNvmDataStore+0xac>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	69db      	ldr	r3, [r3, #28]
 800e706:	2001      	movs	r0, #1
 800e708:	4798      	blx	r3
    }

    return lmhStatus;
 800e70a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e70e:	4618      	mov	r0, r3
 800e710:	3738      	adds	r7, #56	@ 0x38
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	20000a64 	.word	0x20000a64

0800e71c <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800e71c:	b480      	push	{r7}
 800e71e:	b083      	sub	sp, #12
 800e720:	af00      	add	r7, sp, #0
 800e722:	4603      	mov	r3, r0
 800e724:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800e726:	4b06      	ldr	r3, [pc, #24]	@ (800e740 <NvmDataMgmtEvent+0x24>)
 800e728:	881a      	ldrh	r2, [r3, #0]
 800e72a:	88fb      	ldrh	r3, [r7, #6]
 800e72c:	4313      	orrs	r3, r2
 800e72e:	b29a      	uxth	r2, r3
 800e730:	4b03      	ldr	r3, [pc, #12]	@ (800e740 <NvmDataMgmtEvent+0x24>)
 800e732:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800e734:	bf00      	nop
 800e736:	370c      	adds	r7, #12
 800e738:	46bd      	mov	sp, r7
 800e73a:	bc80      	pop	{r7}
 800e73c:	4770      	bx	lr
 800e73e:	bf00      	nop
 800e740:	20000b88 	.word	0x20000b88

0800e744 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800e744:	b580      	push	{r7, lr}
 800e746:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800e748:	4b08      	ldr	r3, [pc, #32]	@ (800e76c <NvmDataMgmtStoreBegin+0x28>)
 800e74a:	881b      	ldrh	r3, [r3, #0]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d102      	bne.n	800e756 <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800e750:	f06f 0301 	mvn.w	r3, #1
 800e754:	e008      	b.n	800e768 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800e756:	f004 f86b 	bl	8012830 <LoRaMacStop>
 800e75a:	4603      	mov	r3, r0
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d002      	beq.n	800e766 <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800e760:	f06f 0302 	mvn.w	r3, #2
 800e764:	e000      	b.n	800e768 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800e766:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e768:	4618      	mov	r0, r3
 800e76a:	bd80      	pop	{r7, pc}
 800e76c:	20000b88 	.word	0x20000b88

0800e770 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800e770:	b580      	push	{r7, lr}
 800e772:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800e774:	4b03      	ldr	r3, [pc, #12]	@ (800e784 <NvmDataMgmtStoreEnd+0x14>)
 800e776:	2200      	movs	r2, #0
 800e778:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800e77a:	f004 f84b 	bl	8012814 <LoRaMacStart>
    return NVM_DATA_OK;
 800e77e:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800e780:	4618      	mov	r0, r3
 800e782:	bd80      	pop	{r7, pc}
 800e784:	20000b88 	.word	0x20000b88

0800e788 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate = NULL,                                   /* To be initialized by LmHandler */
    .OnPackageProcessEvent = NULL,                             /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800e788:	b480      	push	{r7}
 800e78a:	af00      	add	r7, sp, #0
    return &LmhpCompliancePackage;
 800e78c:	4b02      	ldr	r3, [pc, #8]	@ (800e798 <LmhpCompliancePackageFactory+0x10>)
}
 800e78e:	4618      	mov	r0, r3
 800e790:	46bd      	mov	sp, r7
 800e792:	bc80      	pop	{r7}
 800e794:	4770      	bx	lr
 800e796:	bf00      	nop
 800e798:	200000f8 	.word	0x200000f8

0800e79c <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800e79c:	b480      	push	{r7}
 800e79e:	b085      	sub	sp, #20
 800e7a0:	af00      	add	r7, sp, #0
 800e7a2:	60f8      	str	r0, [r7, #12]
 800e7a4:	60b9      	str	r1, [r7, #8]
 800e7a6:	4613      	mov	r3, r2
 800e7a8:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d00f      	beq.n	800e7d0 <LmhpComplianceInit+0x34>
 800e7b0:	68bb      	ldr	r3, [r7, #8]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d00c      	beq.n	800e7d0 <LmhpComplianceInit+0x34>
    {
        LmhpComplianceParams = ( LmhpComplianceParams_t * )params;
 800e7b6:	4a0c      	ldr	r2, [pc, #48]	@ (800e7e8 <LmhpComplianceInit+0x4c>)
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer = dataBuffer;
 800e7bc:	4a0b      	ldr	r2, [pc, #44]	@ (800e7ec <LmhpComplianceInit+0x50>)
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	6093      	str	r3, [r2, #8]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800e7c2:	4a0a      	ldr	r2, [pc, #40]	@ (800e7ec <LmhpComplianceInit+0x50>)
 800e7c4:	79fb      	ldrb	r3, [r7, #7]
 800e7c6:	7153      	strb	r3, [r2, #5]
        ComplianceTestState.Initialized = true;
 800e7c8:	4b08      	ldr	r3, [pc, #32]	@ (800e7ec <LmhpComplianceInit+0x50>)
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	701a      	strb	r2, [r3, #0]
 800e7ce:	e006      	b.n	800e7de <LmhpComplianceInit+0x42>
    }
    else
    {
        LmhpComplianceParams = NULL;
 800e7d0:	4b05      	ldr	r3, [pc, #20]	@ (800e7e8 <LmhpComplianceInit+0x4c>)
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800e7d6:	4b05      	ldr	r3, [pc, #20]	@ (800e7ec <LmhpComplianceInit+0x50>)
 800e7d8:	2200      	movs	r2, #0
 800e7da:	701a      	strb	r2, [r3, #0]
    }
}
 800e7dc:	bf00      	nop
 800e7de:	bf00      	nop
 800e7e0:	3714      	adds	r7, #20
 800e7e2:	46bd      	mov	sp, r7
 800e7e4:	bc80      	pop	{r7}
 800e7e6:	4770      	bx	lr
 800e7e8:	20000bb8 	.word	0x20000bb8
 800e7ec:	20000ba4 	.word	0x20000ba4

0800e7f0 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800e7f0:	b480      	push	{r7}
 800e7f2:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800e7f4:	4b02      	ldr	r3, [pc, #8]	@ (800e800 <LmhpComplianceIsInitialized+0x10>)
 800e7f6:	781b      	ldrb	r3, [r3, #0]
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bc80      	pop	{r7}
 800e7fe:	4770      	bx	lr
 800e800:	20000ba4 	.word	0x20000ba4

0800e804 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning( void )
{
 800e804:	b480      	push	{r7}
 800e806:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800e808:	4b07      	ldr	r3, [pc, #28]	@ (800e828 <LmhpComplianceIsRunning+0x24>)
 800e80a:	781b      	ldrb	r3, [r3, #0]
 800e80c:	f083 0301 	eor.w	r3, r3, #1
 800e810:	b2db      	uxtb	r3, r3
 800e812:	2b00      	cmp	r3, #0
 800e814:	d001      	beq.n	800e81a <LmhpComplianceIsRunning+0x16>
    {
        return false;
 800e816:	2300      	movs	r3, #0
 800e818:	e001      	b.n	800e81e <LmhpComplianceIsRunning+0x1a>
    }

    return ComplianceTestState.IsRunning;
 800e81a:	4b03      	ldr	r3, [pc, #12]	@ (800e828 <LmhpComplianceIsRunning+0x24>)
 800e81c:	785b      	ldrb	r3, [r3, #1]
}
 800e81e:	4618      	mov	r0, r3
 800e820:	46bd      	mov	sp, r7
 800e822:	bc80      	pop	{r7}
 800e824:	4770      	bx	lr
 800e826:	bf00      	nop
 800e828:	20000ba4 	.word	0x20000ba4

0800e82c <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e82c:	b480      	push	{r7}
 800e82e:	b083      	sub	sp, #12
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e834:	4b0f      	ldr	r3, [pc, #60]	@ (800e874 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e836:	781b      	ldrb	r3, [r3, #0]
 800e838:	f083 0301 	eor.w	r3, r3, #1
 800e83c:	b2db      	uxtb	r3, r3
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d112      	bne.n	800e868 <LmhpComplianceOnMcpsConfirm+0x3c>
    {
        return;
    }

    if( ( ComplianceTestState.IsRunning == true ) &&
 800e842:	4b0c      	ldr	r3, [pc, #48]	@ (800e874 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e844:	785b      	ldrb	r3, [r3, #1]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d00f      	beq.n	800e86a <LmhpComplianceOnMcpsConfirm+0x3e>
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	781b      	ldrb	r3, [r3, #0]
    if( ( ComplianceTestState.IsRunning == true ) &&
 800e84e:	2b01      	cmp	r3, #1
 800e850:	d10b      	bne.n	800e86a <LmhpComplianceOnMcpsConfirm+0x3e>
        ( mcpsConfirm->AckReceived != 0 ) )
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	791b      	ldrb	r3, [r3, #4]
        ( mcpsConfirm->McpsRequest == MCPS_CONFIRMED ) &&
 800e856:	2b00      	cmp	r3, #0
 800e858:	d007      	beq.n	800e86a <LmhpComplianceOnMcpsConfirm+0x3e>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800e85a:	4b06      	ldr	r3, [pc, #24]	@ (800e874 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e85c:	899b      	ldrh	r3, [r3, #12]
 800e85e:	3301      	adds	r3, #1
 800e860:	b29a      	uxth	r2, r3
 800e862:	4b04      	ldr	r3, [pc, #16]	@ (800e874 <LmhpComplianceOnMcpsConfirm+0x48>)
 800e864:	819a      	strh	r2, [r3, #12]
 800e866:	e000      	b.n	800e86a <LmhpComplianceOnMcpsConfirm+0x3e>
        return;
 800e868:	bf00      	nop
    }
}
 800e86a:	370c      	adds	r7, #12
 800e86c:	46bd      	mov	sp, r7
 800e86e:	bc80      	pop	{r7}
 800e870:	4770      	bx	lr
 800e872:	bf00      	nop
 800e874:	20000ba4 	.word	0x20000ba4

0800e878 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e878:	b480      	push	{r7}
 800e87a:	b083      	sub	sp, #12
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e880:	4b12      	ldr	r3, [pc, #72]	@ (800e8cc <LmhpComplianceOnMlmeConfirm+0x54>)
 800e882:	781b      	ldrb	r3, [r3, #0]
 800e884:	f083 0301 	eor.w	r3, r3, #1
 800e888:	b2db      	uxtb	r3, r3
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d116      	bne.n	800e8bc <LmhpComplianceOnMlmeConfirm+0x44>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800e88e:	4b0f      	ldr	r3, [pc, #60]	@ (800e8cc <LmhpComplianceOnMlmeConfirm+0x54>)
 800e890:	785b      	ldrb	r3, [r3, #1]
 800e892:	f083 0301 	eor.w	r3, r3, #1
 800e896:	b2db      	uxtb	r3, r3
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d111      	bne.n	800e8c0 <LmhpComplianceOnMlmeConfirm+0x48>
    {
        return;
    }

    if( mlmeConfirm->MlmeRequest == MLME_LINK_CHECK )
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	781b      	ldrb	r3, [r3, #0]
 800e8a0:	2b05      	cmp	r3, #5
 800e8a2:	d10e      	bne.n	800e8c2 <LmhpComplianceOnMlmeConfirm+0x4a>
    {
        ComplianceTestState.LinkCheck = true;
 800e8a4:	4b09      	ldr	r3, [pc, #36]	@ (800e8cc <LmhpComplianceOnMlmeConfirm+0x54>)
 800e8a6:	2201      	movs	r2, #1
 800e8a8:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	7a1a      	ldrb	r2, [r3, #8]
 800e8ae:	4b07      	ldr	r3, [pc, #28]	@ (800e8cc <LmhpComplianceOnMlmeConfirm+0x54>)
 800e8b0:	73da      	strb	r2, [r3, #15]
        ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	7a5a      	ldrb	r2, [r3, #9]
 800e8b6:	4b05      	ldr	r3, [pc, #20]	@ (800e8cc <LmhpComplianceOnMlmeConfirm+0x54>)
 800e8b8:	741a      	strb	r2, [r3, #16]
 800e8ba:	e002      	b.n	800e8c2 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800e8bc:	bf00      	nop
 800e8be:	e000      	b.n	800e8c2 <LmhpComplianceOnMlmeConfirm+0x4a>
        return;
 800e8c0:	bf00      	nop
    }
}
 800e8c2:	370c      	adds	r7, #12
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	bc80      	pop	{r7}
 800e8c8:	4770      	bx	lr
 800e8ca:	bf00      	nop
 800e8cc:	20000ba4 	.word	0x20000ba4

0800e8d0 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess( void )
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b082      	sub	sp, #8
 800e8d4:	af00      	add	r7, sp, #0
    if( ComplianceTestState.Initialized == false )
 800e8d6:	4b36      	ldr	r3, [pc, #216]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	f083 0301 	eor.w	r3, r3, #1
 800e8de:	b2db      	uxtb	r3, r3
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d002      	beq.n	800e8ea <LmhpComplianceTxProcess+0x1a>
    {
        return LORAMAC_HANDLER_ERROR;
 800e8e4:	f04f 33ff 	mov.w	r3, #4294967295
 800e8e8:	e05e      	b.n	800e9a8 <LmhpComplianceTxProcess+0xd8>
    }

    if( ComplianceTestState.IsRunning == false )
 800e8ea:	4b31      	ldr	r3, [pc, #196]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e8ec:	785b      	ldrb	r3, [r3, #1]
 800e8ee:	f083 0301 	eor.w	r3, r3, #1
 800e8f2:	b2db      	uxtb	r3, r3
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d001      	beq.n	800e8fc <LmhpComplianceTxProcess+0x2c>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	e055      	b.n	800e9a8 <LmhpComplianceTxProcess+0xd8>
    }

    if( ComplianceTestState.LinkCheck == true )
 800e8fc:	4b2c      	ldr	r3, [pc, #176]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e8fe:	7b9b      	ldrb	r3, [r3, #14]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d019      	beq.n	800e938 <LmhpComplianceTxProcess+0x68>
    {
        ComplianceTestState.LinkCheck = false;
 800e904:	4b2a      	ldr	r3, [pc, #168]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e906:	2200      	movs	r2, #0
 800e908:	739a      	strb	r2, [r3, #14]
        ComplianceTestState.DataBufferSize = 3;
 800e90a:	4b29      	ldr	r3, [pc, #164]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e90c:	2203      	movs	r2, #3
 800e90e:	719a      	strb	r2, [r3, #6]
        ComplianceTestState.DataBuffer[0] = 5;
 800e910:	4b27      	ldr	r3, [pc, #156]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e912:	689b      	ldr	r3, [r3, #8]
 800e914:	2205      	movs	r2, #5
 800e916:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800e918:	4b25      	ldr	r3, [pc, #148]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e91a:	689b      	ldr	r3, [r3, #8]
 800e91c:	3301      	adds	r3, #1
 800e91e:	4a24      	ldr	r2, [pc, #144]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e920:	7bd2      	ldrb	r2, [r2, #15]
 800e922:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800e924:	4b22      	ldr	r3, [pc, #136]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e926:	689b      	ldr	r3, [r3, #8]
 800e928:	3302      	adds	r3, #2
 800e92a:	4a21      	ldr	r2, [pc, #132]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e92c:	7c12      	ldrb	r2, [r2, #16]
 800e92e:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.State = 1;
 800e930:	4b1f      	ldr	r3, [pc, #124]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e932:	2201      	movs	r2, #1
 800e934:	709a      	strb	r2, [r3, #2]
 800e936:	e01c      	b.n	800e972 <LmhpComplianceTxProcess+0xa2>
    }
    else
    {
        switch( ComplianceTestState.State )
 800e938:	4b1d      	ldr	r3, [pc, #116]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e93a:	789b      	ldrb	r3, [r3, #2]
 800e93c:	2b01      	cmp	r3, #1
 800e93e:	d005      	beq.n	800e94c <LmhpComplianceTxProcess+0x7c>
 800e940:	2b04      	cmp	r3, #4
 800e942:	d116      	bne.n	800e972 <LmhpComplianceTxProcess+0xa2>
        {
            case 4:
                ComplianceTestState.State = 1;
 800e944:	4b1a      	ldr	r3, [pc, #104]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e946:	2201      	movs	r2, #1
 800e948:	709a      	strb	r2, [r3, #2]
                break;
 800e94a:	e012      	b.n	800e972 <LmhpComplianceTxProcess+0xa2>
            case 1:
                ComplianceTestState.DataBufferSize = 2;
 800e94c:	4b18      	ldr	r3, [pc, #96]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e94e:	2202      	movs	r2, #2
 800e950:	719a      	strb	r2, [r3, #6]
                ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800e952:	4b17      	ldr	r3, [pc, #92]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e954:	899b      	ldrh	r3, [r3, #12]
 800e956:	0a1b      	lsrs	r3, r3, #8
 800e958:	b29a      	uxth	r2, r3
 800e95a:	4b15      	ldr	r3, [pc, #84]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e95c:	689b      	ldr	r3, [r3, #8]
 800e95e:	b2d2      	uxtb	r2, r2
 800e960:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800e962:	4b13      	ldr	r3, [pc, #76]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e964:	899a      	ldrh	r2, [r3, #12]
 800e966:	4b12      	ldr	r3, [pc, #72]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e968:	689b      	ldr	r3, [r3, #8]
 800e96a:	3301      	adds	r3, #1
 800e96c:	b2d2      	uxtb	r2, r2
 800e96e:	701a      	strb	r2, [r3, #0]
                break;
 800e970:	bf00      	nop
        }
    }

    LmHandlerAppData_t appData =
 800e972:	23e0      	movs	r3, #224	@ 0xe0
 800e974:	703b      	strb	r3, [r7, #0]
    {
        .Buffer = ComplianceTestState.DataBuffer,
        .BufferSize = ComplianceTestState.DataBufferSize,
 800e976:	4b0e      	ldr	r3, [pc, #56]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e978:	799b      	ldrb	r3, [r3, #6]
    LmHandlerAppData_t appData =
 800e97a:	707b      	strb	r3, [r7, #1]
        .Buffer = ComplianceTestState.DataBuffer,
 800e97c:	4b0c      	ldr	r3, [pc, #48]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e97e:	689b      	ldr	r3, [r3, #8]
    LmHandlerAppData_t appData =
 800e980:	607b      	str	r3, [r7, #4]
        .Port = COMPLIANCE_PORT
    };

    /* Schedule next transmission */
    TimerStart( &ComplianceTxNextPacketTimer );
 800e982:	480c      	ldr	r0, [pc, #48]	@ (800e9b4 <LmhpComplianceTxProcess+0xe4>)
 800e984:	f010 fc1c 	bl	801f1c0 <UTIL_TIMER_Start>

    if( LmhpCompliancePackage.OnSendRequest == NULL)
 800e988:	4b0b      	ldr	r3, [pc, #44]	@ (800e9b8 <LmhpComplianceTxProcess+0xe8>)
 800e98a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d102      	bne.n	800e996 <LmhpComplianceTxProcess+0xc6>
    {
        return LORAMAC_HANDLER_ERROR;
 800e990:	f04f 33ff 	mov.w	r3, #4294967295
 800e994:	e008      	b.n	800e9a8 <LmhpComplianceTxProcess+0xd8>
    }

    return LmhpCompliancePackage.OnSendRequest( &appData, ( LmHandlerMsgTypes_t )ComplianceTestState.IsTxConfirmed, true );
 800e996:	4b08      	ldr	r3, [pc, #32]	@ (800e9b8 <LmhpComplianceTxProcess+0xe8>)
 800e998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e99a:	4a05      	ldr	r2, [pc, #20]	@ (800e9b0 <LmhpComplianceTxProcess+0xe0>)
 800e99c:	78d2      	ldrb	r2, [r2, #3]
 800e99e:	4611      	mov	r1, r2
 800e9a0:	4638      	mov	r0, r7
 800e9a2:	2201      	movs	r2, #1
 800e9a4:	4798      	blx	r3
 800e9a6:	4603      	mov	r3, r0
}
 800e9a8:	4618      	mov	r0, r3
 800e9aa:	3708      	adds	r7, #8
 800e9ac:	46bd      	mov	sp, r7
 800e9ae:	bd80      	pop	{r7, pc}
 800e9b0:	20000ba4 	.word	0x20000ba4
 800e9b4:	20000b8c 	.word	0x20000b8c
 800e9b8:	200000f8 	.word	0x200000f8

0800e9bc <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b0a4      	sub	sp, #144	@ 0x90
 800e9c0:	af02      	add	r7, sp, #8
 800e9c2:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e9c4:	4ba5      	ldr	r3, [pc, #660]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e9c6:	781b      	ldrb	r3, [r3, #0]
 800e9c8:	f083 0301 	eor.w	r3, r3, #1
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	f040 81c6 	bne.w	800ed60 <LmhpComplianceOnMcpsIndication+0x3a4>
    {
        return;
    }

    if( mcpsIndication->RxData == false )
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	7b5b      	ldrb	r3, [r3, #13]
 800e9d8:	f083 0301 	eor.w	r3, r3, #1
 800e9dc:	b2db      	uxtb	r3, r3
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	f040 81c0 	bne.w	800ed64 <LmhpComplianceOnMcpsIndication+0x3a8>
    {
        return;
    }

    if( ( ComplianceTestState.IsRunning == true ) &&
 800e9e4:	4b9d      	ldr	r3, [pc, #628]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e9e6:	785b      	ldrb	r3, [r3, #1]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d00c      	beq.n	800ea06 <LmhpComplianceOnMcpsIndication+0x4a>
        ( mcpsIndication->AckReceived == 0 ) )
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	7b9b      	ldrb	r3, [r3, #14]
 800e9f0:	f083 0301 	eor.w	r3, r3, #1
 800e9f4:	b2db      	uxtb	r3, r3
    if( ( ComplianceTestState.IsRunning == true ) &&
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d005      	beq.n	800ea06 <LmhpComplianceOnMcpsIndication+0x4a>
    {
        /* Increment the compliance certification protocol downlink counter */
        ComplianceTestState.DownLinkCounter++;
 800e9fa:	4b98      	ldr	r3, [pc, #608]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800e9fc:	899b      	ldrh	r3, [r3, #12]
 800e9fe:	3301      	adds	r3, #1
 800ea00:	b29a      	uxth	r2, r3
 800ea02:	4b96      	ldr	r3, [pc, #600]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea04:	819a      	strh	r2, [r3, #12]
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	78db      	ldrb	r3, [r3, #3]
 800ea0a:	2be0      	cmp	r3, #224	@ 0xe0
 800ea0c:	f040 81ac 	bne.w	800ed68 <LmhpComplianceOnMcpsIndication+0x3ac>
    {
        return;
    }

    if( ComplianceTestState.IsRunning == false )
 800ea10:	4b92      	ldr	r3, [pc, #584]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea12:	785b      	ldrb	r3, [r3, #1]
 800ea14:	f083 0301 	eor.w	r3, r3, #1
 800ea18:	b2db      	uxtb	r3, r3
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d060      	beq.n	800eae0 <LmhpComplianceOnMcpsIndication+0x124>
    {
        /* Check compliance test enable command (i) */
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	7b1b      	ldrb	r3, [r3, #12]
 800ea22:	2b04      	cmp	r3, #4
 800ea24:	f040 81a7 	bne.w	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	781b      	ldrb	r3, [r3, #0]
        if( ( mcpsIndication->BufferSize == 4 ) &&
 800ea2e:	2b01      	cmp	r3, #1
 800ea30:	f040 81a1 	bne.w	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	689b      	ldr	r3, [r3, #8]
 800ea38:	3301      	adds	r3, #1
 800ea3a:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[0] == 0x01 ) &&
 800ea3c:	2b01      	cmp	r3, #1
 800ea3e:	f040 819a 	bne.w	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	689b      	ldr	r3, [r3, #8]
 800ea46:	3302      	adds	r3, #2
 800ea48:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[1] == 0x01 ) &&
 800ea4a:	2b01      	cmp	r3, #1
 800ea4c:	f040 8193 	bne.w	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            ( mcpsIndication->Buffer[3] == 0x01 ) )
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	689b      	ldr	r3, [r3, #8]
 800ea54:	3303      	adds	r3, #3
 800ea56:	781b      	ldrb	r3, [r3, #0]
            ( mcpsIndication->Buffer[2] == 0x01 ) &&
 800ea58:	2b01      	cmp	r3, #1
 800ea5a:	f040 818c 	bne.w	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
        {
            MibRequestConfirm_t mibReq;

            /* Initialize compliance test mode context */
            ComplianceTestState.IsTxConfirmed = false;
 800ea5e:	4b7f      	ldr	r3, [pc, #508]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea60:	2200      	movs	r2, #0
 800ea62:	70da      	strb	r2, [r3, #3]
            ComplianceTestState.Port = 224;
 800ea64:	4b7d      	ldr	r3, [pc, #500]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea66:	22e0      	movs	r2, #224	@ 0xe0
 800ea68:	711a      	strb	r2, [r3, #4]
            ComplianceTestState.DataBufferSize = 2;
 800ea6a:	4b7c      	ldr	r3, [pc, #496]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea6c:	2202      	movs	r2, #2
 800ea6e:	719a      	strb	r2, [r3, #6]
            ComplianceTestState.DownLinkCounter = 0;
 800ea70:	4b7a      	ldr	r3, [pc, #488]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea72:	2200      	movs	r2, #0
 800ea74:	819a      	strh	r2, [r3, #12]
            ComplianceTestState.LinkCheck = false;
 800ea76:	4b79      	ldr	r3, [pc, #484]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea78:	2200      	movs	r2, #0
 800ea7a:	739a      	strb	r2, [r3, #14]
            ComplianceTestState.DemodMargin = 0;
 800ea7c:	4b77      	ldr	r3, [pc, #476]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea7e:	2200      	movs	r2, #0
 800ea80:	73da      	strb	r2, [r3, #15]
            ComplianceTestState.NbGateways = 0;
 800ea82:	4b76      	ldr	r3, [pc, #472]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea84:	2200      	movs	r2, #0
 800ea86:	741a      	strb	r2, [r3, #16]
            ComplianceTestState.IsRunning = true;
 800ea88:	4b74      	ldr	r3, [pc, #464]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	705a      	strb	r2, [r3, #1]
            ComplianceTestState.State = 1;
 800ea8e:	4b73      	ldr	r3, [pc, #460]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ea90:	2201      	movs	r2, #1
 800ea92:	709a      	strb	r2, [r3, #2]

            /* Enable ADR while in compliance test mode */
            mibReq.Type = MIB_ADR;
 800ea94:	2304      	movs	r3, #4
 800ea96:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AdrEnable = true;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800ea9c:	f107 030c 	add.w	r3, r7, #12
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	f004 f963 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

            /* Disable duty cycle enforcement while in compliance test mode */
            LoRaMacTestSetDutyCycleOn( false );
 800eaa6:	2000      	movs	r0, #0
 800eaa8:	f004 ff3c 	bl	8013924 <LoRaMacTestSetDutyCycleOn>

            /* Stop peripherals */
            if( LmhpComplianceParams->StopPeripherals != NULL )
 800eaac:	4b6c      	ldr	r3, [pc, #432]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	685b      	ldr	r3, [r3, #4]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d003      	beq.n	800eabe <LmhpComplianceOnMcpsIndication+0x102>
            {
                LmhpComplianceParams->StopPeripherals( );
 800eab6:	4b6a      	ldr	r3, [pc, #424]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	685b      	ldr	r3, [r3, #4]
 800eabc:	4798      	blx	r3
            }
            /* Initialize compliance protocol transmission timer */
            TimerInit( &ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent );
 800eabe:	2300      	movs	r3, #0
 800eac0:	9300      	str	r3, [sp, #0]
 800eac2:	4b68      	ldr	r3, [pc, #416]	@ (800ec64 <LmhpComplianceOnMcpsIndication+0x2a8>)
 800eac4:	2200      	movs	r2, #0
 800eac6:	f04f 31ff 	mov.w	r1, #4294967295
 800eaca:	4867      	ldr	r0, [pc, #412]	@ (800ec68 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800eacc:	f010 fb42 	bl	801f154 <UTIL_TIMER_Create>
            TimerSetValue( &ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE );
 800ead0:	f241 3188 	movw	r1, #5000	@ 0x1388
 800ead4:	4864      	ldr	r0, [pc, #400]	@ (800ec68 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800ead6:	f010 fc51 	bl	801f37c <UTIL_TIMER_SetPeriod>

            /* Confirm compliance test protocol activation */
            LmhpComplianceTxProcess( );
 800eada:	f7ff fef9 	bl	800e8d0 <LmhpComplianceTxProcess>
 800eade:	e14a      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
    }
    else
    {

        /* Parse compliance test protocol */
        ComplianceTestState.State = mcpsIndication->Buffer[0];
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	689b      	ldr	r3, [r3, #8]
 800eae4:	781a      	ldrb	r2, [r3, #0]
 800eae6:	4b5d      	ldr	r3, [pc, #372]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eae8:	709a      	strb	r2, [r3, #2]
        switch( ComplianceTestState.State )
 800eaea:	4b5c      	ldr	r3, [pc, #368]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eaec:	789b      	ldrb	r3, [r3, #2]
 800eaee:	2b0a      	cmp	r3, #10
 800eaf0:	f200 813c 	bhi.w	800ed6c <LmhpComplianceOnMcpsIndication+0x3b0>
 800eaf4:	a201      	add	r2, pc, #4	@ (adr r2, 800eafc <LmhpComplianceOnMcpsIndication+0x140>)
 800eaf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eafa:	bf00      	nop
 800eafc:	0800eb29 	.word	0x0800eb29
 800eb00:	0800eb73 	.word	0x0800eb73
 800eb04:	0800eb7b 	.word	0x0800eb7b
 800eb08:	0800eb89 	.word	0x0800eb89
 800eb0c:	0800eb97 	.word	0x0800eb97
 800eb10:	0800ebef 	.word	0x0800ebef
 800eb14:	0800ec01 	.word	0x0800ec01
 800eb18:	0800ec71 	.word	0x0800ec71
 800eb1c:	0800ed19 	.word	0x0800ed19
 800eb20:	0800ed2b 	.word	0x0800ed2b
 800eb24:	0800ed45 	.word	0x0800ed45
        {
            case 0: /* Check compliance test disable command (ii) */
                {
                    MibRequestConfirm_t mibReq;

                    TimerStop( &ComplianceTxNextPacketTimer );
 800eb28:	484f      	ldr	r0, [pc, #316]	@ (800ec68 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800eb2a:	f010 fbb7 	bl	801f29c <UTIL_TIMER_Stop>

                    /* Disable compliance test mode and reset the downlink counter. */
                    ComplianceTestState.DownLinkCounter = 0;
 800eb2e:	4b4b      	ldr	r3, [pc, #300]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb30:	2200      	movs	r2, #0
 800eb32:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800eb34:	4b49      	ldr	r3, [pc, #292]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb36:	2200      	movs	r2, #0
 800eb38:	705a      	strb	r2, [r3, #1]

                    /* Restore previous ADR setting */
                    mibReq.Type = MIB_ADR;
 800eb3a:	2304      	movs	r3, #4
 800eb3c:	733b      	strb	r3, [r7, #12]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800eb3e:	4b48      	ldr	r3, [pc, #288]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	781b      	ldrb	r3, [r3, #0]
 800eb44:	743b      	strb	r3, [r7, #16]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800eb46:	f107 030c 	add.w	r3, r7, #12
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	f004 f90e 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

                    /* Enable duty cycle enforcement */
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800eb50:	4b43      	ldr	r3, [pc, #268]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	785b      	ldrb	r3, [r3, #1]
 800eb56:	4618      	mov	r0, r3
 800eb58:	f004 fee4 	bl	8013924 <LoRaMacTestSetDutyCycleOn>

                    /* Restart peripherals */
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800eb5c:	4b40      	ldr	r3, [pc, #256]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	689b      	ldr	r3, [r3, #8]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	f000 8104 	beq.w	800ed70 <LmhpComplianceOnMcpsIndication+0x3b4>
                    {
                        LmhpComplianceParams->StartPeripherals( );
 800eb68:	4b3d      	ldr	r3, [pc, #244]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	689b      	ldr	r3, [r3, #8]
 800eb6e:	4798      	blx	r3
                    }
                }
                break;
 800eb70:	e0fe      	b.n	800ed70 <LmhpComplianceOnMcpsIndication+0x3b4>
            case 1: /* (iii, iv) */
                ComplianceTestState.DataBufferSize = 2;
 800eb72:	4b3a      	ldr	r3, [pc, #232]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb74:	2202      	movs	r2, #2
 800eb76:	719a      	strb	r2, [r3, #6]
                break;
 800eb78:	e0fd      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 2: /* Enable confirmed messages (v) */
                ComplianceTestState.IsTxConfirmed = true;
 800eb7a:	4b38      	ldr	r3, [pc, #224]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb7c:	2201      	movs	r2, #1
 800eb7e:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800eb80:	4b36      	ldr	r3, [pc, #216]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb82:	2201      	movs	r2, #1
 800eb84:	709a      	strb	r2, [r3, #2]
                break;
 800eb86:	e0f6      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 3:  /* Disable confirmed messages (vi) */
                ComplianceTestState.IsTxConfirmed = false;
 800eb88:	4b34      	ldr	r3, [pc, #208]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	70da      	strb	r2, [r3, #3]
                ComplianceTestState.State = 1;
 800eb8e:	4b33      	ldr	r3, [pc, #204]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb90:	2201      	movs	r2, #1
 800eb92:	709a      	strb	r2, [r3, #2]
                break;
 800eb94:	e0ef      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 4: /* (vii) */
                ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	7b1a      	ldrb	r2, [r3, #12]
 800eb9a:	4b30      	ldr	r3, [pc, #192]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eb9c:	719a      	strb	r2, [r3, #6]

                ComplianceTestState.DataBuffer[0] = 4;
 800eb9e:	4b2f      	ldr	r3, [pc, #188]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800eba0:	689b      	ldr	r3, [r3, #8]
 800eba2:	2204      	movs	r2, #4
 800eba4:	701a      	strb	r2, [r3, #0]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800eba6:	2301      	movs	r3, #1
 800eba8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800ebac:	e012      	b.n	800ebd4 <LmhpComplianceOnMcpsIndication+0x218>
                {
                    ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	689a      	ldr	r2, [r3, #8]
 800ebb2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ebb6:	4413      	add	r3, r2
 800ebb8:	781a      	ldrb	r2, [r3, #0]
 800ebba:	4b28      	ldr	r3, [pc, #160]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebbc:	6899      	ldr	r1, [r3, #8]
 800ebbe:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ebc2:	440b      	add	r3, r1
 800ebc4:	3201      	adds	r2, #1
 800ebc6:	b2d2      	uxtb	r2, r2
 800ebc8:	701a      	strb	r2, [r3, #0]
                for( uint8_t i = 1; i < MIN( ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize ); i++ )
 800ebca:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800ebce:	3301      	adds	r3, #1
 800ebd0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800ebd4:	4b21      	ldr	r3, [pc, #132]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebd6:	795a      	ldrb	r2, [r3, #5]
 800ebd8:	4b20      	ldr	r3, [pc, #128]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ebda:	799b      	ldrb	r3, [r3, #6]
 800ebdc:	4293      	cmp	r3, r2
 800ebde:	bf28      	it	cs
 800ebe0:	4613      	movcs	r3, r2
 800ebe2:	b2db      	uxtb	r3, r3
 800ebe4:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800ebe8:	429a      	cmp	r2, r3
 800ebea:	d3e0      	bcc.n	800ebae <LmhpComplianceOnMcpsIndication+0x1f2>
                }
                break;
 800ebec:	e0c3      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 5: /* (viii) */
                {
                    MlmeReq_t mlmeReq;

                    mlmeReq.Type = MLME_LINK_CHECK;
 800ebee:	2305      	movs	r3, #5
 800ebf0:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

                    LoRaMacMlmeRequest( &mlmeReq );
 800ebf4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f004 fc4b 	bl	8013494 <LoRaMacMlmeRequest>
                }
                break;
 800ebfe:	e0ba      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 6: /* (ix) */
                {
                    MibRequestConfirm_t mibReq;

                    TimerStop( &ComplianceTxNextPacketTimer );
 800ec00:	4819      	ldr	r0, [pc, #100]	@ (800ec68 <LmhpComplianceOnMcpsIndication+0x2ac>)
 800ec02:	f010 fb4b 	bl	801f29c <UTIL_TIMER_Stop>

                    /* Disable TestMode and revert back to normal operation */
                    /* Disable compliance test mode and reset the downlink counter. */
                    ComplianceTestState.DownLinkCounter = 0;
 800ec06:	4b15      	ldr	r3, [pc, #84]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec08:	2200      	movs	r2, #0
 800ec0a:	819a      	strh	r2, [r3, #12]
                    ComplianceTestState.IsRunning = false;
 800ec0c:	4b13      	ldr	r3, [pc, #76]	@ (800ec5c <LmhpComplianceOnMcpsIndication+0x2a0>)
 800ec0e:	2200      	movs	r2, #0
 800ec10:	705a      	strb	r2, [r3, #1]

                    /* Restore previous ADR setting */
                    mibReq.Type = MIB_ADR;
 800ec12:	2304      	movs	r3, #4
 800ec14:	733b      	strb	r3, [r7, #12]
                    mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800ec16:	4b12      	ldr	r3, [pc, #72]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	781b      	ldrb	r3, [r3, #0]
 800ec1c:	743b      	strb	r3, [r7, #16]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ec1e:	f107 030c 	add.w	r3, r7, #12
 800ec22:	4618      	mov	r0, r3
 800ec24:	f004 f8a2 	bl	8012d6c <LoRaMacMibSetRequestConfirm>

                    /* Enable duty cycle enforcement */
                    LoRaMacTestSetDutyCycleOn( LmhpComplianceParams->DutyCycleEnabled );
 800ec28:	4b0d      	ldr	r3, [pc, #52]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	785b      	ldrb	r3, [r3, #1]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f004 fe78 	bl	8013924 <LoRaMacTestSetDutyCycleOn>

                    /* Restart peripherals */
                    if( LmhpComplianceParams->StartPeripherals != NULL )
 800ec34:	4b0a      	ldr	r3, [pc, #40]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec36:	681b      	ldr	r3, [r3, #0]
 800ec38:	689b      	ldr	r3, [r3, #8]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d003      	beq.n	800ec46 <LmhpComplianceOnMcpsIndication+0x28a>
                    {
                        LmhpComplianceParams->StartPeripherals( );
 800ec3e:	4b08      	ldr	r3, [pc, #32]	@ (800ec60 <LmhpComplianceOnMcpsIndication+0x2a4>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	4798      	blx	r3
                    }

                    if( LmhpCompliancePackage.OnJoinRequest != NULL )
 800ec46:	4b09      	ldr	r3, [pc, #36]	@ (800ec6c <LmhpComplianceOnMcpsIndication+0x2b0>)
 800ec48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	f000 8092 	beq.w	800ed74 <LmhpComplianceOnMcpsIndication+0x3b8>
                    {
                        LmhpCompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800ec50:	4b06      	ldr	r3, [pc, #24]	@ (800ec6c <LmhpComplianceOnMcpsIndication+0x2b0>)
 800ec52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec54:	2101      	movs	r1, #1
 800ec56:	2002      	movs	r0, #2
 800ec58:	4798      	blx	r3
                    }
                }
                break;
 800ec5a:	e08b      	b.n	800ed74 <LmhpComplianceOnMcpsIndication+0x3b8>
 800ec5c:	20000ba4 	.word	0x20000ba4
 800ec60:	20000bb8 	.word	0x20000bb8
 800ec64:	0800ed8d 	.word	0x0800ed8d
 800ec68:	20000b8c 	.word	0x20000b8c
 800ec6c:	200000f8 	.word	0x200000f8
            case 7: /* (x) */
                {
                    MlmeReq_t mlmeReq;
                    if( mcpsIndication->BufferSize == 3 )
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	7b1b      	ldrb	r3, [r3, #12]
 800ec74:	2b03      	cmp	r3, #3
 800ec76:	d113      	bne.n	800eca0 <LmhpComplianceOnMcpsIndication+0x2e4>
                    {
                        mlmeReq.Type = MLME_TXCW;
 800ec78:	2306      	movs	r3, #6
 800ec7a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	689b      	ldr	r3, [r3, #8]
 800ec82:	3301      	adds	r3, #1
 800ec84:	781b      	ldrb	r3, [r3, #0]
 800ec86:	021b      	lsls	r3, r3, #8
 800ec88:	b21a      	sxth	r2, r3
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	689b      	ldr	r3, [r3, #8]
 800ec8e:	3302      	adds	r3, #2
 800ec90:	781b      	ldrb	r3, [r3, #0]
 800ec92:	b21b      	sxth	r3, r3
 800ec94:	4313      	orrs	r3, r2
 800ec96:	b21b      	sxth	r3, r3
 800ec98:	b29b      	uxth	r3, r3
 800ec9a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800ec9e:	e032      	b.n	800ed06 <LmhpComplianceOnMcpsIndication+0x34a>
                    }
                    else if( mcpsIndication->BufferSize == 7 )
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	7b1b      	ldrb	r3, [r3, #12]
 800eca4:	2b07      	cmp	r3, #7
 800eca6:	d12e      	bne.n	800ed06 <LmhpComplianceOnMcpsIndication+0x34a>
                    {
                        mlmeReq.Type = MLME_TXCW_1;
 800eca8:	2307      	movs	r3, #7
 800ecaa:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                        mlmeReq.Req.TxCw.Timeout = ( uint16_t )( ( mcpsIndication->Buffer[1] << 8 ) | mcpsIndication->Buffer[2] );
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	689b      	ldr	r3, [r3, #8]
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	781b      	ldrb	r3, [r3, #0]
 800ecb6:	021b      	lsls	r3, r3, #8
 800ecb8:	b21a      	sxth	r2, r3
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	689b      	ldr	r3, [r3, #8]
 800ecbe:	3302      	adds	r3, #2
 800ecc0:	781b      	ldrb	r3, [r3, #0]
 800ecc2:	b21b      	sxth	r3, r3
 800ecc4:	4313      	orrs	r3, r2
 800ecc6:	b21b      	sxth	r3, r3
 800ecc8:	b29b      	uxth	r3, r3
 800ecca:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
                        mlmeReq.Req.TxCw.Frequency = ( uint32_t )( ( mcpsIndication->Buffer[3] << 16 ) | ( mcpsIndication->Buffer[4] << 8 ) | mcpsIndication->Buffer[5] ) * 100;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	689b      	ldr	r3, [r3, #8]
 800ecd2:	3303      	adds	r3, #3
 800ecd4:	781b      	ldrb	r3, [r3, #0]
 800ecd6:	041a      	lsls	r2, r3, #16
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	689b      	ldr	r3, [r3, #8]
 800ecdc:	3304      	adds	r3, #4
 800ecde:	781b      	ldrb	r3, [r3, #0]
 800ece0:	021b      	lsls	r3, r3, #8
 800ece2:	4313      	orrs	r3, r2
 800ece4:	687a      	ldr	r2, [r7, #4]
 800ece6:	6892      	ldr	r2, [r2, #8]
 800ece8:	3205      	adds	r2, #5
 800ecea:	7812      	ldrb	r2, [r2, #0]
 800ecec:	4313      	orrs	r3, r2
 800ecee:	461a      	mov	r2, r3
 800ecf0:	2364      	movs	r3, #100	@ 0x64
 800ecf2:	fb02 f303 	mul.w	r3, r2, r3
 800ecf6:	667b      	str	r3, [r7, #100]	@ 0x64
                        mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	689b      	ldr	r3, [r3, #8]
 800ecfc:	3306      	adds	r3, #6
 800ecfe:	781b      	ldrb	r3, [r3, #0]
 800ed00:	b25b      	sxtb	r3, r3
 800ed02:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacMlmeRequest( &mlmeReq );
 800ed06:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	f004 fbc2 	bl	8013494 <LoRaMacMlmeRequest>
                    ComplianceTestState.State = 1;
 800ed10:	4b1a      	ldr	r3, [pc, #104]	@ (800ed7c <LmhpComplianceOnMcpsIndication+0x3c0>)
 800ed12:	2201      	movs	r2, #1
 800ed14:	709a      	strb	r2, [r3, #2]
                }
                break;
 800ed16:	e02e      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 8: /* Send DeviceTimeReq */
                {
                    MlmeReq_t mlmeReq;

                    mlmeReq.Type = MLME_DEVICE_TIME;
 800ed18:	230a      	movs	r3, #10
 800ed1a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800ed1e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800ed22:	4618      	mov	r0, r3
 800ed24:	f004 fbb6 	bl	8013494 <LoRaMacMlmeRequest>
                }
                break;
 800ed28:	e025      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 9: /* Switch end device Class */
                {
                    MibRequestConfirm_t mibReq;

                    mibReq.Type = MIB_DEVICE_CLASS;
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	733b      	strb	r3, [r7, #12]
                    /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                    mibReq.Param.Class = ( DeviceClass_t )mcpsIndication->Buffer[1];;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	689b      	ldr	r3, [r3, #8]
 800ed32:	3301      	adds	r3, #1
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	743b      	strb	r3, [r7, #16]
                    LoRaMacMibSetRequestConfirm( &mibReq );
 800ed38:	f107 030c 	add.w	r3, r7, #12
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	f004 f815 	bl	8012d6c <LoRaMacMibSetRequestConfirm>
                }
                break;
 800ed42:	e018      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            case 10: /* Send PingSlotInfoReq */
                {
                    MlmeReq_t mlmeReq;

                    mlmeReq.Type = MLME_PING_SLOT_INFO;
 800ed44:	230d      	movs	r3, #13
 800ed46:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                    mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	689b      	ldr	r3, [r3, #8]
 800ed4e:	785b      	ldrb	r3, [r3, #1]
 800ed50:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38

                    LoRaMacMlmeRequest( &mlmeReq );
 800ed54:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ed58:	4618      	mov	r0, r3
 800ed5a:	f004 fb9b 	bl	8013494 <LoRaMacMlmeRequest>
                }
                break;
 800ed5e:	e00a      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
        return;
 800ed60:	bf00      	nop
 800ed62:	e008      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
        return;
 800ed64:	bf00      	nop
 800ed66:	e006      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
        return;
 800ed68:	bf00      	nop
 800ed6a:	e004      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
            default:
                break;
 800ed6c:	bf00      	nop
 800ed6e:	e002      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
                break;
 800ed70:	bf00      	nop
 800ed72:	e000      	b.n	800ed76 <LmhpComplianceOnMcpsIndication+0x3ba>
                break;
 800ed74:	bf00      	nop
        }
    }
}
 800ed76:	3788      	adds	r7, #136	@ 0x88
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	bd80      	pop	{r7, pc}
 800ed7c:	20000ba4 	.word	0x20000ba4

0800ed80 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800ed80:	b480      	push	{r7}
 800ed82:	af00      	add	r7, sp, #0
    /* Nothing to process */
}
 800ed84:	bf00      	nop
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bc80      	pop	{r7}
 800ed8a:	4770      	bx	lr

0800ed8c <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent( void *context )
{
 800ed8c:	b580      	push	{r7, lr}
 800ed8e:	b082      	sub	sp, #8
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
    LmhpComplianceTxProcess( );
 800ed94:	f7ff fd9c 	bl	800e8d0 <LmhpComplianceTxProcess>
}
 800ed98:	bf00      	nop
 800ed9a:	3708      	adds	r7, #8
 800ed9c:	46bd      	mov	sp, r7
 800ed9e:	bd80      	pop	{r7, pc}

0800eda0 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800eda0:	b480      	push	{r7}
 800eda2:	b083      	sub	sp, #12
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800eda8:	2300      	movs	r3, #0
}
 800edaa:	4618      	mov	r0, r3
 800edac:	370c      	adds	r7, #12
 800edae:	46bd      	mov	sp, r7
 800edb0:	bc80      	pop	{r7}
 800edb2:	4770      	bx	lr

0800edb4 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800edb4:	b480      	push	{r7}
 800edb6:	b083      	sub	sp, #12
 800edb8:	af00      	add	r7, sp, #0
 800edba:	4603      	mov	r3, r0
 800edbc:	6039      	str	r1, [r7, #0]
 800edbe:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800edc0:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800edc4:	4618      	mov	r0, r3
 800edc6:	370c      	adds	r7, #12
 800edc8:	46bd      	mov	sp, r7
 800edca:	bc80      	pop	{r7}
 800edcc:	4770      	bx	lr
	...

0800edd0 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800edd0:	b590      	push	{r4, r7, lr}
 800edd2:	b083      	sub	sp, #12
 800edd4:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800edd6:	f010 fb7b 	bl	801f4d0 <UTIL_TIMER_GetCurrentTime>
 800edda:	4603      	mov	r3, r0
 800eddc:	4a0f      	ldr	r2, [pc, #60]	@ (800ee1c <OnRadioTxDone+0x4c>)
 800edde:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800ede0:	4c0f      	ldr	r4, [pc, #60]	@ (800ee20 <OnRadioTxDone+0x50>)
 800ede2:	463b      	mov	r3, r7
 800ede4:	4618      	mov	r0, r3
 800ede6:	f00f fcf3 	bl	801e7d0 <SysTimeGet>
 800edea:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800edee:	463a      	mov	r2, r7
 800edf0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800edf4:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800edf8:	4a0a      	ldr	r2, [pc, #40]	@ (800ee24 <OnRadioTxDone+0x54>)
 800edfa:	7813      	ldrb	r3, [r2, #0]
 800edfc:	f043 0310 	orr.w	r3, r3, #16
 800ee00:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800ee02:	f003 f993 	bl	801212c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800ee06:	4b08      	ldr	r3, [pc, #32]	@ (800ee28 <OnRadioTxDone+0x58>)
 800ee08:	2201      	movs	r2, #1
 800ee0a:	2100      	movs	r1, #0
 800ee0c:	2002      	movs	r0, #2
 800ee0e:	f010 fc4f 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ee12:	bf00      	nop
 800ee14:	370c      	adds	r7, #12
 800ee16:	46bd      	mov	sp, r7
 800ee18:	bd90      	pop	{r4, r7, pc}
 800ee1a:	bf00      	nop
 800ee1c:	20001fb8 	.word	0x20001fb8
 800ee20:	20000bbc 	.word	0x20000bbc
 800ee24:	20001fb4 	.word	0x20001fb4
 800ee28:	08023394 	.word	0x08023394

0800ee2c <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b084      	sub	sp, #16
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	60f8      	str	r0, [r7, #12]
 800ee34:	4608      	mov	r0, r1
 800ee36:	4611      	mov	r1, r2
 800ee38:	461a      	mov	r2, r3
 800ee3a:	4603      	mov	r3, r0
 800ee3c:	817b      	strh	r3, [r7, #10]
 800ee3e:	460b      	mov	r3, r1
 800ee40:	813b      	strh	r3, [r7, #8]
 800ee42:	4613      	mov	r3, r2
 800ee44:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800ee46:	f010 fb43 	bl	801f4d0 <UTIL_TIMER_GetCurrentTime>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	4a0f      	ldr	r2, [pc, #60]	@ (800ee8c <OnRadioRxDone+0x60>)
 800ee4e:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800ee50:	4a0e      	ldr	r2, [pc, #56]	@ (800ee8c <OnRadioRxDone+0x60>)
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800ee56:	4a0d      	ldr	r2, [pc, #52]	@ (800ee8c <OnRadioRxDone+0x60>)
 800ee58:	897b      	ldrh	r3, [r7, #10]
 800ee5a:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800ee5c:	4a0b      	ldr	r2, [pc, #44]	@ (800ee8c <OnRadioRxDone+0x60>)
 800ee5e:	893b      	ldrh	r3, [r7, #8]
 800ee60:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800ee62:	4a0a      	ldr	r2, [pc, #40]	@ (800ee8c <OnRadioRxDone+0x60>)
 800ee64:	79fb      	ldrb	r3, [r7, #7]
 800ee66:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800ee68:	4a09      	ldr	r2, [pc, #36]	@ (800ee90 <OnRadioRxDone+0x64>)
 800ee6a:	7813      	ldrb	r3, [r2, #0]
 800ee6c:	f043 0308 	orr.w	r3, r3, #8
 800ee70:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800ee72:	f003 f95b 	bl	801212c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800ee76:	4b07      	ldr	r3, [pc, #28]	@ (800ee94 <OnRadioRxDone+0x68>)
 800ee78:	2201      	movs	r2, #1
 800ee7a:	2100      	movs	r1, #0
 800ee7c:	2002      	movs	r0, #2
 800ee7e:	f010 fc17 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ee82:	bf00      	nop
 800ee84:	3710      	adds	r7, #16
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}
 800ee8a:	bf00      	nop
 800ee8c:	20001fbc 	.word	0x20001fbc
 800ee90:	20001fb4 	.word	0x20001fb4
 800ee94:	080233a4 	.word	0x080233a4

0800ee98 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800ee9c:	4a07      	ldr	r2, [pc, #28]	@ (800eebc <OnRadioTxTimeout+0x24>)
 800ee9e:	7813      	ldrb	r3, [r2, #0]
 800eea0:	f043 0304 	orr.w	r3, r3, #4
 800eea4:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800eea6:	f003 f941 	bl	801212c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800eeaa:	4b05      	ldr	r3, [pc, #20]	@ (800eec0 <OnRadioTxTimeout+0x28>)
 800eeac:	2201      	movs	r2, #1
 800eeae:	2100      	movs	r1, #0
 800eeb0:	2002      	movs	r0, #2
 800eeb2:	f010 fbfd 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800eeb6:	bf00      	nop
 800eeb8:	bd80      	pop	{r7, pc}
 800eeba:	bf00      	nop
 800eebc:	20001fb4 	.word	0x20001fb4
 800eec0:	080233b4 	.word	0x080233b4

0800eec4 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800eec8:	4a04      	ldr	r2, [pc, #16]	@ (800eedc <OnRadioRxError+0x18>)
 800eeca:	7813      	ldrb	r3, [r2, #0]
 800eecc:	f043 0302 	orr.w	r3, r3, #2
 800eed0:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800eed2:	f003 f92b 	bl	801212c <OnMacProcessNotify>
}
 800eed6:	bf00      	nop
 800eed8:	bd80      	pop	{r7, pc}
 800eeda:	bf00      	nop
 800eedc:	20001fb4 	.word	0x20001fb4

0800eee0 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800eee4:	4a07      	ldr	r2, [pc, #28]	@ (800ef04 <OnRadioRxTimeout+0x24>)
 800eee6:	7813      	ldrb	r3, [r2, #0]
 800eee8:	f043 0301 	orr.w	r3, r3, #1
 800eeec:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800eeee:	f003 f91d 	bl	801212c <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800eef2:	4b05      	ldr	r3, [pc, #20]	@ (800ef08 <OnRadioRxTimeout+0x28>)
 800eef4:	2201      	movs	r2, #1
 800eef6:	2100      	movs	r1, #0
 800eef8:	2002      	movs	r0, #2
 800eefa:	f010 fbd9 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 800eefe:	bf00      	nop
 800ef00:	bd80      	pop	{r7, pc}
 800ef02:	bf00      	nop
 800ef04:	20001fb4 	.word	0x20001fb4
 800ef08:	080233c4 	.word	0x080233c4

0800ef0c <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800ef10:	4b08      	ldr	r3, [pc, #32]	@ (800ef34 <UpdateRxSlotIdleState+0x28>)
 800ef12:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ef16:	2b02      	cmp	r3, #2
 800ef18:	d004      	beq.n	800ef24 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800ef1a:	4b07      	ldr	r3, [pc, #28]	@ (800ef38 <UpdateRxSlotIdleState+0x2c>)
 800ef1c:	2206      	movs	r2, #6
 800ef1e:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800ef22:	e003      	b.n	800ef2c <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800ef24:	4b04      	ldr	r3, [pc, #16]	@ (800ef38 <UpdateRxSlotIdleState+0x2c>)
 800ef26:	2202      	movs	r2, #2
 800ef28:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
}
 800ef2c:	bf00      	nop
 800ef2e:	46bd      	mov	sp, r7
 800ef30:	bc80      	pop	{r7}
 800ef32:	4770      	bx	lr
 800ef34:	200010c4 	.word	0x200010c4
 800ef38:	20000bbc 	.word	0x20000bbc

0800ef3c <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b092      	sub	sp, #72	@ 0x48
 800ef40:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800ef42:	4b50      	ldr	r3, [pc, #320]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800ef44:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ef48:	2b02      	cmp	r3, #2
 800ef4a:	d002      	beq.n	800ef52 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800ef4c:	4b4e      	ldr	r3, [pc, #312]	@ (800f088 <ProcessRadioTxDone+0x14c>)
 800ef4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef50:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ef52:	f3ef 8310 	mrs	r3, PRIMASK
 800ef56:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800ef58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800ef5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800ef5c:	b672      	cpsid	i
}
 800ef5e:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800ef60:	f010 fab6 	bl	801f4d0 <UTIL_TIMER_GetCurrentTime>
 800ef64:	4602      	mov	r2, r0
 800ef66:	4b49      	ldr	r3, [pc, #292]	@ (800f08c <ProcessRadioTxDone+0x150>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	1ad3      	subs	r3, r2, r3
 800ef6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800ef6e:	4b48      	ldr	r3, [pc, #288]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800ef70:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800ef74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef76:	1ad3      	subs	r3, r2, r3
 800ef78:	4619      	mov	r1, r3
 800ef7a:	4846      	ldr	r0, [pc, #280]	@ (800f094 <ProcessRadioTxDone+0x158>)
 800ef7c:	f010 f9fe 	bl	801f37c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800ef80:	4844      	ldr	r0, [pc, #272]	@ (800f094 <ProcessRadioTxDone+0x158>)
 800ef82:	f010 f91d 	bl	801f1c0 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800ef86:	4b42      	ldr	r3, [pc, #264]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800ef88:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800ef8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef8e:	1ad3      	subs	r3, r2, r3
 800ef90:	4619      	mov	r1, r3
 800ef92:	4841      	ldr	r0, [pc, #260]	@ (800f098 <ProcessRadioTxDone+0x15c>)
 800ef94:	f010 f9f2 	bl	801f37c <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800ef98:	483f      	ldr	r0, [pc, #252]	@ (800f098 <ProcessRadioTxDone+0x15c>)
 800ef9a:	f010 f911 	bl	801f1c0 <UTIL_TIMER_Start>
 800ef9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800efa0:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800efa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800efa4:	f383 8810 	msr	PRIMASK, r3
}
 800efa8:	bf00      	nop
        MacCtx.MacFlags.Bits.MacDone = 1;
    }
#endif /* DISABLE_LORAWAN_RX_WINDOW */

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800efaa:	4b36      	ldr	r3, [pc, #216]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800efac:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800efb0:	2b02      	cmp	r3, #2
 800efb2:	d004      	beq.n	800efbe <ProcessRadioTxDone+0x82>
 800efb4:	4b36      	ldr	r3, [pc, #216]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800efb6:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d019      	beq.n	800eff2 <ProcessRadioTxDone+0xb6>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800efbe:	2316      	movs	r3, #22
 800efc0:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800efc4:	4b2f      	ldr	r3, [pc, #188]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800efc6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800efca:	f107 0220 	add.w	r2, r7, #32
 800efce:	4611      	mov	r1, r2
 800efd0:	4618      	mov	r0, r3
 800efd2:	f006 fdb3 	bl	8015b3c <RegionGetPhyParam>
 800efd6:	4603      	mov	r3, r0
 800efd8:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800efda:	4b2d      	ldr	r3, [pc, #180]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800efdc:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800efe0:	69fb      	ldr	r3, [r7, #28]
 800efe2:	4413      	add	r3, r2
 800efe4:	4619      	mov	r1, r3
 800efe6:	482d      	ldr	r0, [pc, #180]	@ (800f09c <ProcessRadioTxDone+0x160>)
 800efe8:	f010 f9c8 	bl	801f37c <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800efec:	482b      	ldr	r0, [pc, #172]	@ (800f09c <ProcessRadioTxDone+0x160>)
 800efee:	f010 f8e7 	bl	801f1c0 <UTIL_TIMER_Start>
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800eff2:	4b26      	ldr	r3, [pc, #152]	@ (800f08c <ProcessRadioTxDone+0x150>)
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	4a23      	ldr	r2, [pc, #140]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800eff8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800effa:	4b25      	ldr	r3, [pc, #148]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800effc:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 800f000:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800f002:	4b22      	ldr	r3, [pc, #136]	@ (800f08c <ProcessRadioTxDone+0x150>)
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800f008:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800f00c:	4618      	mov	r0, r3
 800f00e:	f00f fc17 	bl	801e840 <SysTimeGetMcuTime>
 800f012:	4638      	mov	r0, r7
 800f014:	4b1b      	ldr	r3, [pc, #108]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800f016:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 800f01a:	9200      	str	r2, [sp, #0]
 800f01c:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800f020:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800f024:	ca06      	ldmia	r2, {r1, r2}
 800f026:	f00f fb6c 	bl	801e702 <SysTimeSub>
 800f02a:	f107 0314 	add.w	r3, r7, #20
 800f02e:	463a      	mov	r2, r7
 800f030:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f034:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800f038:	4b15      	ldr	r3, [pc, #84]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800f03a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800f03e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800f040:	2301      	movs	r3, #1
 800f042:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800f044:	4b0f      	ldr	r3, [pc, #60]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800f046:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d101      	bne.n	800f052 <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800f04e:	2300      	movs	r3, #0
 800f050:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800f052:	4b0c      	ldr	r3, [pc, #48]	@ (800f084 <ProcessRadioTxDone+0x148>)
 800f054:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f058:	f107 0208 	add.w	r2, r7, #8
 800f05c:	4611      	mov	r1, r2
 800f05e:	4618      	mov	r0, r3
 800f060:	f006 fd97 	bl	8015b92 <RegionSetBandTxDone>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( MacCtx.NodeAckRequested == false )
 800f064:	4b0a      	ldr	r3, [pc, #40]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800f066:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800f06a:	f083 0301 	eor.w	r3, r3, #1
 800f06e:	b2db      	uxtb	r3, r3
 800f070:	2b00      	cmp	r3, #0
 800f072:	d003      	beq.n	800f07c <ProcessRadioTxDone+0x140>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f074:	4b06      	ldr	r3, [pc, #24]	@ (800f090 <ProcessRadioTxDone+0x154>)
 800f076:	2200      	movs	r2, #0
 800f078:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
    }
#endif /* LORAMAC_VERSION */
}
 800f07c:	bf00      	nop
 800f07e:	3740      	adds	r7, #64	@ 0x40
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}
 800f084:	200010c4 	.word	0x200010c4
 800f088:	08023bb4 	.word	0x08023bb4
 800f08c:	20001fb8 	.word	0x20001fb8
 800f090:	20000bbc 	.word	0x20000bbc
 800f094:	20000f3c 	.word	0x20000f3c
 800f098:	20000f54 	.word	0x20000f54
 800f09c:	20000fb0 	.word	0x20000fb0

0800f0a0 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800f0a4:	4b10      	ldr	r3, [pc, #64]	@ (800f0e8 <PrepareRxDoneAbort+0x48>)
 800f0a6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f0aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f0ae:	4a0e      	ldr	r2, [pc, #56]	@ (800f0e8 <PrepareRxDoneAbort+0x48>)
 800f0b0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800f0b4:	4b0c      	ldr	r3, [pc, #48]	@ (800f0e8 <PrepareRxDoneAbort+0x48>)
 800f0b6:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d002      	beq.n	800f0c4 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
 800f0be:	2000      	movs	r0, #0
 800f0c0:	f001 f950 	bl	8010364 <OnAckTimeoutTimerEvent>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800f0c4:	4a08      	ldr	r2, [pc, #32]	@ (800f0e8 <PrepareRxDoneAbort+0x48>)
 800f0c6:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800f0ca:	f043 0302 	orr.w	r3, r3, #2
 800f0ce:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f0d2:	4a05      	ldr	r2, [pc, #20]	@ (800f0e8 <PrepareRxDoneAbort+0x48>)
 800f0d4:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800f0d8:	f043 0310 	orr.w	r3, r3, #16
 800f0dc:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

    UpdateRxSlotIdleState( );
 800f0e0:	f7ff ff14 	bl	800ef0c <UpdateRxSlotIdleState>
}
 800f0e4:	bf00      	nop
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	20000bbc 	.word	0x20000bbc

0800f0ec <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800f0ec:	b5b0      	push	{r4, r5, r7, lr}
 800f0ee:	b0aa      	sub	sp, #168	@ 0xa8
 800f0f0:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800f0f2:	2313      	movs	r3, #19
 800f0f4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800f0f8:	4b78      	ldr	r3, [pc, #480]	@ (800f2dc <ProcessRadioRxDone+0x1f0>)
 800f0fa:	685b      	ldr	r3, [r3, #4]
 800f0fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800f100:	4b76      	ldr	r3, [pc, #472]	@ (800f2dc <ProcessRadioRxDone+0x1f0>)
 800f102:	891b      	ldrh	r3, [r3, #8]
 800f104:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800f108:	4b74      	ldr	r3, [pc, #464]	@ (800f2dc <ProcessRadioRxDone+0x1f0>)
 800f10a:	895b      	ldrh	r3, [r3, #10]
 800f10c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800f110:	4b72      	ldr	r3, [pc, #456]	@ (800f2dc <ProcessRadioRxDone+0x1f0>)
 800f112:	7b1b      	ldrb	r3, [r3, #12]
 800f114:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800f118:	2300      	movs	r3, #0
 800f11a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800f11e:	2300      	movs	r3, #0
 800f120:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800f122:	4b6f      	ldr	r3, [pc, #444]	@ (800f2e0 <ProcessRadioRxDone+0x1f4>)
 800f124:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f128:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800f12c:	2300      	movs	r3, #0
 800f12e:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800f132:	2301      	movs	r3, #1
 800f134:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800f138:	2301      	movs	r3, #1
 800f13a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800f13e:	4b69      	ldr	r3, [pc, #420]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f140:	2200      	movs	r2, #0
 800f142:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
    MacCtx.RxStatus.Rssi = rssi;
 800f146:	4a67      	ldr	r2, [pc, #412]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f148:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f14c:	f8a2 347c 	strh.w	r3, [r2, #1148]	@ 0x47c
    MacCtx.RxStatus.Snr = snr;
 800f150:	4a64      	ldr	r2, [pc, #400]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f152:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f156:	f882 347e 	strb.w	r3, [r2, #1150]	@ 0x47e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800f15a:	4b62      	ldr	r3, [pc, #392]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f15c:	f893 2480 	ldrb.w	r2, [r3, #1152]	@ 0x480
 800f160:	4b60      	ldr	r3, [pc, #384]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f162:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
    MacCtx.McpsIndication.Port = 0;
 800f166:	4b5f      	ldr	r3, [pc, #380]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f168:	2200      	movs	r2, #0
 800f16a:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
    MacCtx.McpsIndication.Multicast = 0;
 800f16e:	4b5d      	ldr	r3, [pc, #372]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f170:	2200      	movs	r2, #0
 800f172:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800f176:	4b5b      	ldr	r3, [pc, #364]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f178:	2200      	movs	r2, #0
 800f17a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    MacCtx.McpsIndication.Buffer = NULL;
 800f17e:	4b59      	ldr	r3, [pc, #356]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f180:	2200      	movs	r2, #0
 800f182:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.BufferSize = 0;
 800f186:	4b57      	ldr	r3, [pc, #348]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f188:	2200      	movs	r2, #0
 800f18a:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
    MacCtx.McpsIndication.RxData = false;
 800f18e:	4b55      	ldr	r3, [pc, #340]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f190:	2200      	movs	r2, #0
 800f192:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.AckReceived = false;
 800f196:	4b53      	ldr	r3, [pc, #332]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f198:	2200      	movs	r2, #0
 800f19a:	f883 2426 	strb.w	r2, [r3, #1062]	@ 0x426
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800f19e:	4b51      	ldr	r3, [pc, #324]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f1a6:	4b4f      	ldr	r3, [pc, #316]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsIndication.DevAddress = 0;
 800f1ae:	4b4d      	ldr	r3, [pc, #308]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800f1b6:	4b4b      	ldr	r3, [pc, #300]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800f1be:	4b4a      	ldr	r3, [pc, #296]	@ (800f2e8 <ProcessRadioRxDone+0x1fc>)
 800f1c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1c2:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
 800f1c4:	4849      	ldr	r0, [pc, #292]	@ (800f2ec <ProcessRadioRxDone+0x200>)
 800f1c6:	f010 f869 	bl	801f29c <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800f1ca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f1ce:	4619      	mov	r1, r3
 800f1d0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800f1d4:	f004 fd0d 	bl	8013bf2 <LoRaMacClassBRxBeacon>
 800f1d8:	4603      	mov	r3, r0
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d00b      	beq.n	800f1f6 <ProcessRadioRxDone+0x10a>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800f1de:	4a41      	ldr	r2, [pc, #260]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f1e0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800f1e4:	f8a2 3472 	strh.w	r3, [r2, #1138]	@ 0x472
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800f1e8:	4a3e      	ldr	r2, [pc, #248]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f1ea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f1ee:	f882 3474 	strb.w	r3, [r2, #1140]	@ 0x474
        return;
 800f1f2:	f000 bc1f 	b.w	800fa34 <ProcessRadioRxDone+0x948>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f1f6:	4b3a      	ldr	r3, [pc, #232]	@ (800f2e0 <ProcessRadioRxDone+0x1f4>)
 800f1f8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f1fc:	2b01      	cmp	r3, #1
 800f1fe:	d11e      	bne.n	800f23e <ProcessRadioRxDone+0x152>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f200:	f004 fd0a 	bl	8013c18 <LoRaMacClassBIsPingExpected>
 800f204:	4603      	mov	r3, r0
 800f206:	2b00      	cmp	r3, #0
 800f208:	d00a      	beq.n	800f220 <ProcessRadioRxDone+0x134>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f20a:	2000      	movs	r0, #0
 800f20c:	f004 fcbb 	bl	8013b86 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f210:	2000      	movs	r0, #0
 800f212:	f004 fcdc 	bl	8013bce <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800f216:	4b33      	ldr	r3, [pc, #204]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f218:	2204      	movs	r2, #4
 800f21a:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
 800f21e:	e00e      	b.n	800f23e <ProcessRadioRxDone+0x152>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f220:	f004 fd01 	bl	8013c26 <LoRaMacClassBIsMulticastExpected>
 800f224:	4603      	mov	r3, r0
 800f226:	2b00      	cmp	r3, #0
 800f228:	d009      	beq.n	800f23e <ProcessRadioRxDone+0x152>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f22a:	2000      	movs	r0, #0
 800f22c:	f004 fcb5 	bl	8013b9a <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f230:	2000      	movs	r0, #0
 800f232:	f004 fcd5 	bl	8013be0 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800f236:	4b2b      	ldr	r3, [pc, #172]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f238:	2205      	movs	r2, #5
 800f23a:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800f23e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f242:	2b00      	cmp	r3, #0
 800f244:	d106      	bne.n	800f254 <ProcessRadioRxDone+0x168>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f246:	4b27      	ldr	r3, [pc, #156]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f248:	2201      	movs	r2, #1
 800f24a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
        PrepareRxDoneAbort( );
 800f24e:	f7ff ff27 	bl	800f0a0 <PrepareRxDoneAbort>
        return;
 800f252:	e3ef      	b.n	800fa34 <ProcessRadioRxDone+0x948>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800f254:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f258:	1c5a      	adds	r2, r3, #1
 800f25a:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800f25e:	461a      	mov	r2, r3
 800f260:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f264:	4413      	add	r3, r2
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800f26c:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800f270:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f274:	b2db      	uxtb	r3, r3
 800f276:	3b01      	subs	r3, #1
 800f278:	2b06      	cmp	r3, #6
 800f27a:	f200 83b4 	bhi.w	800f9e6 <ProcessRadioRxDone+0x8fa>
 800f27e:	a201      	add	r2, pc, #4	@ (adr r2, 800f284 <ProcessRadioRxDone+0x198>)
 800f280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f284:	0800f2a1 	.word	0x0800f2a1
 800f288:	0800f9e7 	.word	0x0800f9e7
 800f28c:	0800f481 	.word	0x0800f481
 800f290:	0800f9e7 	.word	0x0800f9e7
 800f294:	0800f479 	.word	0x0800f479
 800f298:	0800f9e7 	.word	0x0800f9e7
 800f29c:	0800f98b 	.word	0x0800f98b
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800f2a0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f2a4:	2b10      	cmp	r3, #16
 800f2a6:	d806      	bhi.n	800f2b6 <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f2a8:	4b0e      	ldr	r3, [pc, #56]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f2aa:	2201      	movs	r2, #1
 800f2ac:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f2b0:	f7ff fef6 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f2b4:	e3be      	b.n	800fa34 <ProcessRadioRxDone+0x948>
            }
            macMsgJoinAccept.Buffer = payload;
 800f2b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f2ba:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800f2bc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f2c0:	b2db      	uxtb	r3, r3
 800f2c2:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800f2c4:	4b06      	ldr	r3, [pc, #24]	@ (800f2e0 <ProcessRadioRxDone+0x1f4>)
 800f2c6:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d010      	beq.n	800f2f0 <ProcessRadioRxDone+0x204>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f2ce:	4b05      	ldr	r3, [pc, #20]	@ (800f2e4 <ProcessRadioRxDone+0x1f8>)
 800f2d0:	2201      	movs	r2, #1
 800f2d2:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f2d6:	f7ff fee3 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f2da:	e3ab      	b.n	800fa34 <ProcessRadioRxDone+0x948>
 800f2dc:	20001fbc 	.word	0x20001fbc
 800f2e0:	200010c4 	.word	0x200010c4
 800f2e4:	20000bbc 	.word	0x20000bbc
 800f2e8:	08023bb4 	.word	0x08023bb4
 800f2ec:	20000f54 	.word	0x20000f54
            }

            SecureElementGetJoinEui( joinEui );
 800f2f0:	1d3b      	adds	r3, r7, #4
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	f7fe f9a6 	bl	800d644 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800f2f8:	f107 0214 	add.w	r2, r7, #20
 800f2fc:	1d3b      	adds	r3, r7, #4
 800f2fe:	4619      	mov	r1, r3
 800f300:	20ff      	movs	r0, #255	@ 0xff
 800f302:	f005 fe97 	bl	8015034 <LoRaMacCryptoHandleJoinAccept>
 800f306:	4603      	mov	r3, r0
 800f308:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                        break;
                    }
                }
#else
            VerifyParams_t verifyRxDr;
            bool rxDrValid = false;
 800f30c:	2300      	movs	r3, #0
 800f30e:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
            verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f312:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f316:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f31a:	b2db      	uxtb	r3, r3
 800f31c:	b25b      	sxtb	r3, r3
 800f31e:	703b      	strb	r3, [r7, #0]
            verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f320:	4bbb      	ldr	r3, [pc, #748]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f322:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f326:	707b      	strb	r3, [r7, #1]
            rxDrValid = RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR );
 800f328:	4bb9      	ldr	r3, [pc, #740]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f32a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f32e:	4639      	mov	r1, r7
 800f330:	2207      	movs	r2, #7
 800f332:	4618      	mov	r0, r3
 800f334:	f006 fc6e 	bl	8015c14 <RegionVerify>
 800f338:	4603      	mov	r3, r0
 800f33a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
 800f33e:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f342:	2b00      	cmp	r3, #0
 800f344:	f040 808c 	bne.w	800f460 <ProcessRadioRxDone+0x374>
 800f348:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	f000 8087 	beq.w	800f460 <ProcessRadioRxDone+0x374>
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800f352:	7f7b      	ldrb	r3, [r7, #29]
 800f354:	461a      	mov	r2, r3
 800f356:	4bae      	ldr	r3, [pc, #696]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f358:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800f35c:	4bac      	ldr	r3, [pc, #688]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f35e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f362:	7fbb      	ldrb	r3, [r7, #30]
 800f364:	021b      	lsls	r3, r3, #8
 800f366:	4313      	orrs	r3, r2
 800f368:	4aa9      	ldr	r2, [pc, #676]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f36a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800f36e:	4ba8      	ldr	r3, [pc, #672]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f370:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800f374:	7ffb      	ldrb	r3, [r7, #31]
 800f376:	041b      	lsls	r3, r3, #16
 800f378:	4313      	orrs	r3, r2
 800f37a:	4aa5      	ldr	r2, [pc, #660]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f37c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800f380:	6a3b      	ldr	r3, [r7, #32]
 800f382:	4aa3      	ldr	r2, [pc, #652]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f384:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800f388:	4ba1      	ldr	r3, [pc, #644]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f38a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800f38e:	4619      	mov	r1, r3
 800f390:	2002      	movs	r0, #2
 800f392:	f7fe f96f 	bl	800d674 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800f396:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f39a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800f39e:	b2db      	uxtb	r3, r3
 800f3a0:	461a      	mov	r2, r3
 800f3a2:	4b9b      	ldr	r3, [pc, #620]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3a4:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f3a8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f3ac:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f3b0:	b2db      	uxtb	r3, r3
 800f3b2:	461a      	mov	r2, r3
 800f3b4:	4b96      	ldr	r3, [pc, #600]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3b6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800f3ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800f3be:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f3c2:	b2db      	uxtb	r3, r3
 800f3c4:	461a      	mov	r2, r3
 800f3c6:	4b92      	ldr	r3, [pc, #584]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800f3cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f3d0:	461a      	mov	r2, r3
 800f3d2:	4b8f      	ldr	r3, [pc, #572]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3d4:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800f3d6:	4b8e      	ldr	r3, [pc, #568]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d102      	bne.n	800f3e4 <ProcessRadioRxDone+0x2f8>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800f3de:	4b8c      	ldr	r3, [pc, #560]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3e0:	2201      	movs	r2, #1
 800f3e2:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800f3e4:	4b8a      	ldr	r3, [pc, #552]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f3ec:	fb02 f303 	mul.w	r3, r2, r3
 800f3f0:	4a87      	ldr	r2, [pc, #540]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3f2:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800f3f4:	4b86      	ldr	r3, [pc, #536]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3f8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800f3fc:	4a84      	ldr	r2, [pc, #528]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f3fe:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800f400:	4b83      	ldr	r3, [pc, #524]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f402:	2201      	movs	r2, #1
 800f404:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800f408:	4b81      	ldr	r3, [pc, #516]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f40a:	2200      	movs	r2, #0
 800f40c:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800f410:	f107 0314 	add.w	r3, r7, #20
 800f414:	3312      	adds	r3, #18
 800f416:	67bb      	str	r3, [r7, #120]	@ 0x78
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800f418:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f41c:	b2db      	uxtb	r3, r3
 800f41e:	3b11      	subs	r3, #17
 800f420:	b2db      	uxtb	r3, r3
 800f422:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800f426:	4b7a      	ldr	r3, [pc, #488]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f428:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f42c:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800f430:	4611      	mov	r1, r2
 800f432:	4618      	mov	r0, r3
 800f434:	f006 fc1a 	bl	8015c6c <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800f438:	4b75      	ldr	r3, [pc, #468]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f43a:	2202      	movs	r2, #2
 800f43c:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f440:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f444:	4618      	mov	r0, r3
 800f446:	f005 f8cf 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 800f44a:	4603      	mov	r3, r0
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	f000 82d2 	beq.w	800f9f6 <ProcessRadioRxDone+0x90a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800f452:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800f456:	4619      	mov	r1, r3
 800f458:	2000      	movs	r0, #0
 800f45a:	f005 f839 	bl	80144d0 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800f45e:	e2ca      	b.n	800f9f6 <ProcessRadioRxDone+0x90a>
#endif /* LORAMAC_VERSION */
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f460:	2001      	movs	r0, #1
 800f462:	f005 f8c1 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 800f466:	4603      	mov	r3, r0
 800f468:	2b00      	cmp	r3, #0
 800f46a:	f000 82c3 	beq.w	800f9f4 <ProcessRadioRxDone+0x908>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800f46e:	2101      	movs	r1, #1
 800f470:	2007      	movs	r0, #7
 800f472:	f005 f82d 	bl	80144d0 <LoRaMacConfirmQueueSetStatus>
                }
            }

            break;
 800f476:	e2bd      	b.n	800f9f4 <ProcessRadioRxDone+0x908>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f478:	4b66      	ldr	r3, [pc, #408]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f47a:	2201      	movs	r2, #1
 800f47c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f480:	4b63      	ldr	r3, [pc, #396]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f482:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f486:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800f48a:	4b62      	ldr	r3, [pc, #392]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f48c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 800f490:	b25b      	sxtb	r3, r3
 800f492:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f496:	230d      	movs	r3, #13
 800f498:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f49c:	4b5c      	ldr	r3, [pc, #368]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f49e:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d002      	beq.n	800f4ac <ProcessRadioRxDone+0x3c0>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f4a6:	230e      	movs	r3, #14
 800f4a8:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f4ac:	4b58      	ldr	r3, [pc, #352]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f4ae:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f4b2:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f4b6:	4611      	mov	r1, r2
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	f006 fb3f 	bl	8015b3c <RegionGetPhyParam>
 800f4be:	4603      	mov	r3, r0
 800f4c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800f4c2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f4c6:	3b0d      	subs	r3, #13
 800f4c8:	b29b      	uxth	r3, r3
 800f4ca:	b21b      	sxth	r3, r3
 800f4cc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f4d0:	b21a      	sxth	r2, r3
 800f4d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f4d4:	b21b      	sxth	r3, r3
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	dc03      	bgt.n	800f4e2 <ProcessRadioRxDone+0x3f6>
 800f4da:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f4de:	2b0b      	cmp	r3, #11
 800f4e0:	d806      	bhi.n	800f4f0 <ProcessRadioRxDone+0x404>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f4e2:	4b4c      	ldr	r3, [pc, #304]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f4e4:	2201      	movs	r2, #1
 800f4e6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f4ea:	f7ff fdd9 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f4ee:	e2a1      	b.n	800fa34 <ProcessRadioRxDone+0x948>
            }
            macMsgData.Buffer = payload;
 800f4f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f4f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800f4f6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f4fa:	b2db      	uxtb	r3, r3
 800f4fc:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800f500:	4b45      	ldr	r3, [pc, #276]	@ (800f618 <ProcessRadioRxDone+0x52c>)
 800f502:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800f504:	23ff      	movs	r3, #255	@ 0xff
 800f506:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800f50a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f50e:	4618      	mov	r0, r3
 800f510:	f006 f890 	bl	8015634 <LoRaMacParserData>
 800f514:	4603      	mov	r3, r0
 800f516:	2b00      	cmp	r3, #0
 800f518:	d006      	beq.n	800f528 <ProcessRadioRxDone+0x43c>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f51a:	4b3e      	ldr	r3, [pc, #248]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f51c:	2201      	movs	r2, #1
 800f51e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f522:	f7ff fdbd 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f526:	e285      	b.n	800fa34 <ProcessRadioRxDone+0x948>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800f528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f52a:	4a3a      	ldr	r2, [pc, #232]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f52c:	f8c2 342c 	str.w	r3, [r2, #1068]	@ 0x42c

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800f530:	f107 020e 	add.w	r2, r7, #14
 800f534:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f538:	4611      	mov	r1, r2
 800f53a:	4618      	mov	r0, r3
 800f53c:	f002 fd1e 	bl	8011f7c <DetermineFrameType>
 800f540:	4603      	mov	r3, r0
 800f542:	2b00      	cmp	r3, #0
 800f544:	d006      	beq.n	800f554 <ProcessRadioRxDone+0x468>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f546:	4b33      	ldr	r3, [pc, #204]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f548:	2201      	movs	r2, #1
 800f54a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f54e:	f7ff fda7 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f552:	e26f      	b.n	800fa34 <ProcessRadioRxDone+0x948>
            }

            //Check if it is a multicast message
            multicast = 0;
 800f554:	2300      	movs	r3, #0
 800f556:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800f55a:	2300      	movs	r3, #0
 800f55c:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f55e:	2300      	movs	r3, #0
 800f560:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f564:	e04f      	b.n	800f606 <ProcessRadioRxDone+0x51a>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f566:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f56a:	4929      	ldr	r1, [pc, #164]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f56c:	4613      	mov	r3, r2
 800f56e:	005b      	lsls	r3, r3, #1
 800f570:	4413      	add	r3, r2
 800f572:	011b      	lsls	r3, r3, #4
 800f574:	440b      	add	r3, r1
 800f576:	33ec      	adds	r3, #236	@ 0xec
 800f578:	681a      	ldr	r2, [r3, #0]
 800f57a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f57c:	429a      	cmp	r2, r3
 800f57e:	d13d      	bne.n	800f5fc <ProcessRadioRxDone+0x510>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800f580:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f584:	4922      	ldr	r1, [pc, #136]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f586:	4613      	mov	r3, r2
 800f588:	005b      	lsls	r3, r3, #1
 800f58a:	4413      	add	r3, r2
 800f58c:	011b      	lsls	r3, r3, #4
 800f58e:	440b      	add	r3, r1
 800f590:	33e9      	adds	r3, #233	@ 0xe9
 800f592:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800f594:	2b00      	cmp	r3, #0
 800f596:	d031      	beq.n	800f5fc <ProcessRadioRxDone+0x510>
                {
                    multicast = 1;
 800f598:	2301      	movs	r3, #1
 800f59a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800f59e:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f5a2:	491b      	ldr	r1, [pc, #108]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f5a4:	4613      	mov	r3, r2
 800f5a6:	005b      	lsls	r3, r3, #1
 800f5a8:	4413      	add	r3, r2
 800f5aa:	011b      	lsls	r3, r3, #4
 800f5ac:	440b      	add	r3, r1
 800f5ae:	33ea      	adds	r3, #234	@ 0xea
 800f5b0:	781b      	ldrb	r3, [r3, #0]
 800f5b2:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800f5b6:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f5ba:	4915      	ldr	r1, [pc, #84]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f5bc:	4613      	mov	r3, r2
 800f5be:	005b      	lsls	r3, r3, #1
 800f5c0:	4413      	add	r3, r2
 800f5c2:	011b      	lsls	r3, r3, #4
 800f5c4:	440b      	add	r3, r1
 800f5c6:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800f5d0:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800f5d4:	490e      	ldr	r1, [pc, #56]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f5d6:	4613      	mov	r3, r2
 800f5d8:	005b      	lsls	r3, r3, #1
 800f5da:	4413      	add	r3, r2
 800f5dc:	011b      	lsls	r3, r3, #4
 800f5de:	440b      	add	r3, r1
 800f5e0:	33ec      	adds	r3, #236	@ 0xec
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800f5e8:	4b09      	ldr	r3, [pc, #36]	@ (800f610 <ProcessRadioRxDone+0x524>)
 800f5ea:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f5ee:	2b02      	cmp	r3, #2
 800f5f0:	d114      	bne.n	800f61c <ProcessRadioRxDone+0x530>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800f5f2:	4b08      	ldr	r3, [pc, #32]	@ (800f614 <ProcessRadioRxDone+0x528>)
 800f5f4:	2203      	movs	r2, #3
 800f5f6:	f883 247f 	strb.w	r2, [r3, #1151]	@ 0x47f
                    }
                    break;
 800f5fa:	e00f      	b.n	800f61c <ProcessRadioRxDone+0x530>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f5fc:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f600:	3301      	adds	r3, #1
 800f602:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800f606:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d0ab      	beq.n	800f566 <ProcessRadioRxDone+0x47a>
 800f60e:	e006      	b.n	800f61e <ProcessRadioRxDone+0x532>
 800f610:	200010c4 	.word	0x200010c4
 800f614:	20000bbc 	.word	0x20000bbc
 800f618:	20000df4 	.word	0x20000df4
                    break;
 800f61c:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f61e:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f622:	2b01      	cmp	r3, #1
 800f624:	d117      	bne.n	800f656 <ProcessRadioRxDone+0x56a>
 800f626:	7bbb      	ldrb	r3, [r7, #14]
 800f628:	2b03      	cmp	r3, #3
 800f62a:	d10d      	bne.n	800f648 <ProcessRadioRxDone+0x55c>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f62c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f630:	f003 0320 	and.w	r3, r3, #32
 800f634:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800f636:	2b00      	cmp	r3, #0
 800f638:	d106      	bne.n	800f648 <ProcessRadioRxDone+0x55c>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800f63a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f63e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f642:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800f644:	2b00      	cmp	r3, #0
 800f646:	d006      	beq.n	800f656 <ProcessRadioRxDone+0x56a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f648:	4bb3      	ldr	r3, [pc, #716]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f64a:	2201      	movs	r2, #1
 800f64c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                PrepareRxDoneAbort( );
 800f650:	f7ff fd26 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f654:	e1ee      	b.n	800fa34 <ProcessRadioRxDone+0x948>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800f656:	2315      	movs	r3, #21
 800f658:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f65c:	4baf      	ldr	r3, [pc, #700]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f65e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800f662:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800f666:	4611      	mov	r1, r2
 800f668:	4618      	mov	r0, r3
 800f66a:	f006 fa67 	bl	8015b3c <RegionGetPhyParam>
 800f66e:	4603      	mov	r3, r0
 800f670:	66fb      	str	r3, [r7, #108]	@ 0x6c

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, phyParam.Value, &fCntID, &downLinkCounter );
 800f672:	7bb9      	ldrb	r1, [r7, #14]
 800f674:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f676:	b29b      	uxth	r3, r3
 800f678:	4da8      	ldr	r5, [pc, #672]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f67a:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800f67e:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f682:	f107 0210 	add.w	r2, r7, #16
 800f686:	9202      	str	r2, [sp, #8]
 800f688:	f107 020f 	add.w	r2, r7, #15
 800f68c:	9201      	str	r2, [sp, #4]
 800f68e:	9300      	str	r3, [sp, #0]
 800f690:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 800f694:	4622      	mov	r2, r4
 800f696:	f000 fe8d 	bl	80103b4 <GetFCntDown>
 800f69a:	4603      	mov	r3, r0
 800f69c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f6a0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d035      	beq.n	800f714 <ProcessRadioRxDone+0x628>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800f6a8:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f6ac:	2b07      	cmp	r3, #7
 800f6ae:	d119      	bne.n	800f6e4 <ProcessRadioRxDone+0x5f8>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800f6b0:	4b99      	ldr	r3, [pc, #612]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f6b2:	2208      	movs	r2, #8
 800f6b4:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                    if( ( Nvm.MacGroup2.Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( Nvm.MacGroup1.LastRxMic == macMsgData.MIC ) )
 800f6b8:	4b98      	ldr	r3, [pc, #608]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f6ba:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d11d      	bne.n	800f6fe <ProcessRadioRxDone+0x612>
 800f6c2:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800f6c6:	f023 031f 	bic.w	r3, r3, #31
 800f6ca:	b2db      	uxtb	r3, r3
 800f6cc:	2ba0      	cmp	r3, #160	@ 0xa0
 800f6ce:	d116      	bne.n	800f6fe <ProcessRadioRxDone+0x612>
 800f6d0:	4b92      	ldr	r3, [pc, #584]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f6d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f6d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f6d6:	429a      	cmp	r2, r3
 800f6d8:	d111      	bne.n	800f6fe <ProcessRadioRxDone+0x612>
                    {
                        Nvm.MacGroup1.SrvAckRequested = true;
 800f6da:	4b90      	ldr	r3, [pc, #576]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f6dc:	2201      	movs	r2, #1
 800f6de:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800f6e2:	e00c      	b.n	800f6fe <ProcessRadioRxDone+0x612>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800f6e4:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f6e8:	2b08      	cmp	r3, #8
 800f6ea:	d104      	bne.n	800f6f6 <ProcessRadioRxDone+0x60a>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800f6ec:	4b8a      	ldr	r3, [pc, #552]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f6ee:	220a      	movs	r2, #10
 800f6f0:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 800f6f4:	e003      	b.n	800f6fe <ProcessRadioRxDone+0x612>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f6f6:	4b88      	ldr	r3, [pc, #544]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f6f8:	2201      	movs	r2, #1
 800f6fa:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f6fe:	693b      	ldr	r3, [r7, #16]
 800f700:	4a85      	ldr	r2, [pc, #532]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f702:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f706:	693b      	ldr	r3, [r7, #16]
 800f708:	4a83      	ldr	r2, [pc, #524]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f70a:	f8c2 3460 	str.w	r3, [r2, #1120]	@ 0x460
                PrepareRxDoneAbort( );
 800f70e:	f7ff fcc7 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f712:	e18f      	b.n	800fa34 <ProcessRadioRxDone+0x948>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800f714:	7bfa      	ldrb	r2, [r7, #15]
 800f716:	6939      	ldr	r1, [r7, #16]
 800f718:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800f71c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f720:	9300      	str	r3, [sp, #0]
 800f722:	460b      	mov	r3, r1
 800f724:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800f728:	f005 fde6 	bl	80152f8 <LoRaMacCryptoUnsecureMessage>
 800f72c:	4603      	mov	r3, r0
 800f72e:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800f732:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f736:	2b00      	cmp	r3, #0
 800f738:	d00f      	beq.n	800f75a <ProcessRadioRxDone+0x66e>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800f73a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800f73e:	2b02      	cmp	r3, #2
 800f740:	d104      	bne.n	800f74c <ProcessRadioRxDone+0x660>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800f742:	4b75      	ldr	r3, [pc, #468]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f744:	220b      	movs	r2, #11
 800f746:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 800f74a:	e003      	b.n	800f754 <ProcessRadioRxDone+0x668>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800f74c:	4b72      	ldr	r3, [pc, #456]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f74e:	220c      	movs	r2, #12
 800f750:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                }
                PrepareRxDoneAbort( );
 800f754:	f7ff fca4 	bl	800f0a0 <PrepareRxDoneAbort>
                return;
 800f758:	e16c      	b.n	800fa34 <ProcessRadioRxDone+0x948>
                PrepareRxDoneAbort( );
                return;
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f75a:	4b6f      	ldr	r3, [pc, #444]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f75c:	2200      	movs	r2, #0
 800f75e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            MacCtx.McpsIndication.Multicast = multicast;
 800f762:	4a6d      	ldr	r2, [pc, #436]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f764:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f768:	f882 341a 	strb.w	r3, [r2, #1050]	@ 0x41a
            MacCtx.McpsIndication.Buffer = NULL;
 800f76c:	4b6a      	ldr	r3, [pc, #424]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f76e:	2200      	movs	r2, #0
 800f770:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.BufferSize = 0;
 800f774:	4b68      	ldr	r3, [pc, #416]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f776:	2200      	movs	r2, #0
 800f778:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800f77c:	693b      	ldr	r3, [r7, #16]
 800f77e:	4a66      	ldr	r2, [pc, #408]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f780:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	4a64      	ldr	r2, [pc, #400]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f788:	f8c2 3460 	str.w	r3, [r2, #1120]	@ 0x460
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f78c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f790:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f794:	b2db      	uxtb	r3, r3
 800f796:	2b00      	cmp	r3, #0
 800f798:	bf14      	ite	ne
 800f79a:	2301      	movne	r3, #1
 800f79c:	2300      	moveq	r3, #0
 800f79e:	b2da      	uxtb	r2, r3
 800f7a0:	4b5d      	ldr	r3, [pc, #372]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f7a2:	f883 2426 	strb.w	r2, [r3, #1062]	@ 0x426

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f7a6:	4b5c      	ldr	r3, [pc, #368]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800f7ae:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f7b2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800f7b6:	b2db      	uxtb	r3, r3
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	bf14      	ite	ne
 800f7bc:	2301      	movne	r3, #1
 800f7be:	2300      	moveq	r3, #0
 800f7c0:	b2da      	uxtb	r2, r3
 800f7c2:	4b55      	ldr	r3, [pc, #340]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f7c4:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f7c8:	4b53      	ldr	r3, [pc, #332]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f7ca:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d004      	beq.n	800f7dc <ProcessRadioRxDone+0x6f0>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f7d2:	4b51      	ldr	r3, [pc, #324]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f7d4:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f7d8:	2b01      	cmp	r3, #1
 800f7da:	d102      	bne.n	800f7e2 <ProcessRadioRxDone+0x6f6>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800f7dc:	4b4f      	ldr	r3, [pc, #316]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f7de:	2200      	movs	r2, #0
 800f7e0:	629a      	str	r2, [r3, #40]	@ 0x28
                Nvm.MacGroup2.DownlinkReceived = true;
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800f7e2:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800f7e6:	2b01      	cmp	r3, #1
 800f7e8:	d104      	bne.n	800f7f4 <ProcessRadioRxDone+0x708>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800f7ea:	4b4b      	ldr	r3, [pc, #300]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f7ec:	2202      	movs	r2, #2
 800f7ee:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800f7f2:	e01f      	b.n	800f834 <ProcessRadioRxDone+0x748>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800f7f4:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 800f7f8:	f023 031f 	bic.w	r3, r3, #31
 800f7fc:	b2db      	uxtb	r3, r3
 800f7fe:	2ba0      	cmp	r3, #160	@ 0xa0
 800f800:	d110      	bne.n	800f824 <ProcessRadioRxDone+0x738>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800f802:	4b46      	ldr	r3, [pc, #280]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f804:	2201      	movs	r2, #1
 800f806:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800f80a:	4b44      	ldr	r3, [pc, #272]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f80c:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800f810:	2b00      	cmp	r3, #0
 800f812:	d102      	bne.n	800f81a <ProcessRadioRxDone+0x72e>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800f814:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f816:	4a41      	ldr	r2, [pc, #260]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f818:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800f81a:	4b3f      	ldr	r3, [pc, #252]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f81c:	2201      	movs	r2, #1
 800f81e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800f822:	e007      	b.n	800f834 <ProcessRadioRxDone+0x748>
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800f824:	4b3d      	ldr	r3, [pc, #244]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f826:	2200      	movs	r2, #0
 800f828:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f82c:	4b3a      	ldr	r3, [pc, #232]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f82e:	2200      	movs	r2, #0
 800f830:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
#else
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 800f834:	4b39      	ldr	r3, [pc, #228]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f836:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d106      	bne.n	800f84c <ProcessRadioRxDone+0x760>
 800f83e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f842:	f003 0310 	and.w	r3, r3, #16
 800f846:	b2db      	uxtb	r3, r3
 800f848:	2b00      	cmp	r3, #0
 800f84a:	d008      	beq.n	800f85e <ProcessRadioRxDone+0x772>
 800f84c:	4b33      	ldr	r3, [pc, #204]	@ (800f91c <ProcessRadioRxDone+0x830>)
 800f84e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f852:	2b00      	cmp	r3, #0
 800f854:	d103      	bne.n	800f85e <ProcessRadioRxDone+0x772>
#endif /* LORAMAC_VERSION */
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800f856:	4b30      	ldr	r3, [pc, #192]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f858:	2201      	movs	r2, #1
 800f85a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800f85e:	4b2e      	ldr	r3, [pc, #184]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f860:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f864:	4a2c      	ldr	r2, [pc, #176]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f866:	f892 2434 	ldrb.w	r2, [r2, #1076]	@ 0x434
 800f86a:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800f86e:	4618      	mov	r0, r3
 800f870:	f001 ff02 	bl	8011678 <RemoveMacCommands>

            switch( fType )
 800f874:	7bbb      	ldrb	r3, [r7, #14]
 800f876:	2b03      	cmp	r3, #3
 800f878:	d878      	bhi.n	800f96c <ProcessRadioRxDone+0x880>
 800f87a:	a201      	add	r2, pc, #4	@ (adr r2, 800f880 <ProcessRadioRxDone+0x794>)
 800f87c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f880:	0800f891 	.word	0x0800f891
 800f884:	0800f8e1 	.word	0x0800f8e1
 800f888:	0800f921 	.word	0x0800f921
 800f88c:	0800f947 	.word	0x0800f947
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f890:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f894:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f898:	b2db      	uxtb	r3, r3
 800f89a:	461c      	mov	r4, r3
 800f89c:	4b1e      	ldr	r3, [pc, #120]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f89e:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f8a2:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f8a6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f8aa:	f102 0010 	add.w	r0, r2, #16
 800f8ae:	9300      	str	r3, [sp, #0]
 800f8b0:	460b      	mov	r3, r1
 800f8b2:	4622      	mov	r2, r4
 800f8b4:	2100      	movs	r1, #0
 800f8b6:	f000 fef7 	bl	80106a8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f8ba:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f8be:	4b16      	ldr	r3, [pc, #88]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f8c0:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f8c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f8c6:	4a14      	ldr	r2, [pc, #80]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f8c8:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f8cc:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f8d0:	4b11      	ldr	r3, [pc, #68]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f8d2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
                    MacCtx.McpsIndication.RxData = true;
 800f8d6:	4b10      	ldr	r3, [pc, #64]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f8d8:	2201      	movs	r2, #1
 800f8da:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                    break;
 800f8de:	e04c      	b.n	800f97a <ProcessRadioRxDone+0x88e>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f8e0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f8e4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f8e8:	b2db      	uxtb	r3, r3
 800f8ea:	461c      	mov	r4, r3
 800f8ec:	4b0a      	ldr	r3, [pc, #40]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f8ee:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f8f2:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f8f6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f8fa:	f102 0010 	add.w	r0, r2, #16
 800f8fe:	9300      	str	r3, [sp, #0]
 800f900:	460b      	mov	r3, r1
 800f902:	4622      	mov	r2, r4
 800f904:	2100      	movs	r1, #0
 800f906:	f000 fecf 	bl	80106a8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f90a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f90e:	4b02      	ldr	r3, [pc, #8]	@ (800f918 <ProcessRadioRxDone+0x82c>)
 800f910:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    break;
 800f914:	e031      	b.n	800f97a <ProcessRadioRxDone+0x88e>
 800f916:	bf00      	nop
 800f918:	20000bbc 	.word	0x20000bbc
 800f91c:	200010c4 	.word	0x200010c4
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800f920:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800f922:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f926:	4b45      	ldr	r3, [pc, #276]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f928:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 800f92c:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f930:	9300      	str	r3, [sp, #0]
 800f932:	460b      	mov	r3, r1
 800f934:	2100      	movs	r1, #0
 800f936:	f000 feb7 	bl	80106a8 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f93a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f93e:	4b3f      	ldr	r3, [pc, #252]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f940:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    break;
 800f944:	e019      	b.n	800f97a <ProcessRadioRxDone+0x88e>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f946:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f94a:	4b3c      	ldr	r3, [pc, #240]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f94c:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f950:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f952:	4a3a      	ldr	r2, [pc, #232]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f954:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f958:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f95c:	4b37      	ldr	r3, [pc, #220]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f95e:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
                    MacCtx.McpsIndication.RxData = true;
 800f962:	4b36      	ldr	r3, [pc, #216]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f964:	2201      	movs	r2, #1
 800f966:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                    break;
 800f96a:	e006      	b.n	800f97a <ProcessRadioRxDone+0x88e>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f96c:	4b33      	ldr	r3, [pc, #204]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f96e:	2201      	movs	r2, #1
 800f970:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
                    PrepareRxDoneAbort( );
 800f974:	f7ff fb94 	bl	800f0a0 <PrepareRxDoneAbort>
                    break;
 800f978:	bf00      	nop
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f97a:	4a30      	ldr	r2, [pc, #192]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f97c:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800f980:	f043 0302 	orr.w	r3, r3, #2
 800f984:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481

            break;
 800f988:	e035      	b.n	800f9f6 <ProcessRadioRxDone+0x90a>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800f98a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f98e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800f992:	18d1      	adds	r1, r2, r3
 800f994:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f998:	b29b      	uxth	r3, r3
 800f99a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f99e:	1ad3      	subs	r3, r2, r3
 800f9a0:	b29b      	uxth	r3, r3
 800f9a2:	461a      	mov	r2, r3
 800f9a4:	4826      	ldr	r0, [pc, #152]	@ (800fa40 <ProcessRadioRxDone+0x954>)
 800f9a6:	f00b fac6 	bl	801af36 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800f9aa:	4b24      	ldr	r3, [pc, #144]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9ac:	2203      	movs	r2, #3
 800f9ae:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f9b2:	4b22      	ldr	r3, [pc, #136]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800f9ba:	4b20      	ldr	r3, [pc, #128]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9bc:	4a20      	ldr	r2, [pc, #128]	@ (800fa40 <ProcessRadioRxDone+0x954>)
 800f9be:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800f9c2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f9c6:	b2da      	uxtb	r2, r3
 800f9c8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f9cc:	1ad3      	subs	r3, r2, r3
 800f9ce:	b2da      	uxtb	r2, r3
 800f9d0:	4b1a      	ldr	r3, [pc, #104]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9d2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f9d6:	4a19      	ldr	r2, [pc, #100]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9d8:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800f9dc:	f043 0302 	orr.w	r3, r3, #2
 800f9e0:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            break;
 800f9e4:	e007      	b.n	800f9f6 <ProcessRadioRxDone+0x90a>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f9e6:	4b15      	ldr	r3, [pc, #84]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9e8:	2201      	movs	r2, #1
 800f9ea:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            PrepareRxDoneAbort( );
 800f9ee:	f7ff fb57 	bl	800f0a0 <PrepareRxDoneAbort>
            break;
 800f9f2:	e000      	b.n	800f9f6 <ProcessRadioRxDone+0x90a>
            break;
 800f9f4:	bf00      	nop
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800f9f6:	4b11      	ldr	r3, [pc, #68]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800f9f8:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d008      	beq.n	800fa12 <ProcessRadioRxDone+0x926>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800fa00:	4b0e      	ldr	r3, [pc, #56]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800fa02:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d00b      	beq.n	800fa22 <ProcessRadioRxDone+0x936>
        {
            OnAckTimeoutTimerEvent( NULL );
 800fa0a:	2000      	movs	r0, #0
 800fa0c:	f000 fcaa 	bl	8010364 <OnAckTimeoutTimerEvent>
 800fa10:	e007      	b.n	800fa22 <ProcessRadioRxDone+0x936>
        }
    }
    else
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800fa12:	4b0c      	ldr	r3, [pc, #48]	@ (800fa44 <ProcessRadioRxDone+0x958>)
 800fa14:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fa18:	2b02      	cmp	r3, #2
 800fa1a:	d102      	bne.n	800fa22 <ProcessRadioRxDone+0x936>
        {
            OnAckTimeoutTimerEvent( NULL );
 800fa1c:	2000      	movs	r0, #0
 800fa1e:	f000 fca1 	bl	8010364 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800fa22:	4a06      	ldr	r2, [pc, #24]	@ (800fa3c <ProcessRadioRxDone+0x950>)
 800fa24:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fa28:	f043 0310 	orr.w	r3, r3, #16
 800fa2c:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800fa30:	f7ff fa6c 	bl	800ef0c <UpdateRxSlotIdleState>
}
 800fa34:	3798      	adds	r7, #152	@ 0x98
 800fa36:	46bd      	mov	sp, r7
 800fa38:	bdb0      	pop	{r4, r5, r7, pc}
 800fa3a:	bf00      	nop
 800fa3c:	20000bbc 	.word	0x20000bbc
 800fa40:	20000df4 	.word	0x20000df4
 800fa44:	200010c4 	.word	0x200010c4

0800fa48 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fa4c:	4b11      	ldr	r3, [pc, #68]	@ (800fa94 <ProcessRadioTxTimeout+0x4c>)
 800fa4e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fa52:	2b02      	cmp	r3, #2
 800fa54:	d002      	beq.n	800fa5c <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800fa56:	4b10      	ldr	r3, [pc, #64]	@ (800fa98 <ProcessRadioTxTimeout+0x50>)
 800fa58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa5a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800fa5c:	f7ff fa56 	bl	800ef0c <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800fa60:	4b0e      	ldr	r3, [pc, #56]	@ (800fa9c <ProcessRadioTxTimeout+0x54>)
 800fa62:	2202      	movs	r2, #2
 800fa64:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800fa68:	2002      	movs	r0, #2
 800fa6a:	f004 fd89 	bl	8014580 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800fa6e:	4b0b      	ldr	r3, [pc, #44]	@ (800fa9c <ProcessRadioTxTimeout+0x54>)
 800fa70:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d003      	beq.n	800fa80 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
 800fa78:	4b08      	ldr	r3, [pc, #32]	@ (800fa9c <ProcessRadioTxTimeout+0x54>)
 800fa7a:	2201      	movs	r2, #1
 800fa7c:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800fa80:	4a06      	ldr	r2, [pc, #24]	@ (800fa9c <ProcessRadioTxTimeout+0x54>)
 800fa82:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fa86:	f043 0310 	orr.w	r3, r3, #16
 800fa8a:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
}
 800fa8e:	bf00      	nop
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	200010c4 	.word	0x200010c4
 800fa98:	08023bb4 	.word	0x08023bb4
 800fa9c:	20000bbc 	.word	0x20000bbc

0800faa0 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b084      	sub	sp, #16
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	4603      	mov	r3, r0
 800faa8:	460a      	mov	r2, r1
 800faaa:	71fb      	strb	r3, [r7, #7]
 800faac:	4613      	mov	r3, r2
 800faae:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800fab0:	2300      	movs	r3, #0
 800fab2:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fab4:	4b40      	ldr	r3, [pc, #256]	@ (800fbb8 <HandleRadioRxErrorTimeout+0x118>)
 800fab6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800faba:	2b02      	cmp	r3, #2
 800fabc:	d002      	beq.n	800fac4 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800fabe:	4b3f      	ldr	r3, [pc, #252]	@ (800fbbc <HandleRadioRxErrorTimeout+0x11c>)
 800fac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fac2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800fac4:	f004 f8a1 	bl	8013c0a <LoRaMacClassBIsBeaconExpected>
 800fac8:	4603      	mov	r3, r0
 800faca:	2b00      	cmp	r3, #0
 800facc:	d007      	beq.n	800fade <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800face:	2002      	movs	r0, #2
 800fad0:	f004 f84f 	bl	8013b72 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800fad4:	2000      	movs	r0, #0
 800fad6:	f004 f871 	bl	8013bbc <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800fada:	2301      	movs	r3, #1
 800fadc:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800fade:	4b36      	ldr	r3, [pc, #216]	@ (800fbb8 <HandleRadioRxErrorTimeout+0x118>)
 800fae0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fae4:	2b01      	cmp	r3, #1
 800fae6:	d119      	bne.n	800fb1c <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800fae8:	f004 f896 	bl	8013c18 <LoRaMacClassBIsPingExpected>
 800faec:	4603      	mov	r3, r0
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d007      	beq.n	800fb02 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800faf2:	2000      	movs	r0, #0
 800faf4:	f004 f847 	bl	8013b86 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800faf8:	2000      	movs	r0, #0
 800fafa:	f004 f868 	bl	8013bce <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800fafe:	2301      	movs	r3, #1
 800fb00:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fb02:	f004 f890 	bl	8013c26 <LoRaMacClassBIsMulticastExpected>
 800fb06:	4603      	mov	r3, r0
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d007      	beq.n	800fb1c <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	f004 f844 	bl	8013b9a <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fb12:	2000      	movs	r0, #0
 800fb14:	f004 f864 	bl	8013be0 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800fb18:	2301      	movs	r3, #1
 800fb1a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800fb1c:	7bfb      	ldrb	r3, [r7, #15]
 800fb1e:	f083 0301 	eor.w	r3, r3, #1
 800fb22:	b2db      	uxtb	r3, r3
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d040      	beq.n	800fbaa <HandleRadioRxErrorTimeout+0x10a>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800fb28:	4b25      	ldr	r3, [pc, #148]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb2a:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d122      	bne.n	800fb78 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800fb32:	4b23      	ldr	r3, [pc, #140]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb34:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d003      	beq.n	800fb44 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800fb3c:	4a20      	ldr	r2, [pc, #128]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb3e:	79fb      	ldrb	r3, [r7, #7]
 800fb40:	f882 3435 	strb.w	r3, [r2, #1077]	@ 0x435
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800fb44:	79fb      	ldrb	r3, [r7, #7]
 800fb46:	4618      	mov	r0, r3
 800fb48:	f004 fd1a 	bl	8014580 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800fb4c:	4b1a      	ldr	r3, [pc, #104]	@ (800fbb8 <HandleRadioRxErrorTimeout+0x118>)
 800fb4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb50:	4618      	mov	r0, r3
 800fb52:	f00f fccf 	bl	801f4f4 <UTIL_TIMER_GetElapsedTime>
 800fb56:	4602      	mov	r2, r0
 800fb58:	4b19      	ldr	r3, [pc, #100]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb5a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800fb5e:	429a      	cmp	r2, r3
 800fb60:	d323      	bcc.n	800fbaa <HandleRadioRxErrorTimeout+0x10a>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800fb62:	4818      	ldr	r0, [pc, #96]	@ (800fbc4 <HandleRadioRxErrorTimeout+0x124>)
 800fb64:	f00f fb9a 	bl	801f29c <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800fb68:	4a15      	ldr	r2, [pc, #84]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb6a:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fb6e:	f043 0310 	orr.w	r3, r3, #16
 800fb72:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 800fb76:	e018      	b.n	800fbaa <HandleRadioRxErrorTimeout+0x10a>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800fb78:	4b11      	ldr	r3, [pc, #68]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb7a:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d003      	beq.n	800fb8a <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800fb82:	4a0f      	ldr	r2, [pc, #60]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb84:	79bb      	ldrb	r3, [r7, #6]
 800fb86:	f882 3435 	strb.w	r3, [r2, #1077]	@ 0x435
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800fb8a:	79bb      	ldrb	r3, [r7, #6]
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	f004 fcf7 	bl	8014580 <LoRaMacConfirmQueueSetStatusCmn>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800fb92:	4b09      	ldr	r3, [pc, #36]	@ (800fbb8 <HandleRadioRxErrorTimeout+0x118>)
 800fb94:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fb98:	2b02      	cmp	r3, #2
 800fb9a:	d006      	beq.n	800fbaa <HandleRadioRxErrorTimeout+0x10a>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800fb9c:	4a08      	ldr	r2, [pc, #32]	@ (800fbc0 <HandleRadioRxErrorTimeout+0x120>)
 800fb9e:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fba2:	f043 0310 	orr.w	r3, r3, #16
 800fba6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            MacCtx.MacFlags.Bits.MacDone = 1;
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800fbaa:	f7ff f9af 	bl	800ef0c <UpdateRxSlotIdleState>
}
 800fbae:	bf00      	nop
 800fbb0:	3710      	adds	r7, #16
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}
 800fbb6:	bf00      	nop
 800fbb8:	200010c4 	.word	0x200010c4
 800fbbc:	08023bb4 	.word	0x08023bb4
 800fbc0:	20000bbc 	.word	0x20000bbc
 800fbc4:	20000f54 	.word	0x20000f54

0800fbc8 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800fbcc:	2106      	movs	r1, #6
 800fbce:	2005      	movs	r0, #5
 800fbd0:	f7ff ff66 	bl	800faa0 <HandleRadioRxErrorTimeout>
}
 800fbd4:	bf00      	nop
 800fbd6:	bd80      	pop	{r7, pc}

0800fbd8 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800fbdc:	2104      	movs	r1, #4
 800fbde:	2003      	movs	r0, #3
 800fbe0:	f7ff ff5e 	bl	800faa0 <HandleRadioRxErrorTimeout>
}
 800fbe4:	bf00      	nop
 800fbe6:	bd80      	pop	{r7, pc}

0800fbe8 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b084      	sub	sp, #16
 800fbec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800fbee:	f3ef 8310 	mrs	r3, PRIMASK
 800fbf2:	607b      	str	r3, [r7, #4]
  return(result);
 800fbf4:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800fbf6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800fbf8:	b672      	cpsid	i
}
 800fbfa:	bf00      	nop
    events = LoRaMacRadioEvents;
 800fbfc:	4b1d      	ldr	r3, [pc, #116]	@ (800fc74 <LoRaMacHandleIrqEvents+0x8c>)
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800fc02:	4b1c      	ldr	r3, [pc, #112]	@ (800fc74 <LoRaMacHandleIrqEvents+0x8c>)
 800fc04:	2200      	movs	r2, #0
 800fc06:	601a      	str	r2, [r3, #0]
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	f383 8810 	msr	PRIMASK, r3
}
 800fc12:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d027      	beq.n	800fc6a <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800fc1a:	783b      	ldrb	r3, [r7, #0]
 800fc1c:	f003 0310 	and.w	r3, r3, #16
 800fc20:	b2db      	uxtb	r3, r3
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d001      	beq.n	800fc2a <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800fc26:	f7ff f989 	bl	800ef3c <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800fc2a:	783b      	ldrb	r3, [r7, #0]
 800fc2c:	f003 0308 	and.w	r3, r3, #8
 800fc30:	b2db      	uxtb	r3, r3
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d001      	beq.n	800fc3a <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800fc36:	f7ff fa59 	bl	800f0ec <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800fc3a:	783b      	ldrb	r3, [r7, #0]
 800fc3c:	f003 0304 	and.w	r3, r3, #4
 800fc40:	b2db      	uxtb	r3, r3
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d001      	beq.n	800fc4a <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800fc46:	f7ff feff 	bl	800fa48 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800fc4a:	783b      	ldrb	r3, [r7, #0]
 800fc4c:	f003 0302 	and.w	r3, r3, #2
 800fc50:	b2db      	uxtb	r3, r3
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d001      	beq.n	800fc5a <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800fc56:	f7ff ffb7 	bl	800fbc8 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800fc5a:	783b      	ldrb	r3, [r7, #0]
 800fc5c:	f003 0301 	and.w	r3, r3, #1
 800fc60:	b2db      	uxtb	r3, r3
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d001      	beq.n	800fc6a <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800fc66:	f7ff ffb7 	bl	800fbd8 <ProcessRadioRxTimeout>
        }
    }
}
 800fc6a:	bf00      	nop
 800fc6c:	3710      	adds	r7, #16
 800fc6e:	46bd      	mov	sp, r7
 800fc70:	bd80      	pop	{r7, pc}
 800fc72:	bf00      	nop
 800fc74:	20001fb4 	.word	0x20001fb4

0800fc78 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800fc78:	b480      	push	{r7}
 800fc7a:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800fc7c:	4b0b      	ldr	r3, [pc, #44]	@ (800fcac <LoRaMacIsBusy+0x34>)
 800fc7e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fc82:	2b01      	cmp	r3, #1
 800fc84:	d101      	bne.n	800fc8a <LoRaMacIsBusy+0x12>
    {
        return false;
 800fc86:	2300      	movs	r3, #0
 800fc88:	e00c      	b.n	800fca4 <LoRaMacIsBusy+0x2c>
    {
        return true;
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fc8a:	4b08      	ldr	r3, [pc, #32]	@ (800fcac <LoRaMacIsBusy+0x34>)
 800fc8c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fc90:	2b00      	cmp	r3, #0
 800fc92:	d106      	bne.n	800fca2 <LoRaMacIsBusy+0x2a>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800fc94:	4b05      	ldr	r3, [pc, #20]	@ (800fcac <LoRaMacIsBusy+0x34>)
 800fc96:	f893 3482 	ldrb.w	r3, [r3, #1154]	@ 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fc9a:	2b01      	cmp	r3, #1
 800fc9c:	d101      	bne.n	800fca2 <LoRaMacIsBusy+0x2a>
    {
        return false;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	e000      	b.n	800fca4 <LoRaMacIsBusy+0x2c>
    }
    return true;
 800fca2:	2301      	movs	r3, #1
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	46bd      	mov	sp, r7
 800fca8:	bc80      	pop	{r7}
 800fcaa:	4770      	bx	lr
 800fcac:	20000bbc 	.word	0x20000bbc

0800fcb0 <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 800fcb0:	b480      	push	{r7}
 800fcb2:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800fcb4:	4b05      	ldr	r3, [pc, #20]	@ (800fccc <LoRaMacIsStopped+0x1c>)
 800fcb6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fcba:	2b01      	cmp	r3, #1
 800fcbc:	d101      	bne.n	800fcc2 <LoRaMacIsStopped+0x12>
    {
        return true;
 800fcbe:	2301      	movs	r3, #1
 800fcc0:	e000      	b.n	800fcc4 <LoRaMacIsStopped+0x14>
    }
    return false;
 800fcc2:	2300      	movs	r3, #0
}
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	bc80      	pop	{r7}
 800fcca:	4770      	bx	lr
 800fccc:	20000bbc 	.word	0x20000bbc

0800fcd0 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800fcd0:	b480      	push	{r7}
 800fcd2:	b083      	sub	sp, #12
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800fcda:	4a04      	ldr	r2, [pc, #16]	@ (800fcec <LoRaMacEnableRequests+0x1c>)
 800fcdc:	79fb      	ldrb	r3, [r7, #7]
 800fcde:	f882 3482 	strb.w	r3, [r2, #1154]	@ 0x482
}
 800fce2:	bf00      	nop
 800fce4:	370c      	adds	r7, #12
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bc80      	pop	{r7}
 800fcea:	4770      	bx	lr
 800fcec:	20000bbc 	.word	0x20000bbc

0800fcf0 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b082      	sub	sp, #8
 800fcf4:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800fcf6:	4b2c      	ldr	r3, [pc, #176]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fcf8:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fcfc:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800fcfe:	4b2a      	ldr	r3, [pc, #168]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd00:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d14a      	bne.n	800fd9e <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800fd08:	4b27      	ldr	r3, [pc, #156]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd0a:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fd0e:	f003 0301 	and.w	r3, r3, #1
 800fd12:	b2db      	uxtb	r3, r3
 800fd14:	2b00      	cmp	r3, #0
 800fd16:	d006      	beq.n	800fd26 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800fd18:	4a23      	ldr	r2, [pc, #140]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd1a:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fd1e:	f36f 0300 	bfc	r3, #0, #1
 800fd22:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800fd26:	4b20      	ldr	r3, [pc, #128]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd28:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fd2c:	f003 0304 	and.w	r3, r3, #4
 800fd30:	b2db      	uxtb	r3, r3
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d006      	beq.n	800fd44 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800fd36:	4a1c      	ldr	r2, [pc, #112]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd38:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fd3c:	f36f 0382 	bfc	r3, #2, #1
 800fd40:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fd44:	2001      	movs	r0, #1
 800fd46:	f7ff ffc3 	bl	800fcd0 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800fd4a:	793b      	ldrb	r3, [r7, #4]
 800fd4c:	f003 0301 	and.w	r3, r3, #1
 800fd50:	b2db      	uxtb	r3, r3
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d005      	beq.n	800fd62 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800fd56:	4b14      	ldr	r3, [pc, #80]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd58:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	4813      	ldr	r0, [pc, #76]	@ (800fdac <LoRaMacHandleRequestEvents+0xbc>)
 800fd60:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800fd62:	793b      	ldrb	r3, [r7, #4]
 800fd64:	f003 0304 	and.w	r3, r3, #4
 800fd68:	b2db      	uxtb	r3, r3
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00e      	beq.n	800fd8c <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800fd6e:	4810      	ldr	r0, [pc, #64]	@ (800fdb0 <LoRaMacHandleRequestEvents+0xc0>)
 800fd70:	f004 fc54 	bl	801461c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800fd74:	f004 fca4 	bl	80146c0 <LoRaMacConfirmQueueGetCnt>
 800fd78:	4603      	mov	r3, r0
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d006      	beq.n	800fd8c <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800fd7e:	4a0a      	ldr	r2, [pc, #40]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd80:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fd84:	f043 0304 	orr.w	r3, r3, #4
 800fd88:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800fd8c:	f003 ff69 	bl	8013c62 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800fd90:	4a05      	ldr	r2, [pc, #20]	@ (800fda8 <LoRaMacHandleRequestEvents+0xb8>)
 800fd92:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fd96:	f36f 1304 	bfc	r3, #4, #1
 800fd9a:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
}
 800fd9e:	bf00      	nop
 800fda0:	3708      	adds	r7, #8
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}
 800fda6:	bf00      	nop
 800fda8:	20000bbc 	.word	0x20000bbc
 800fdac:	20000ff0 	.word	0x20000ff0
 800fdb0:	20001004 	.word	0x20001004

0800fdb4 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800fdb8:	4b16      	ldr	r3, [pc, #88]	@ (800fe14 <LoRaMacHandleIndicationEvents+0x60>)
 800fdba:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fdbe:	f003 0308 	and.w	r3, r3, #8
 800fdc2:	b2db      	uxtb	r3, r3
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d00d      	beq.n	800fde4 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800fdc8:	4a12      	ldr	r2, [pc, #72]	@ (800fe14 <LoRaMacHandleIndicationEvents+0x60>)
 800fdca:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fdce:	f36f 03c3 	bfc	r3, #3, #1
 800fdd2:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800fdd6:	4b0f      	ldr	r3, [pc, #60]	@ (800fe14 <LoRaMacHandleIndicationEvents+0x60>)
 800fdd8:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fddc:	68db      	ldr	r3, [r3, #12]
 800fdde:	490e      	ldr	r1, [pc, #56]	@ (800fe18 <LoRaMacHandleIndicationEvents+0x64>)
 800fde0:	480e      	ldr	r0, [pc, #56]	@ (800fe1c <LoRaMacHandleIndicationEvents+0x68>)
 800fde2:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800fde4:	4b0b      	ldr	r3, [pc, #44]	@ (800fe14 <LoRaMacHandleIndicationEvents+0x60>)
 800fde6:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fdea:	f003 0302 	and.w	r3, r3, #2
 800fdee:	b2db      	uxtb	r3, r3
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d00d      	beq.n	800fe10 <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800fdf4:	4a07      	ldr	r2, [pc, #28]	@ (800fe14 <LoRaMacHandleIndicationEvents+0x60>)
 800fdf6:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fdfa:	f36f 0341 	bfc	r3, #1, #1
 800fdfe:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800fe02:	4b04      	ldr	r3, [pc, #16]	@ (800fe14 <LoRaMacHandleIndicationEvents+0x60>)
 800fe04:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800fe08:	685b      	ldr	r3, [r3, #4]
 800fe0a:	4903      	ldr	r1, [pc, #12]	@ (800fe18 <LoRaMacHandleIndicationEvents+0x64>)
 800fe0c:	4804      	ldr	r0, [pc, #16]	@ (800fe20 <LoRaMacHandleIndicationEvents+0x6c>)
 800fe0e:	4798      	blx	r3
    }
}
 800fe10:	bf00      	nop
 800fe12:	bd80      	pop	{r7, pc}
 800fe14:	20000bbc 	.word	0x20000bbc
 800fe18:	20001038 	.word	0x20001038
 800fe1c:	20001018 	.word	0x20001018
 800fe20:	20000fd4 	.word	0x20000fd4

0800fe24 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 800fe24:	b580      	push	{r7, lr}
 800fe26:	b082      	sub	sp, #8
 800fe28:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800fe2a:	4b32      	ldr	r3, [pc, #200]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fe2c:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800fe30:	f003 0301 	and.w	r3, r3, #1
 800fe34:	b2db      	uxtb	r3, r3
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d058      	beq.n	800feec <LoRaMacHandleMcpsRequest+0xc8>
    {
        bool stopRetransmission = false;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800fe3e:	2300      	movs	r3, #0
 800fe40:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800fe42:	4b2c      	ldr	r3, [pc, #176]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fe44:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d004      	beq.n	800fe56 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800fe4c:	4b29      	ldr	r3, [pc, #164]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fe4e:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800fe52:	2b03      	cmp	r3, #3
 800fe54:	d104      	bne.n	800fe60 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800fe56:	f002 f8df 	bl	8012018 <CheckRetransUnconfirmedUplink>
 800fe5a:	4603      	mov	r3, r0
 800fe5c:	71fb      	strb	r3, [r7, #7]
 800fe5e:	e020      	b.n	800fea2 <LoRaMacHandleMcpsRequest+0x7e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800fe60:	4b24      	ldr	r3, [pc, #144]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fe62:	f893 3434 	ldrb.w	r3, [r3, #1076]	@ 0x434
 800fe66:	2b01      	cmp	r3, #1
 800fe68:	d11b      	bne.n	800fea2 <LoRaMacHandleMcpsRequest+0x7e>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( MacCtx.AckTimeoutRetry == true )
 800fe6a:	4b22      	ldr	r3, [pc, #136]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fe6c:	f893 340f 	ldrb.w	r3, [r3, #1039]	@ 0x40f
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d014      	beq.n	800fe9e <LoRaMacHandleMcpsRequest+0x7a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800fe74:	f002 f8fc 	bl	8012070 <CheckRetransConfirmedUplink>
 800fe78:	4603      	mov	r3, r0
 800fe7a:	71fb      	strb	r3, [r7, #7]

                if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800fe7c:	4b1e      	ldr	r3, [pc, #120]	@ (800fef8 <LoRaMacHandleMcpsRequest+0xd4>)
 800fe7e:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d10d      	bne.n	800fea2 <LoRaMacHandleMcpsRequest+0x7e>
                {
                    if( stopRetransmission == false )
 800fe86:	79fb      	ldrb	r3, [r7, #7]
 800fe88:	f083 0301 	eor.w	r3, r3, #1
 800fe8c:	b2db      	uxtb	r3, r3
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d002      	beq.n	800fe98 <LoRaMacHandleMcpsRequest+0x74>
                    {
                        AckTimeoutRetriesProcess( );
 800fe92:	f002 f97f 	bl	8012194 <AckTimeoutRetriesProcess>
 800fe96:	e004      	b.n	800fea2 <LoRaMacHandleMcpsRequest+0x7e>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800fe98:	f002 f9ba 	bl	8012210 <AckTimeoutRetriesFinalize>
 800fe9c:	e001      	b.n	800fea2 <LoRaMacHandleMcpsRequest+0x7e>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800fe9e:	2301      	movs	r3, #1
 800fea0:	71bb      	strb	r3, [r7, #6]
                waitForRetransmission = true;
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800fea2:	79fb      	ldrb	r3, [r7, #7]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d00d      	beq.n	800fec4 <LoRaMacHandleMcpsRequest+0xa0>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800fea8:	4814      	ldr	r0, [pc, #80]	@ (800fefc <LoRaMacHandleMcpsRequest+0xd8>)
 800feaa:	f00f f9f7 	bl	801f29c <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800feae:	4b11      	ldr	r3, [pc, #68]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800feb0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800feb4:	f023 0320 	bic.w	r3, r3, #32
 800feb8:	4a0e      	ldr	r2, [pc, #56]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800feba:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800febe:	f002 f8f9 	bl	80120b4 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800fec2:	e013      	b.n	800feec <LoRaMacHandleMcpsRequest+0xc8>
        else if( waitForRetransmission == false )
 800fec4:	79bb      	ldrb	r3, [r7, #6]
 800fec6:	f083 0301 	eor.w	r3, r3, #1
 800feca:	b2db      	uxtb	r3, r3
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d00d      	beq.n	800feec <LoRaMacHandleMcpsRequest+0xc8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800fed0:	4a08      	ldr	r2, [pc, #32]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fed2:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 800fed6:	f36f 1304 	bfc	r3, #4, #1
 800feda:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
            MacCtx.AckTimeoutRetry = false;
 800fede:	4b05      	ldr	r3, [pc, #20]	@ (800fef4 <LoRaMacHandleMcpsRequest+0xd0>)
 800fee0:	2200      	movs	r2, #0
 800fee2:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
            OnTxDelayedTimerEvent( NULL );
 800fee6:	2000      	movs	r0, #0
 800fee8:	f000 f992 	bl	8010210 <OnTxDelayedTimerEvent>
}
 800feec:	bf00      	nop
 800feee:	3708      	adds	r7, #8
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}
 800fef4:	20000bbc 	.word	0x20000bbc
 800fef8:	200010c4 	.word	0x200010c4
 800fefc:	20000f24 	.word	0x20000f24

0800ff00 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800ff00:	b580      	push	{r7, lr}
 800ff02:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ff04:	4b1b      	ldr	r3, [pc, #108]	@ (800ff74 <LoRaMacHandleMlmeRequest+0x74>)
 800ff06:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800ff0a:	f003 0304 	and.w	r3, r3, #4
 800ff0e:	b2db      	uxtb	r3, r3
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d02c      	beq.n	800ff6e <LoRaMacHandleMlmeRequest+0x6e>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ff14:	2001      	movs	r0, #1
 800ff16:	f004 fb67 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 800ff1a:	4603      	mov	r3, r0
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d012      	beq.n	800ff46 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800ff20:	2001      	movs	r0, #1
 800ff22:	f004 fb03 	bl	801452c <LoRaMacConfirmQueueGetStatus>
 800ff26:	4603      	mov	r3, r0
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d103      	bne.n	800ff34 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800ff2c:	4b11      	ldr	r3, [pc, #68]	@ (800ff74 <LoRaMacHandleMlmeRequest+0x74>)
 800ff2e:	2200      	movs	r2, #0
 800ff30:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ff34:	4b0f      	ldr	r3, [pc, #60]	@ (800ff74 <LoRaMacHandleMlmeRequest+0x74>)
 800ff36:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ff3a:	f023 0302 	bic.w	r3, r3, #2
 800ff3e:	4a0d      	ldr	r2, [pc, #52]	@ (800ff74 <LoRaMacHandleMlmeRequest+0x74>)
 800ff40:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800ff44:	e013      	b.n	800ff6e <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800ff46:	2006      	movs	r0, #6
 800ff48:	f004 fb4e 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d105      	bne.n	800ff5e <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800ff52:	2007      	movs	r0, #7
 800ff54:	f004 fb48 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 800ff58:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d007      	beq.n	800ff6e <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ff5e:	4b05      	ldr	r3, [pc, #20]	@ (800ff74 <LoRaMacHandleMlmeRequest+0x74>)
 800ff60:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ff64:	f023 0302 	bic.w	r3, r3, #2
 800ff68:	4a02      	ldr	r2, [pc, #8]	@ (800ff74 <LoRaMacHandleMlmeRequest+0x74>)
 800ff6a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 800ff6e:	bf00      	nop
 800ff70:	bd80      	pop	{r7, pc}
 800ff72:	bf00      	nop
 800ff74:	20000bbc 	.word	0x20000bbc

0800ff78 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800ff78:	b580      	push	{r7, lr}
 800ff7a:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800ff7c:	200c      	movs	r0, #12
 800ff7e:	f004 fb33 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 800ff82:	4603      	mov	r3, r0
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d019      	beq.n	800ffbc <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800ff88:	4b0e      	ldr	r3, [pc, #56]	@ (800ffc4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ff8a:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800ff8e:	f003 0301 	and.w	r3, r3, #1
 800ff92:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d111      	bne.n	800ffbc <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ff98:	4b0a      	ldr	r3, [pc, #40]	@ (800ffc4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ff9a:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 800ff9e:	f003 0304 	and.w	r3, r3, #4
 800ffa2:	b2db      	uxtb	r3, r3
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d009      	beq.n	800ffbc <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ffa8:	4b06      	ldr	r3, [pc, #24]	@ (800ffc4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ffaa:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ffae:	f023 0302 	bic.w	r3, r3, #2
 800ffb2:	4a04      	ldr	r2, [pc, #16]	@ (800ffc4 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800ffb4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 800ffb8:	2301      	movs	r3, #1
 800ffba:	e000      	b.n	800ffbe <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800ffbc:	2300      	movs	r3, #0
}
 800ffbe:	4618      	mov	r0, r3
 800ffc0:	bd80      	pop	{r7, pc}
 800ffc2:	bf00      	nop
 800ffc4:	20000bbc 	.word	0x20000bbc

0800ffc8 <LoRaMacCheckForRxAbort>:
    return false;
}
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800ffc8:	b480      	push	{r7}
 800ffca:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800ffcc:	4b0d      	ldr	r3, [pc, #52]	@ (8010004 <LoRaMacCheckForRxAbort+0x3c>)
 800ffce:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ffd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d00f      	beq.n	800fffa <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800ffda:	4b0a      	ldr	r3, [pc, #40]	@ (8010004 <LoRaMacCheckForRxAbort+0x3c>)
 800ffdc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ffe0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ffe4:	4a07      	ldr	r2, [pc, #28]	@ (8010004 <LoRaMacCheckForRxAbort+0x3c>)
 800ffe6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ffea:	4b06      	ldr	r3, [pc, #24]	@ (8010004 <LoRaMacCheckForRxAbort+0x3c>)
 800ffec:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fff0:	f023 0302 	bic.w	r3, r3, #2
 800fff4:	4a03      	ldr	r2, [pc, #12]	@ (8010004 <LoRaMacCheckForRxAbort+0x3c>)
 800fff6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 800fffa:	bf00      	nop
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bc80      	pop	{r7}
 8010000:	4770      	bx	lr
 8010002:	bf00      	nop
 8010004:	20000bbc 	.word	0x20000bbc

08010008 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 8010008:	b580      	push	{r7, lr}
 801000a:	b084      	sub	sp, #16
 801000c:	af00      	add	r7, sp, #0
 801000e:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8010010:	2300      	movs	r3, #0
 8010012:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 8010014:	2300      	movs	r3, #0
 8010016:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 8010018:	4b50      	ldr	r3, [pc, #320]	@ (801015c <LoRaMacHandleNvm+0x154>)
 801001a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801001e:	2b00      	cmp	r3, #0
 8010020:	f040 8098 	bne.w	8010154 <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2124      	movs	r1, #36	@ 0x24
 8010028:	4618      	mov	r0, r3
 801002a:	f00a ffd9 	bl	801afe0 <Crc32>
 801002e:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010034:	68ba      	ldr	r2, [r7, #8]
 8010036:	429a      	cmp	r2, r3
 8010038:	d006      	beq.n	8010048 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	68ba      	ldr	r2, [r7, #8]
 801003e:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 8010040:	89fb      	ldrh	r3, [r7, #14]
 8010042:	f043 0301 	orr.w	r3, r3, #1
 8010046:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	3328      	adds	r3, #40	@ 0x28
 801004c:	211c      	movs	r1, #28
 801004e:	4618      	mov	r0, r3
 8010050:	f00a ffc6 	bl	801afe0 <Crc32>
 8010054:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801005a:	68ba      	ldr	r2, [r7, #8]
 801005c:	429a      	cmp	r2, r3
 801005e:	d006      	beq.n	801006e <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	68ba      	ldr	r2, [r7, #8]
 8010064:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 8010066:	89fb      	ldrh	r3, [r7, #14]
 8010068:	f043 0302 	orr.w	r3, r3, #2
 801006c:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	3348      	adds	r3, #72	@ 0x48
 8010072:	21fc      	movs	r1, #252	@ 0xfc
 8010074:	4618      	mov	r0, r3
 8010076:	f00a ffb3 	bl	801afe0 <Crc32>
 801007a:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8010082:	68ba      	ldr	r2, [r7, #8]
 8010084:	429a      	cmp	r2, r3
 8010086:	d007      	beq.n	8010098 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	68ba      	ldr	r2, [r7, #8]
 801008c:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 8010090:	89fb      	ldrh	r3, [r7, #14]
 8010092:	f043 0304 	orr.w	r3, r3, #4
 8010096:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 801009e:	21d4      	movs	r1, #212	@ 0xd4
 80100a0:	4618      	mov	r0, r3
 80100a2:	f00a ff9d 	bl	801afe0 <Crc32>
 80100a6:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80100ae:	68ba      	ldr	r2, [r7, #8]
 80100b0:	429a      	cmp	r2, r3
 80100b2:	d007      	beq.n	80100c4 <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	68ba      	ldr	r2, [r7, #8]
 80100b8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 80100bc:	89fb      	ldrh	r3, [r7, #14]
 80100be:	f043 0308 	orr.w	r3, r3, #8
 80100c2:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	f503 7308 	add.w	r3, r3, #544	@ 0x220
 80100ca:	21a0      	movs	r1, #160	@ 0xa0
 80100cc:	4618      	mov	r0, r3
 80100ce:	f00a ff87 	bl	801afe0 <Crc32>
 80100d2:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80100da:	68ba      	ldr	r2, [r7, #8]
 80100dc:	429a      	cmp	r2, r3
 80100de:	d007      	beq.n	80100f0 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	68ba      	ldr	r2, [r7, #8]
 80100e4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 80100e8:	89fb      	ldrh	r3, [r7, #14]
 80100ea:	f043 0310 	orr.w	r3, r3, #16
 80100ee:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 80100f6:	f44f 6193 	mov.w	r1, #1176	@ 0x498
 80100fa:	4618      	mov	r0, r3
 80100fc:	f00a ff70 	bl	801afe0 <Crc32>
 8010100:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	f8d3 375c 	ldr.w	r3, [r3, #1884]	@ 0x75c
 8010108:	68ba      	ldr	r2, [r7, #8]
 801010a:	429a      	cmp	r2, r3
 801010c:	d007      	beq.n	801011e <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	68ba      	ldr	r2, [r7, #8]
 8010112:	f8c3 275c 	str.w	r2, [r3, #1884]	@ 0x75c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 8010116:	89fb      	ldrh	r3, [r7, #14]
 8010118:	f043 0320 	orr.w	r3, r3, #32
 801011c:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	f503 63ec 	add.w	r3, r3, #1888	@ 0x760
 8010124:	2114      	movs	r1, #20
 8010126:	4618      	mov	r0, r3
 8010128:	f00a ff5a 	bl	801afe0 <Crc32>
 801012c:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	f8d3 3774 	ldr.w	r3, [r3, #1908]	@ 0x774
 8010134:	68ba      	ldr	r2, [r7, #8]
 8010136:	429a      	cmp	r2, r3
 8010138:	d007      	beq.n	801014a <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	68ba      	ldr	r2, [r7, #8]
 801013e:	f8c3 2774 	str.w	r2, [r3, #1908]	@ 0x774
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 8010142:	89fb      	ldrh	r3, [r7, #14]
 8010144:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010148:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 801014a:	89fb      	ldrh	r3, [r7, #14]
 801014c:	4618      	mov	r0, r3
 801014e:	f002 f803 	bl	8012158 <CallNvmDataChangeCallback>
 8010152:	e000      	b.n	8010156 <LoRaMacHandleNvm+0x14e>
        return;
 8010154:	bf00      	nop
}
 8010156:	3710      	adds	r7, #16
 8010158:	46bd      	mov	sp, r7
 801015a:	bd80      	pop	{r7, pc}
 801015c:	20000bbc 	.word	0x20000bbc

08010160 <LoRaMacProcess>:
    return false;
}
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 8010160:	b580      	push	{r7, lr}
 8010162:	b082      	sub	sp, #8
 8010164:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 8010166:	2300      	movs	r3, #0
 8010168:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 801016a:	f7ff fd3d 	bl	800fbe8 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 801016e:	f003 fddc 	bl	8013d2a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8010172:	4b25      	ldr	r3, [pc, #148]	@ (8010208 <LoRaMacProcess+0xa8>)
 8010174:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8010178:	f003 0310 	and.w	r3, r3, #16
 801017c:	b2db      	uxtb	r3, r3
 801017e:	2b00      	cmp	r3, #0
 8010180:	d023      	beq.n	80101ca <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 8010182:	2000      	movs	r0, #0
 8010184:	f7ff fda4 	bl	800fcd0 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 8010188:	f7ff ff1e 	bl	800ffc8 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 801018c:	f002 f874 	bl	8012278 <IsRequestPending>
 8010190:	4603      	mov	r3, r0
 8010192:	2b00      	cmp	r3, #0
 8010194:	d006      	beq.n	80101a4 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 8010196:	f7ff feef 	bl	800ff78 <LoRaMacCheckForBeaconAcquisition>
 801019a:	4603      	mov	r3, r0
 801019c:	461a      	mov	r2, r3
 801019e:	79fb      	ldrb	r3, [r7, #7]
 80101a0:	4313      	orrs	r3, r2
 80101a2:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 80101a4:	79fb      	ldrb	r3, [r7, #7]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d103      	bne.n	80101b2 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 80101aa:	f7ff fea9 	bl	800ff00 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 80101ae:	f7ff fe39 	bl	800fe24 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 80101b2:	f7ff fd9d 	bl	800fcf0 <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80101b6:	2001      	movs	r0, #1
 80101b8:	f7ff fd8a 	bl	800fcd0 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80101bc:	4a12      	ldr	r2, [pc, #72]	@ (8010208 <LoRaMacProcess+0xa8>)
 80101be:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80101c2:	f043 0320 	orr.w	r3, r3, #32
 80101c6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
    LoRaMacHandleIndicationEvents( );
 80101ca:	f7ff fdf3 	bl	800fdb4 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 80101ce:	4b0e      	ldr	r3, [pc, #56]	@ (8010208 <LoRaMacProcess+0xa8>)
 80101d0:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 80101d4:	2b02      	cmp	r3, #2
 80101d6:	d101      	bne.n	80101dc <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 80101d8:	f001 fbc8 	bl	801196c <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 80101dc:	4b0a      	ldr	r3, [pc, #40]	@ (8010208 <LoRaMacProcess+0xa8>)
 80101de:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 80101e2:	f003 0320 	and.w	r3, r3, #32
 80101e6:	b2db      	uxtb	r3, r3
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d009      	beq.n	8010200 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 80101ec:	4a06      	ldr	r2, [pc, #24]	@ (8010208 <LoRaMacProcess+0xa8>)
 80101ee:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80101f2:	f36f 1345 	bfc	r3, #5, #1
 80101f6:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
        LoRaMacHandleNvm( &Nvm );
 80101fa:	4804      	ldr	r0, [pc, #16]	@ (801020c <LoRaMacProcess+0xac>)
 80101fc:	f7ff ff04 	bl	8010008 <LoRaMacHandleNvm>
    }
}
 8010200:	bf00      	nop
 8010202:	3708      	adds	r7, #8
 8010204:	46bd      	mov	sp, r7
 8010206:	bd80      	pop	{r7, pc}
 8010208:	20000bbc 	.word	0x20000bbc
 801020c:	200010c4 	.word	0x200010c4

08010210 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8010210:	b580      	push	{r7, lr}
 8010212:	b082      	sub	sp, #8
 8010214:	af00      	add	r7, sp, #0
 8010216:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8010218:	4817      	ldr	r0, [pc, #92]	@ (8010278 <OnTxDelayedTimerEvent+0x68>)
 801021a:	f00f f83f 	bl	801f29c <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801021e:	4b17      	ldr	r3, [pc, #92]	@ (801027c <OnTxDelayedTimerEvent+0x6c>)
 8010220:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010224:	f023 0320 	bic.w	r3, r3, #32
 8010228:	4a14      	ldr	r2, [pc, #80]	@ (801027c <OnTxDelayedTimerEvent+0x6c>)
 801022a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 801022e:	2001      	movs	r0, #1
 8010230:	f001 f8f4 	bl	801141c <ScheduleTx>
 8010234:	4603      	mov	r3, r0
 8010236:	2b00      	cmp	r3, #0
 8010238:	d018      	beq.n	801026c <OnTxDelayedTimerEvent+0x5c>
 801023a:	2b0b      	cmp	r3, #11
 801023c:	d016      	beq.n	801026c <OnTxDelayedTimerEvent+0x5c>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801023e:	4b10      	ldr	r3, [pc, #64]	@ (8010280 <OnTxDelayedTimerEvent+0x70>)
 8010240:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010244:	b2da      	uxtb	r2, r3
 8010246:	4b0d      	ldr	r3, [pc, #52]	@ (801027c <OnTxDelayedTimerEvent+0x6c>)
 8010248:	f883 2436 	strb.w	r2, [r3, #1078]	@ 0x436
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 801024c:	4b0b      	ldr	r3, [pc, #44]	@ (801027c <OnTxDelayedTimerEvent+0x6c>)
 801024e:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
 8010252:	4b0a      	ldr	r3, [pc, #40]	@ (801027c <OnTxDelayedTimerEvent+0x6c>)
 8010254:	f883 2439 	strb.w	r2, [r3, #1081]	@ 0x439
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8010258:	4b08      	ldr	r3, [pc, #32]	@ (801027c <OnTxDelayedTimerEvent+0x6c>)
 801025a:	2209      	movs	r2, #9
 801025c:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8010260:	2009      	movs	r0, #9
 8010262:	f004 f98d 	bl	8014580 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8010266:	f001 ff25 	bl	80120b4 <StopRetransmission>
            break;
 801026a:	e000      	b.n	801026e <OnTxDelayedTimerEvent+0x5e>
            break;
 801026c:	bf00      	nop
        }
    }
}
 801026e:	bf00      	nop
 8010270:	3708      	adds	r7, #8
 8010272:	46bd      	mov	sp, r7
 8010274:	bd80      	pop	{r7, pc}
 8010276:	bf00      	nop
 8010278:	20000f24 	.word	0x20000f24
 801027c:	20000bbc 	.word	0x20000bbc
 8010280:	200010c4 	.word	0x200010c4

08010284 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b082      	sub	sp, #8
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 801028c:	4b14      	ldr	r3, [pc, #80]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 801028e:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 8010292:	4b13      	ldr	r3, [pc, #76]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 8010294:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 8010298:	4b12      	ldr	r3, [pc, #72]	@ (80102e4 <OnRxWindow1TimerEvent+0x60>)
 801029a:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 801029e:	b25a      	sxtb	r2, r3
 80102a0:	4b0f      	ldr	r3, [pc, #60]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 80102a2:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80102a6:	4b0f      	ldr	r3, [pc, #60]	@ (80102e4 <OnRxWindow1TimerEvent+0x60>)
 80102a8:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80102ac:	4b0c      	ldr	r3, [pc, #48]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 80102ae:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80102b2:	4b0c      	ldr	r3, [pc, #48]	@ (80102e4 <OnRxWindow1TimerEvent+0x60>)
 80102b4:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80102b8:	4b09      	ldr	r3, [pc, #36]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 80102ba:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 80102be:	4b08      	ldr	r3, [pc, #32]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 80102c0:	2200      	movs	r2, #0
 80102c2:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 80102c6:	4b06      	ldr	r3, [pc, #24]	@ (80102e0 <OnRxWindow1TimerEvent+0x5c>)
 80102c8:	2200      	movs	r2, #0
 80102ca:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 80102ce:	4906      	ldr	r1, [pc, #24]	@ (80102e8 <OnRxWindow1TimerEvent+0x64>)
 80102d0:	4806      	ldr	r0, [pc, #24]	@ (80102ec <OnRxWindow1TimerEvent+0x68>)
 80102d2:	f001 fb17 	bl	8011904 <RxWindowSetup>
}
 80102d6:	bf00      	nop
 80102d8:	3708      	adds	r7, #8
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}
 80102de:	bf00      	nop
 80102e0:	20000bbc 	.word	0x20000bbc
 80102e4:	200010c4 	.word	0x200010c4
 80102e8:	20000f74 	.word	0x20000f74
 80102ec:	20000f3c 	.word	0x20000f3c

080102f0 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b082      	sub	sp, #8
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 80102f8:	4b16      	ldr	r3, [pc, #88]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 80102fa:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d023      	beq.n	801034a <OnRxWindow2TimerEvent+0x5a>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010302:	4b14      	ldr	r3, [pc, #80]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 8010304:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 8010308:	4b12      	ldr	r3, [pc, #72]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 801030a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801030e:	4b12      	ldr	r3, [pc, #72]	@ (8010358 <OnRxWindow2TimerEvent+0x68>)
 8010310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010312:	4a10      	ldr	r2, [pc, #64]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 8010314:	f8c2 33d0 	str.w	r3, [r2, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010318:	4b0f      	ldr	r3, [pc, #60]	@ (8010358 <OnRxWindow2TimerEvent+0x68>)
 801031a:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801031e:	4b0d      	ldr	r3, [pc, #52]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 8010320:	f883 23dc 	strb.w	r2, [r3, #988]	@ 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010324:	4b0c      	ldr	r3, [pc, #48]	@ (8010358 <OnRxWindow2TimerEvent+0x68>)
 8010326:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801032a:	4b0a      	ldr	r3, [pc, #40]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 801032c:	f883 23dd 	strb.w	r2, [r3, #989]	@ 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 8010330:	4b08      	ldr	r3, [pc, #32]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 8010332:	2200      	movs	r2, #0
 8010334:	f883 23de 	strb.w	r2, [r3, #990]	@ 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010338:	4b06      	ldr	r3, [pc, #24]	@ (8010354 <OnRxWindow2TimerEvent+0x64>)
 801033a:	2201      	movs	r2, #1
 801033c:	f883 23df 	strb.w	r2, [r3, #991]	@ 0x3df
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8010340:	4906      	ldr	r1, [pc, #24]	@ (801035c <OnRxWindow2TimerEvent+0x6c>)
 8010342:	4807      	ldr	r0, [pc, #28]	@ (8010360 <OnRxWindow2TimerEvent+0x70>)
 8010344:	f001 fade 	bl	8011904 <RxWindowSetup>
 8010348:	e000      	b.n	801034c <OnRxWindow2TimerEvent+0x5c>
        return;
 801034a:	bf00      	nop
}
 801034c:	3708      	adds	r7, #8
 801034e:	46bd      	mov	sp, r7
 8010350:	bd80      	pop	{r7, pc}
 8010352:	bf00      	nop
 8010354:	20000bbc 	.word	0x20000bbc
 8010358:	200010c4 	.word	0x200010c4
 801035c:	20000f88 	.word	0x20000f88
 8010360:	20000f54 	.word	0x20000f54

08010364 <OnAckTimeoutTimerEvent>:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static void OnAckTimeoutTimerEvent( void* context )
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b082      	sub	sp, #8
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 801036c:	480e      	ldr	r0, [pc, #56]	@ (80103a8 <OnAckTimeoutTimerEvent+0x44>)
 801036e:	f00e ff95 	bl	801f29c <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8010372:	4b0e      	ldr	r3, [pc, #56]	@ (80103ac <OnAckTimeoutTimerEvent+0x48>)
 8010374:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8010378:	2b00      	cmp	r3, #0
 801037a:	d003      	beq.n	8010384 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 801037c:	4b0b      	ldr	r3, [pc, #44]	@ (80103ac <OnAckTimeoutTimerEvent+0x48>)
 801037e:	2201      	movs	r2, #1
 8010380:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8010384:	4b0a      	ldr	r3, [pc, #40]	@ (80103b0 <OnAckTimeoutTimerEvent+0x4c>)
 8010386:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801038a:	2b02      	cmp	r3, #2
 801038c:	d106      	bne.n	801039c <OnAckTimeoutTimerEvent+0x38>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 801038e:	4a07      	ldr	r2, [pc, #28]	@ (80103ac <OnAckTimeoutTimerEvent+0x48>)
 8010390:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8010394:	f043 0310 	orr.w	r3, r3, #16
 8010398:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
    OnMacProcessNotify( );
 801039c:	f001 fec6 	bl	801212c <OnMacProcessNotify>
}
 80103a0:	bf00      	nop
 80103a2:	3708      	adds	r7, #8
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}
 80103a8:	20000fb0 	.word	0x20000fb0
 80103ac:	20000bbc 	.word	0x20000bbc
 80103b0:	200010c4 	.word	0x200010c4

080103b4 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b084      	sub	sp, #16
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	60ba      	str	r2, [r7, #8]
 80103bc:	607b      	str	r3, [r7, #4]
 80103be:	4603      	mov	r3, r0
 80103c0:	73fb      	strb	r3, [r7, #15]
 80103c2:	460b      	mov	r3, r1
 80103c4:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d005      	beq.n	80103d8 <GetFCntDown+0x24>
 80103cc:	69fb      	ldr	r3, [r7, #28]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d002      	beq.n	80103d8 <GetFCntDown+0x24>
 80103d2:	6a3b      	ldr	r3, [r7, #32]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d101      	bne.n	80103dc <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80103d8:	230a      	movs	r3, #10
 80103da:	e029      	b.n	8010430 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 80103dc:	7bfb      	ldrb	r3, [r7, #15]
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d016      	beq.n	8010410 <GetFCntDown+0x5c>
 80103e2:	2b01      	cmp	r3, #1
 80103e4:	d118      	bne.n	8010418 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 80103e6:	79bb      	ldrb	r3, [r7, #6]
 80103e8:	2b01      	cmp	r3, #1
 80103ea:	d10d      	bne.n	8010408 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80103ec:	7bbb      	ldrb	r3, [r7, #14]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d002      	beq.n	80103f8 <GetFCntDown+0x44>
 80103f2:	7bbb      	ldrb	r3, [r7, #14]
 80103f4:	2b03      	cmp	r3, #3
 80103f6:	d103      	bne.n	8010400 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80103f8:	69fb      	ldr	r3, [r7, #28]
 80103fa:	2202      	movs	r2, #2
 80103fc:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80103fe:	e00d      	b.n	801041c <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 8010400:	69fb      	ldr	r3, [r7, #28]
 8010402:	2201      	movs	r2, #1
 8010404:	701a      	strb	r2, [r3, #0]
            break;
 8010406:	e009      	b.n	801041c <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8010408:	69fb      	ldr	r3, [r7, #28]
 801040a:	2203      	movs	r2, #3
 801040c:	701a      	strb	r2, [r3, #0]
            break;
 801040e:	e005      	b.n	801041c <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 8010410:	69fb      	ldr	r3, [r7, #28]
 8010412:	2204      	movs	r2, #4
 8010414:	701a      	strb	r2, [r3, #0]
            break;
 8010416:	e001      	b.n	801041c <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8010418:	2305      	movs	r3, #5
 801041a:	e009      	b.n	8010430 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 801041c:	69fb      	ldr	r3, [r7, #28]
 801041e:	7818      	ldrb	r0, [r3, #0]
 8010420:	68bb      	ldr	r3, [r7, #8]
 8010422:	89db      	ldrh	r3, [r3, #14]
 8010424:	461a      	mov	r2, r3
 8010426:	8b39      	ldrh	r1, [r7, #24]
 8010428:	6a3b      	ldr	r3, [r7, #32]
 801042a:	f004 fce7 	bl	8014dfc <LoRaMacCryptoGetFCntDown>
 801042e:	4603      	mov	r3, r0
}
 8010430:	4618      	mov	r0, r3
 8010432:	3710      	adds	r7, #16
 8010434:	46bd      	mov	sp, r7
 8010436:	bd80      	pop	{r7, pc}

08010438 <SwitchClass>:
    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
}
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010438:	b5b0      	push	{r4, r5, r7, lr}
 801043a:	b084      	sub	sp, #16
 801043c:	af00      	add	r7, sp, #0
 801043e:	4603      	mov	r3, r0
 8010440:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010442:	2303      	movs	r3, #3
 8010444:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010446:	4b6d      	ldr	r3, [pc, #436]	@ (80105fc <SwitchClass+0x1c4>)
 8010448:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801044c:	2b02      	cmp	r3, #2
 801044e:	f000 80b9 	beq.w	80105c4 <SwitchClass+0x18c>
 8010452:	2b02      	cmp	r3, #2
 8010454:	f300 80cc 	bgt.w	80105f0 <SwitchClass+0x1b8>
 8010458:	2b00      	cmp	r3, #0
 801045a:	d003      	beq.n	8010464 <SwitchClass+0x2c>
 801045c:	2b01      	cmp	r3, #1
 801045e:	f000 80a3 	beq.w	80105a8 <SwitchClass+0x170>
 8010462:	e0c5      	b.n	80105f0 <SwitchClass+0x1b8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8010464:	79fb      	ldrb	r3, [r7, #7]
 8010466:	2b00      	cmp	r3, #0
 8010468:	d109      	bne.n	801047e <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801046a:	4b64      	ldr	r3, [pc, #400]	@ (80105fc <SwitchClass+0x1c4>)
 801046c:	4a63      	ldr	r2, [pc, #396]	@ (80105fc <SwitchClass+0x1c4>)
 801046e:	3374      	adds	r3, #116	@ 0x74
 8010470:	326c      	adds	r2, #108	@ 0x6c
 8010472:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010476:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 801047a:	2300      	movs	r3, #0
 801047c:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 801047e:	79fb      	ldrb	r3, [r7, #7]
 8010480:	2b01      	cmp	r3, #1
 8010482:	d10c      	bne.n	801049e <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8010484:	79fb      	ldrb	r3, [r7, #7]
 8010486:	4618      	mov	r0, r3
 8010488:	f003 fbf1 	bl	8013c6e <LoRaMacClassBSwitchClass>
 801048c:	4603      	mov	r3, r0
 801048e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8010490:	7bfb      	ldrb	r3, [r7, #15]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d103      	bne.n	801049e <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8010496:	4a59      	ldr	r2, [pc, #356]	@ (80105fc <SwitchClass+0x1c4>)
 8010498:	79fb      	ldrb	r3, [r7, #7]
 801049a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 801049e:	79fb      	ldrb	r3, [r7, #7]
 80104a0:	2b02      	cmp	r3, #2
 80104a2:	f040 80a0 	bne.w	80105e6 <SwitchClass+0x1ae>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80104a6:	4a55      	ldr	r2, [pc, #340]	@ (80105fc <SwitchClass+0x1c4>)
 80104a8:	79fb      	ldrb	r3, [r7, #7]
 80104aa:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80104ae:	4a54      	ldr	r2, [pc, #336]	@ (8010600 <SwitchClass+0x1c8>)
 80104b0:	4b53      	ldr	r3, [pc, #332]	@ (8010600 <SwitchClass+0x1c8>)
 80104b2:	f502 7478 	add.w	r4, r2, #992	@ 0x3e0
 80104b6:	f503 7573 	add.w	r5, r3, #972	@ 0x3cc
 80104ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80104bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80104be:	682b      	ldr	r3, [r5, #0]
 80104c0:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80104c2:	4b4f      	ldr	r3, [pc, #316]	@ (8010600 <SwitchClass+0x1c8>)
 80104c4:	2202      	movs	r2, #2
 80104c6:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80104ca:	2300      	movs	r3, #0
 80104cc:	73bb      	strb	r3, [r7, #14]
 80104ce:	e05b      	b.n	8010588 <SwitchClass+0x150>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 80104d0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80104d4:	4949      	ldr	r1, [pc, #292]	@ (80105fc <SwitchClass+0x1c4>)
 80104d6:	4613      	mov	r3, r2
 80104d8:	005b      	lsls	r3, r3, #1
 80104da:	4413      	add	r3, r2
 80104dc:	011b      	lsls	r3, r3, #4
 80104de:	440b      	add	r3, r1
 80104e0:	33e9      	adds	r3, #233	@ 0xe9
 80104e2:	781b      	ldrb	r3, [r3, #0]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d049      	beq.n	801057c <SwitchClass+0x144>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 80104e8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80104ec:	4943      	ldr	r1, [pc, #268]	@ (80105fc <SwitchClass+0x1c4>)
 80104ee:	4613      	mov	r3, r2
 80104f0:	005b      	lsls	r3, r3, #1
 80104f2:	4413      	add	r3, r2
 80104f4:	011b      	lsls	r3, r3, #4
 80104f6:	440b      	add	r3, r1
 80104f8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80104fc:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 80104fe:	2b02      	cmp	r3, #2
 8010500:	d13c      	bne.n	801057c <SwitchClass+0x144>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 8010502:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010506:	493d      	ldr	r1, [pc, #244]	@ (80105fc <SwitchClass+0x1c4>)
 8010508:	4613      	mov	r3, r2
 801050a:	005b      	lsls	r3, r3, #1
 801050c:	4413      	add	r3, r2
 801050e:	011b      	lsls	r3, r3, #4
 8010510:	440b      	add	r3, r1
 8010512:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	4a38      	ldr	r2, [pc, #224]	@ (80105fc <SwitchClass+0x1c4>)
 801051a:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 801051c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8010520:	4936      	ldr	r1, [pc, #216]	@ (80105fc <SwitchClass+0x1c4>)
 8010522:	4613      	mov	r3, r2
 8010524:	005b      	lsls	r3, r3, #1
 8010526:	4413      	add	r3, r2
 8010528:	011b      	lsls	r3, r3, #4
 801052a:	440b      	add	r3, r1
 801052c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8010530:	f993 3000 	ldrsb.w	r3, [r3]
 8010534:	b2da      	uxtb	r2, r3
 8010536:	4b31      	ldr	r3, [pc, #196]	@ (80105fc <SwitchClass+0x1c4>)
 8010538:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 801053c:	4b30      	ldr	r3, [pc, #192]	@ (8010600 <SwitchClass+0x1c8>)
 801053e:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 8010542:	4b2f      	ldr	r3, [pc, #188]	@ (8010600 <SwitchClass+0x1c8>)
 8010544:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8010548:	4b2c      	ldr	r3, [pc, #176]	@ (80105fc <SwitchClass+0x1c4>)
 801054a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801054c:	4a2c      	ldr	r2, [pc, #176]	@ (8010600 <SwitchClass+0x1c8>)
 801054e:	f8c2 33e4 	str.w	r3, [r2, #996]	@ 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010552:	4b2a      	ldr	r3, [pc, #168]	@ (80105fc <SwitchClass+0x1c4>)
 8010554:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010558:	4b29      	ldr	r3, [pc, #164]	@ (8010600 <SwitchClass+0x1c8>)
 801055a:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801055e:	4b27      	ldr	r3, [pc, #156]	@ (80105fc <SwitchClass+0x1c4>)
 8010560:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010564:	4b26      	ldr	r3, [pc, #152]	@ (8010600 <SwitchClass+0x1c8>)
 8010566:	f883 23f1 	strb.w	r2, [r3, #1009]	@ 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801056a:	4b25      	ldr	r3, [pc, #148]	@ (8010600 <SwitchClass+0x1c8>)
 801056c:	2203      	movs	r2, #3
 801056e:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8010572:	4b23      	ldr	r3, [pc, #140]	@ (8010600 <SwitchClass+0x1c8>)
 8010574:	2201      	movs	r2, #1
 8010576:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
                        break;
 801057a:	e009      	b.n	8010590 <SwitchClass+0x158>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801057c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010580:	b2db      	uxtb	r3, r3
 8010582:	3301      	adds	r3, #1
 8010584:	b2db      	uxtb	r3, r3
 8010586:	73bb      	strb	r3, [r7, #14]
 8010588:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801058c:	2b00      	cmp	r3, #0
 801058e:	dd9f      	ble.n	80104d0 <SwitchClass+0x98>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8010590:	4b1b      	ldr	r3, [pc, #108]	@ (8010600 <SwitchClass+0x1c8>)
 8010592:	2200      	movs	r2, #0
 8010594:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8010598:	4b1a      	ldr	r3, [pc, #104]	@ (8010604 <SwitchClass+0x1cc>)
 801059a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801059c:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 801059e:	f001 f9e5 	bl	801196c <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 80105a2:	2300      	movs	r3, #0
 80105a4:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80105a6:	e01e      	b.n	80105e6 <SwitchClass+0x1ae>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 80105a8:	79fb      	ldrb	r3, [r7, #7]
 80105aa:	4618      	mov	r0, r3
 80105ac:	f003 fb5f 	bl	8013c6e <LoRaMacClassBSwitchClass>
 80105b0:	4603      	mov	r3, r0
 80105b2:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 80105b4:	7bfb      	ldrb	r3, [r7, #15]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d117      	bne.n	80105ea <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80105ba:	4a10      	ldr	r2, [pc, #64]	@ (80105fc <SwitchClass+0x1c4>)
 80105bc:	79fb      	ldrb	r3, [r7, #7]
 80105be:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 80105c2:	e012      	b.n	80105ea <SwitchClass+0x1b2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 80105c4:	79fb      	ldrb	r3, [r7, #7]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d111      	bne.n	80105ee <SwitchClass+0x1b6>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 80105ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010600 <SwitchClass+0x1c8>)
 80105cc:	2206      	movs	r2, #6
 80105ce:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480

                Nvm.MacGroup2.DeviceClass = deviceClass;
 80105d2:	4a0a      	ldr	r2, [pc, #40]	@ (80105fc <SwitchClass+0x1c4>)
 80105d4:	79fb      	ldrb	r3, [r7, #7]
 80105d6:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 80105da:	4b0a      	ldr	r3, [pc, #40]	@ (8010604 <SwitchClass+0x1cc>)
 80105dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105de:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 80105e0:	2300      	movs	r3, #0
 80105e2:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 80105e4:	e003      	b.n	80105ee <SwitchClass+0x1b6>
            break;
 80105e6:	bf00      	nop
 80105e8:	e002      	b.n	80105f0 <SwitchClass+0x1b8>
            break;
 80105ea:	bf00      	nop
 80105ec:	e000      	b.n	80105f0 <SwitchClass+0x1b8>
            break;
 80105ee:	bf00      	nop
        }
    }

    return status;
 80105f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80105f2:	4618      	mov	r0, r3
 80105f4:	3710      	adds	r7, #16
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bdb0      	pop	{r4, r5, r7, pc}
 80105fa:	bf00      	nop
 80105fc:	200010c4 	.word	0x200010c4
 8010600:	20000bbc 	.word	0x20000bbc
 8010604:	08023bb4 	.word	0x08023bb4

08010608 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8010608:	b580      	push	{r7, lr}
 801060a:	b086      	sub	sp, #24
 801060c:	af00      	add	r7, sp, #0
 801060e:	4603      	mov	r3, r0
 8010610:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010612:	4b10      	ldr	r3, [pc, #64]	@ (8010654 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010614:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010618:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 801061a:	79fb      	ldrb	r3, [r7, #7]
 801061c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 801061e:	230d      	movs	r3, #13
 8010620:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8010622:	4b0c      	ldr	r3, [pc, #48]	@ (8010654 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010624:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8010628:	2b00      	cmp	r3, #0
 801062a:	d001      	beq.n	8010630 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801062c:	230e      	movs	r3, #14
 801062e:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010630:	4b08      	ldr	r3, [pc, #32]	@ (8010654 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8010632:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010636:	f107 0210 	add.w	r2, r7, #16
 801063a:	4611      	mov	r1, r2
 801063c:	4618      	mov	r0, r3
 801063e:	f005 fa7d 	bl	8015b3c <RegionGetPhyParam>
 8010642:	4603      	mov	r3, r0
 8010644:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8010646:	68fb      	ldr	r3, [r7, #12]
 8010648:	b2db      	uxtb	r3, r3
}
 801064a:	4618      	mov	r0, r3
 801064c:	3718      	adds	r7, #24
 801064e:	46bd      	mov	sp, r7
 8010650:	bd80      	pop	{r7, pc}
 8010652:	bf00      	nop
 8010654:	200010c4 	.word	0x200010c4

08010658 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8010658:	b580      	push	{r7, lr}
 801065a:	b084      	sub	sp, #16
 801065c:	af00      	add	r7, sp, #0
 801065e:	4603      	mov	r3, r0
 8010660:	71fb      	strb	r3, [r7, #7]
 8010662:	460b      	mov	r3, r1
 8010664:	71bb      	strb	r3, [r7, #6]
 8010666:	4613      	mov	r3, r2
 8010668:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 801066a:	2300      	movs	r3, #0
 801066c:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 801066e:	2300      	movs	r3, #0
 8010670:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010672:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8010676:	4618      	mov	r0, r3
 8010678:	f7ff ffc6 	bl	8010608 <GetMaxAppPayloadWithoutFOptsLength>
 801067c:	4603      	mov	r3, r0
 801067e:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8010680:	79fb      	ldrb	r3, [r7, #7]
 8010682:	b29a      	uxth	r2, r3
 8010684:	797b      	ldrb	r3, [r7, #5]
 8010686:	b29b      	uxth	r3, r3
 8010688:	4413      	add	r3, r2
 801068a:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 801068c:	89ba      	ldrh	r2, [r7, #12]
 801068e:	89fb      	ldrh	r3, [r7, #14]
 8010690:	429a      	cmp	r2, r3
 8010692:	d804      	bhi.n	801069e <ValidatePayloadLength+0x46>
 8010694:	89bb      	ldrh	r3, [r7, #12]
 8010696:	2bff      	cmp	r3, #255	@ 0xff
 8010698:	d801      	bhi.n	801069e <ValidatePayloadLength+0x46>
    {
        return true;
 801069a:	2301      	movs	r3, #1
 801069c:	e000      	b.n	80106a0 <ValidatePayloadLength+0x48>
    }
    return false;
 801069e:	2300      	movs	r3, #0
}
 80106a0:	4618      	mov	r0, r3
 80106a2:	3710      	adds	r7, #16
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bd80      	pop	{r7, pc}

080106a8 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 80106a8:	b590      	push	{r4, r7, lr}
 80106aa:	b0a5      	sub	sp, #148	@ 0x94
 80106ac:	af02      	add	r7, sp, #8
 80106ae:	6078      	str	r0, [r7, #4]
 80106b0:	4608      	mov	r0, r1
 80106b2:	4611      	mov	r1, r2
 80106b4:	461a      	mov	r2, r3
 80106b6:	4603      	mov	r3, r0
 80106b8:	70fb      	strb	r3, [r7, #3]
 80106ba:	460b      	mov	r3, r1
 80106bc:	70bb      	strb	r3, [r7, #2]
 80106be:	4613      	mov	r3, r2
 80106c0:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 80106c2:	2300      	movs	r3, #0
 80106c4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 80106c8:	2300      	movs	r3, #0
 80106ca:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80106ce:	2300      	movs	r3, #0
 80106d0:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 80106d4:	f000 bc7d 	b.w	8010fd2 <ProcessMacCommands+0x92a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 80106d8:	78fb      	ldrb	r3, [r7, #3]
 80106da:	687a      	ldr	r2, [r7, #4]
 80106dc:	4413      	add	r3, r2
 80106de:	781b      	ldrb	r3, [r3, #0]
 80106e0:	4618      	mov	r0, r3
 80106e2:	f003 fda9 	bl	8014238 <LoRaMacCommandsGetCmdSize>
 80106e6:	4603      	mov	r3, r0
 80106e8:	461a      	mov	r2, r3
 80106ea:	78fb      	ldrb	r3, [r7, #3]
 80106ec:	441a      	add	r2, r3
 80106ee:	78bb      	ldrb	r3, [r7, #2]
 80106f0:	429a      	cmp	r2, r3
 80106f2:	f300 8474 	bgt.w	8010fde <ProcessMacCommands+0x936>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 80106f6:	78fb      	ldrb	r3, [r7, #3]
 80106f8:	1c5a      	adds	r2, r3, #1
 80106fa:	70fa      	strb	r2, [r7, #3]
 80106fc:	461a      	mov	r2, r3
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	4413      	add	r3, r2
 8010702:	781b      	ldrb	r3, [r3, #0]
 8010704:	3b02      	subs	r3, #2
 8010706:	2b11      	cmp	r3, #17
 8010708:	f200 846b 	bhi.w	8010fe2 <ProcessMacCommands+0x93a>
 801070c:	a201      	add	r2, pc, #4	@ (adr r2, 8010714 <ProcessMacCommands+0x6c>)
 801070e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010712:	bf00      	nop
 8010714:	0801075d 	.word	0x0801075d
 8010718:	0801079f 	.word	0x0801079f
 801071c:	080108bb 	.word	0x080108bb
 8010720:	080108f9 	.word	0x080108f9
 8010724:	080109e3 	.word	0x080109e3
 8010728:	08010a41 	.word	0x08010a41
 801072c:	08010afd 	.word	0x08010afd
 8010730:	08010b53 	.word	0x08010b53
 8010734:	08010c39 	.word	0x08010c39
 8010738:	08010fe3 	.word	0x08010fe3
 801073c:	08010fe3 	.word	0x08010fe3
 8010740:	08010cdd 	.word	0x08010cdd
 8010744:	08010fe3 	.word	0x08010fe3
 8010748:	08010fe3 	.word	0x08010fe3
 801074c:	08010df3 	.word	0x08010df3
 8010750:	08010e27 	.word	0x08010e27
 8010754:	08010eb7 	.word	0x08010eb7
 8010758:	08010f2f 	.word	0x08010f2f
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 801075c:	2005      	movs	r0, #5
 801075e:	f003 ff43 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 8010762:	4603      	mov	r3, r0
 8010764:	2b00      	cmp	r3, #0
 8010766:	f000 8425 	beq.w	8010fb4 <ProcessMacCommands+0x90c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 801076a:	2105      	movs	r1, #5
 801076c:	2000      	movs	r0, #0
 801076e:	f003 feaf 	bl	80144d0 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8010772:	78fb      	ldrb	r3, [r7, #3]
 8010774:	1c5a      	adds	r2, r3, #1
 8010776:	70fa      	strb	r2, [r7, #3]
 8010778:	461a      	mov	r2, r3
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	4413      	add	r3, r2
 801077e:	781a      	ldrb	r2, [r3, #0]
 8010780:	4bac      	ldr	r3, [pc, #688]	@ (8010a34 <ProcessMacCommands+0x38c>)
 8010782:	f883 2450 	strb.w	r2, [r3, #1104]	@ 0x450
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8010786:	78fb      	ldrb	r3, [r7, #3]
 8010788:	1c5a      	adds	r2, r3, #1
 801078a:	70fa      	strb	r2, [r7, #3]
 801078c:	461a      	mov	r2, r3
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	4413      	add	r3, r2
 8010792:	781a      	ldrb	r2, [r3, #0]
 8010794:	4ba7      	ldr	r3, [pc, #668]	@ (8010a34 <ProcessMacCommands+0x38c>)
 8010796:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451
                }
                break;
 801079a:	f000 bc0b 	b.w	8010fb4 <ProcessMacCommands+0x90c>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 801079e:	2300      	movs	r3, #0
 80107a0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 80107a4:	2300      	movs	r3, #0
 80107a6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 80107aa:	2300      	movs	r3, #0
 80107ac:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 80107b0:	2300      	movs	r3, #0
 80107b2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

                // The end node is allowed to process one block of LinkAdrRequests.
                // It must ignore subsequent blocks
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                if( adrBlockFound == false )
 80107b6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80107ba:	f083 0301 	eor.w	r3, r3, #1
 80107be:	b2db      	uxtb	r3, r3
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	f000 83f9 	beq.w	8010fb8 <ProcessMacCommands+0x910>
                {
                    adrBlockFound = true;
 80107c6:	2301      	movs	r3, #1
 80107c8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 80107cc:	78fb      	ldrb	r3, [r7, #3]
 80107ce:	3b01      	subs	r3, #1
 80107d0:	687a      	ldr	r2, [r7, #4]
 80107d2:	4413      	add	r3, r2
 80107d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 80107d6:	78ba      	ldrb	r2, [r7, #2]
 80107d8:	78fb      	ldrb	r3, [r7, #3]
 80107da:	1ad3      	subs	r3, r2, r3
 80107dc:	b2db      	uxtb	r3, r3
 80107de:	3301      	adds	r3, #1
 80107e0:	b2db      	uxtb	r3, r3
 80107e2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                    linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80107e6:	4b94      	ldr	r3, [pc, #592]	@ (8010a38 <ProcessMacCommands+0x390>)
 80107e8:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80107ec:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                    linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80107f0:	4b91      	ldr	r3, [pc, #580]	@ (8010a38 <ProcessMacCommands+0x390>)
 80107f2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80107f6:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                    linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80107fa:	4b8f      	ldr	r3, [pc, #572]	@ (8010a38 <ProcessMacCommands+0x390>)
 80107fc:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010800:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                    linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010804:	4b8c      	ldr	r3, [pc, #560]	@ (8010a38 <ProcessMacCommands+0x390>)
 8010806:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 801080a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801080e:	4b8a      	ldr	r3, [pc, #552]	@ (8010a38 <ProcessMacCommands+0x390>)
 8010810:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010814:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                    linkAdrReq.Version = Nvm.MacGroup2.Version;
 8010818:	4b87      	ldr	r3, [pc, #540]	@ (8010a38 <ProcessMacCommands+0x390>)
 801081a:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 801081e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8010820:	4b85      	ldr	r3, [pc, #532]	@ (8010a38 <ProcessMacCommands+0x390>)
 8010822:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010826:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 801082a:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 801082e:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8010832:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010836:	9301      	str	r3, [sp, #4]
 8010838:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 801083c:	9300      	str	r3, [sp, #0]
 801083e:	4623      	mov	r3, r4
 8010840:	f005 fade 	bl	8015e00 <RegionLinkAdrReq>
 8010844:	4603      	mov	r3, r0
 8010846:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 801084a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801084e:	f003 0307 	and.w	r3, r3, #7
 8010852:	2b07      	cmp	r3, #7
 8010854:	d10e      	bne.n	8010874 <ProcessMacCommands+0x1cc>
                    {
                        Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010856:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 801085a:	4b77      	ldr	r3, [pc, #476]	@ (8010a38 <ProcessMacCommands+0x390>)
 801085c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                        Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010860:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010864:	4b74      	ldr	r3, [pc, #464]	@ (8010a38 <ProcessMacCommands+0x390>)
 8010866:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                        Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 801086a:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 801086e:	4b72      	ldr	r3, [pc, #456]	@ (8010a38 <ProcessMacCommands+0x390>)
 8010870:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010874:	2300      	movs	r3, #0
 8010876:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 801087a:	e00b      	b.n	8010894 <ProcessMacCommands+0x1ec>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 801087c:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8010880:	2201      	movs	r2, #1
 8010882:	4619      	mov	r1, r3
 8010884:	2003      	movs	r0, #3
 8010886:	f003 fb77 	bl	8013f78 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 801088a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 801088e:	3301      	adds	r3, #1
 8010890:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8010894:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8010898:	4a68      	ldr	r2, [pc, #416]	@ (8010a3c <ProcessMacCommands+0x394>)
 801089a:	fba2 2303 	umull	r2, r3, r2, r3
 801089e:	089b      	lsrs	r3, r3, #2
 80108a0:	b2db      	uxtb	r3, r3
 80108a2:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 80108a6:	429a      	cmp	r2, r3
 80108a8:	d3e8      	bcc.n	801087c <ProcessMacCommands+0x1d4>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 80108aa:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80108ae:	78fb      	ldrb	r3, [r7, #3]
 80108b0:	4413      	add	r3, r2
 80108b2:	b2db      	uxtb	r3, r3
 80108b4:	3b01      	subs	r3, #1
 80108b6:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 80108b8:	e37e      	b.n	8010fb8 <ProcessMacCommands+0x910>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 80108ba:	78fb      	ldrb	r3, [r7, #3]
 80108bc:	1c5a      	adds	r2, r3, #1
 80108be:	70fa      	strb	r2, [r7, #3]
 80108c0:	461a      	mov	r2, r3
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	4413      	add	r3, r2
 80108c6:	781b      	ldrb	r3, [r3, #0]
 80108c8:	f003 030f 	and.w	r3, r3, #15
 80108cc:	b2da      	uxtb	r2, r3
 80108ce:	4b5a      	ldr	r3, [pc, #360]	@ (8010a38 <ProcessMacCommands+0x390>)
 80108d0:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 80108d4:	4b58      	ldr	r3, [pc, #352]	@ (8010a38 <ProcessMacCommands+0x390>)
 80108d6:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80108da:	461a      	mov	r2, r3
 80108dc:	2301      	movs	r3, #1
 80108de:	4093      	lsls	r3, r2
 80108e0:	b29a      	uxth	r2, r3
 80108e2:	4b55      	ldr	r3, [pc, #340]	@ (8010a38 <ProcessMacCommands+0x390>)
 80108e4:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 80108e8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80108ec:	2200      	movs	r2, #0
 80108ee:	4619      	mov	r1, r3
 80108f0:	2004      	movs	r0, #4
 80108f2:	f003 fb41 	bl	8013f78 <LoRaMacCommandsAddCmd>
                break;
 80108f6:	e36c      	b.n	8010fd2 <ProcessMacCommands+0x92a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 80108f8:	2307      	movs	r3, #7
 80108fa:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 80108fe:	78fb      	ldrb	r3, [r7, #3]
 8010900:	687a      	ldr	r2, [r7, #4]
 8010902:	4413      	add	r3, r2
 8010904:	781b      	ldrb	r3, [r3, #0]
 8010906:	091b      	lsrs	r3, r3, #4
 8010908:	b2db      	uxtb	r3, r3
 801090a:	b25b      	sxtb	r3, r3
 801090c:	f003 0307 	and.w	r3, r3, #7
 8010910:	b25b      	sxtb	r3, r3
 8010912:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8010916:	78fb      	ldrb	r3, [r7, #3]
 8010918:	687a      	ldr	r2, [r7, #4]
 801091a:	4413      	add	r3, r2
 801091c:	781b      	ldrb	r3, [r3, #0]
 801091e:	b25b      	sxtb	r3, r3
 8010920:	f003 030f 	and.w	r3, r3, #15
 8010924:	b25b      	sxtb	r3, r3
 8010926:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 801092a:	78fb      	ldrb	r3, [r7, #3]
 801092c:	3301      	adds	r3, #1
 801092e:	70fb      	strb	r3, [r7, #3]
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8010930:	78fb      	ldrb	r3, [r7, #3]
 8010932:	1c5a      	adds	r2, r3, #1
 8010934:	70fa      	strb	r2, [r7, #3]
 8010936:	461a      	mov	r2, r3
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	4413      	add	r3, r2
 801093c:	781b      	ldrb	r3, [r3, #0]
 801093e:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010940:	78fb      	ldrb	r3, [r7, #3]
 8010942:	1c5a      	adds	r2, r3, #1
 8010944:	70fa      	strb	r2, [r7, #3]
 8010946:	461a      	mov	r2, r3
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	4413      	add	r3, r2
 801094c:	781b      	ldrb	r3, [r3, #0]
 801094e:	021a      	lsls	r2, r3, #8
 8010950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010952:	4313      	orrs	r3, r2
 8010954:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010956:	78fb      	ldrb	r3, [r7, #3]
 8010958:	1c5a      	adds	r2, r3, #1
 801095a:	70fa      	strb	r2, [r7, #3]
 801095c:	461a      	mov	r2, r3
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	4413      	add	r3, r2
 8010962:	781b      	ldrb	r3, [r3, #0]
 8010964:	041a      	lsls	r2, r3, #16
 8010966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010968:	4313      	orrs	r3, r2
 801096a:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 801096c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801096e:	2264      	movs	r2, #100	@ 0x64
 8010970:	fb02 f303 	mul.w	r3, r2, r3
 8010974:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8010976:	4b30      	ldr	r3, [pc, #192]	@ (8010a38 <ProcessMacCommands+0x390>)
 8010978:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801097c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8010980:	4611      	mov	r1, r2
 8010982:	4618      	mov	r0, r3
 8010984:	f005 fa71 	bl	8015e6a <RegionRxParamSetupReq>
 8010988:	4603      	mov	r3, r0
 801098a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 801098e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010992:	f003 0307 	and.w	r3, r3, #7
 8010996:	2b07      	cmp	r3, #7
 8010998:	d117      	bne.n	80109ca <ProcessMacCommands+0x322>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 801099a:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801099e:	b2da      	uxtb	r2, r3
 80109a0:	4b25      	ldr	r3, [pc, #148]	@ (8010a38 <ProcessMacCommands+0x390>)
 80109a2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80109a6:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80109aa:	b2da      	uxtb	r2, r3
 80109ac:	4b22      	ldr	r3, [pc, #136]	@ (8010a38 <ProcessMacCommands+0x390>)
 80109ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80109b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80109b4:	4a20      	ldr	r2, [pc, #128]	@ (8010a38 <ProcessMacCommands+0x390>)
 80109b6:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80109b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80109ba:	4a1f      	ldr	r2, [pc, #124]	@ (8010a38 <ProcessMacCommands+0x390>)
 80109bc:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80109be:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80109c2:	b2da      	uxtb	r2, r3
 80109c4:	4b1c      	ldr	r3, [pc, #112]	@ (8010a38 <ProcessMacCommands+0x390>)
 80109c6:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 80109ca:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80109ce:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 80109d2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80109d6:	2201      	movs	r2, #1
 80109d8:	4619      	mov	r1, r3
 80109da:	2005      	movs	r0, #5
 80109dc:	f003 facc 	bl	8013f78 <LoRaMacCommandsAddCmd>
                break;
 80109e0:	e2f7      	b.n	8010fd2 <ProcessMacCommands+0x92a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 80109e2:	23ff      	movs	r3, #255	@ 0xff
 80109e4:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 80109e8:	4b12      	ldr	r3, [pc, #72]	@ (8010a34 <ProcessMacCommands+0x38c>)
 80109ea:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d00d      	beq.n	8010a0e <ProcessMacCommands+0x366>
 80109f2:	4b10      	ldr	r3, [pc, #64]	@ (8010a34 <ProcessMacCommands+0x38c>)
 80109f4:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d007      	beq.n	8010a0e <ProcessMacCommands+0x366>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 80109fe:	4b0d      	ldr	r3, [pc, #52]	@ (8010a34 <ProcessMacCommands+0x38c>)
 8010a00:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	4798      	blx	r3
 8010a08:	4603      	mov	r3, r0
 8010a0a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8010a0e:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8010a12:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8010a16:	787b      	ldrb	r3, [r7, #1]
 8010a18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010a1c:	b2db      	uxtb	r3, r3
 8010a1e:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8010a22:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010a26:	2202      	movs	r2, #2
 8010a28:	4619      	mov	r1, r3
 8010a2a:	2006      	movs	r0, #6
 8010a2c:	f003 faa4 	bl	8013f78 <LoRaMacCommandsAddCmd>
                break;
 8010a30:	e2cf      	b.n	8010fd2 <ProcessMacCommands+0x92a>
 8010a32:	bf00      	nop
 8010a34:	20000bbc 	.word	0x20000bbc
 8010a38:	200010c4 	.word	0x200010c4
 8010a3c:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8010a40:	2303      	movs	r3, #3
 8010a42:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8010a46:	78fb      	ldrb	r3, [r7, #3]
 8010a48:	1c5a      	adds	r2, r3, #1
 8010a4a:	70fa      	strb	r2, [r7, #3]
 8010a4c:	461a      	mov	r2, r3
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	4413      	add	r3, r2
 8010a52:	781b      	ldrb	r3, [r3, #0]
 8010a54:	b25b      	sxtb	r3, r3
 8010a56:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 8010a5a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8010a5e:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8010a60:	78fb      	ldrb	r3, [r7, #3]
 8010a62:	1c5a      	adds	r2, r3, #1
 8010a64:	70fa      	strb	r2, [r7, #3]
 8010a66:	461a      	mov	r2, r3
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	4413      	add	r3, r2
 8010a6c:	781b      	ldrb	r3, [r3, #0]
 8010a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010a70:	78fb      	ldrb	r3, [r7, #3]
 8010a72:	1c5a      	adds	r2, r3, #1
 8010a74:	70fa      	strb	r2, [r7, #3]
 8010a76:	461a      	mov	r2, r3
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	4413      	add	r3, r2
 8010a7c:	781b      	ldrb	r3, [r3, #0]
 8010a7e:	021a      	lsls	r2, r3, #8
 8010a80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a82:	4313      	orrs	r3, r2
 8010a84:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010a86:	78fb      	ldrb	r3, [r7, #3]
 8010a88:	1c5a      	adds	r2, r3, #1
 8010a8a:	70fa      	strb	r2, [r7, #3]
 8010a8c:	461a      	mov	r2, r3
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	4413      	add	r3, r2
 8010a92:	781b      	ldrb	r3, [r3, #0]
 8010a94:	041a      	lsls	r2, r3, #16
 8010a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a98:	4313      	orrs	r3, r2
 8010a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 8010a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a9e:	2264      	movs	r2, #100	@ 0x64
 8010aa0:	fb02 f303 	mul.w	r3, r2, r3
 8010aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8010aaa:	78fb      	ldrb	r3, [r7, #3]
 8010aac:	1c5a      	adds	r2, r3, #1
 8010aae:	70fa      	strb	r2, [r7, #3]
 8010ab0:	461a      	mov	r2, r3
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	4413      	add	r3, r2
 8010ab6:	781b      	ldrb	r3, [r3, #0]
 8010ab8:	b25b      	sxtb	r3, r3
 8010aba:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8010abe:	4b85      	ldr	r3, [pc, #532]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010ac0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010ac4:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8010ac8:	4611      	mov	r1, r2
 8010aca:	4618      	mov	r0, r3
 8010acc:	f005 f9f1 	bl	8015eb2 <RegionNewChannelReq>
 8010ad0:	4603      	mov	r3, r0
 8010ad2:	b2db      	uxtb	r3, r3
 8010ad4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010ad8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010adc:	b25b      	sxtb	r3, r3
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	f2c0 826c 	blt.w	8010fbc <ProcessMacCommands+0x914>
                {
                    macCmdPayload[0] = status;
 8010ae4:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010ae8:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8010aec:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010af0:	2201      	movs	r2, #1
 8010af2:	4619      	mov	r1, r3
 8010af4:	2007      	movs	r0, #7
 8010af6:	f003 fa3f 	bl	8013f78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010afa:	e25f      	b.n	8010fbc <ProcessMacCommands+0x914>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010afc:	78fb      	ldrb	r3, [r7, #3]
 8010afe:	1c5a      	adds	r2, r3, #1
 8010b00:	70fa      	strb	r2, [r7, #3]
 8010b02:	461a      	mov	r2, r3
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	4413      	add	r3, r2
 8010b08:	781b      	ldrb	r3, [r3, #0]
 8010b0a:	f003 030f 	and.w	r3, r3, #15
 8010b0e:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 8010b12:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d104      	bne.n	8010b24 <ProcessMacCommands+0x47c>
                {
                    delay++;
 8010b1a:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010b1e:	3301      	adds	r3, #1
 8010b20:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010b24:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010b28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010b2c:	fb02 f303 	mul.w	r3, r2, r3
 8010b30:	461a      	mov	r2, r3
 8010b32:	4b68      	ldr	r3, [pc, #416]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010b34:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8010b36:	4b67      	ldr	r3, [pc, #412]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b3a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8010b3e:	4a65      	ldr	r2, [pc, #404]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010b40:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8010b42:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010b46:	2200      	movs	r2, #0
 8010b48:	4619      	mov	r1, r3
 8010b4a:	2008      	movs	r0, #8
 8010b4c:	f003 fa14 	bl	8013f78 <LoRaMacCommandsAddCmd>
                break;
 8010b50:	e23f      	b.n	8010fd2 <ProcessMacCommands+0x92a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8010b52:	78fb      	ldrb	r3, [r7, #3]
 8010b54:	1c5a      	adds	r2, r3, #1
 8010b56:	70fa      	strb	r2, [r7, #3]
 8010b58:	461a      	mov	r2, r3
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	4413      	add	r3, r2
 8010b5e:	781b      	ldrb	r3, [r3, #0]
 8010b60:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8010b64:	2300      	movs	r3, #0
 8010b66:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8010b70:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010b74:	f003 0320 	and.w	r3, r3, #32
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d002      	beq.n	8010b82 <ProcessMacCommands+0x4da>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8010b82:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010b86:	f003 0310 	and.w	r3, r3, #16
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d002      	beq.n	8010b94 <ProcessMacCommands+0x4ec>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8010b8e:	2301      	movs	r3, #1
 8010b90:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8010b94:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8010b98:	f003 030f 	and.w	r3, r3, #15
 8010b9c:	b2db      	uxtb	r3, r3
 8010b9e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 8010ba2:	4b4c      	ldr	r3, [pc, #304]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010ba4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010ba8:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8010bac:	4611      	mov	r1, r2
 8010bae:	4618      	mov	r0, r3
 8010bb0:	f005 f9a3 	bl	8015efa <RegionTxParamSetupReq>
 8010bb4:	4603      	mov	r3, r0
 8010bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010bba:	f000 8201 	beq.w	8010fc0 <ProcessMacCommands+0x918>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8010bbe:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8010bc2:	4b44      	ldr	r3, [pc, #272]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010bc4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010bc8:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8010bcc:	4b41      	ldr	r3, [pc, #260]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010bce:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8010bd2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010bd6:	461a      	mov	r2, r3
 8010bd8:	4b3f      	ldr	r3, [pc, #252]	@ (8010cd8 <ProcessMacCommands+0x630>)
 8010bda:	5c9b      	ldrb	r3, [r3, r2]
 8010bdc:	4618      	mov	r0, r3
 8010bde:	f7f0 f8cb 	bl	8000d78 <__aeabi_ui2f>
 8010be2:	4603      	mov	r3, r0
 8010be4:	4a3b      	ldr	r2, [pc, #236]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010be6:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010bea:	2302      	movs	r3, #2
 8010bec:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010bf0:	4b38      	ldr	r3, [pc, #224]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010bf2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010bf6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010bfa:	4b36      	ldr	r3, [pc, #216]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010bfc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010c00:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010c04:	4611      	mov	r1, r2
 8010c06:	4618      	mov	r0, r3
 8010c08:	f004 ff98 	bl	8015b3c <RegionGetPhyParam>
 8010c0c:	4603      	mov	r3, r0
 8010c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 8010c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c12:	b25a      	sxtb	r2, r3
 8010c14:	4b2f      	ldr	r3, [pc, #188]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010c16:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010c1a:	4293      	cmp	r3, r2
 8010c1c:	bfb8      	it	lt
 8010c1e:	4613      	movlt	r3, r2
 8010c20:	b25a      	sxtb	r2, r3
 8010c22:	4b2c      	ldr	r3, [pc, #176]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010c24:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010c28:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	4619      	mov	r1, r3
 8010c30:	2009      	movs	r0, #9
 8010c32:	f003 f9a1 	bl	8013f78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010c36:	e1c3      	b.n	8010fc0 <ProcessMacCommands+0x918>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010c38:	2303      	movs	r3, #3
 8010c3a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8010c3e:	78fb      	ldrb	r3, [r7, #3]
 8010c40:	1c5a      	adds	r2, r3, #1
 8010c42:	70fa      	strb	r2, [r7, #3]
 8010c44:	461a      	mov	r2, r3
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	4413      	add	r3, r2
 8010c4a:	781b      	ldrb	r3, [r3, #0]
 8010c4c:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8010c50:	78fb      	ldrb	r3, [r7, #3]
 8010c52:	1c5a      	adds	r2, r3, #1
 8010c54:	70fa      	strb	r2, [r7, #3]
 8010c56:	461a      	mov	r2, r3
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	4413      	add	r3, r2
 8010c5c:	781b      	ldrb	r3, [r3, #0]
 8010c5e:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8010c60:	78fb      	ldrb	r3, [r7, #3]
 8010c62:	1c5a      	adds	r2, r3, #1
 8010c64:	70fa      	strb	r2, [r7, #3]
 8010c66:	461a      	mov	r2, r3
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	4413      	add	r3, r2
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	021a      	lsls	r2, r3, #8
 8010c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c72:	4313      	orrs	r3, r2
 8010c74:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8010c76:	78fb      	ldrb	r3, [r7, #3]
 8010c78:	1c5a      	adds	r2, r3, #1
 8010c7a:	70fa      	strb	r2, [r7, #3]
 8010c7c:	461a      	mov	r2, r3
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	4413      	add	r3, r2
 8010c82:	781b      	ldrb	r3, [r3, #0]
 8010c84:	041a      	lsls	r2, r3, #16
 8010c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c88:	4313      	orrs	r3, r2
 8010c8a:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8010c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c8e:	2264      	movs	r2, #100	@ 0x64
 8010c90:	fb02 f303 	mul.w	r3, r2, r3
 8010c94:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 8010c96:	4b0f      	ldr	r3, [pc, #60]	@ (8010cd4 <ProcessMacCommands+0x62c>)
 8010c98:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010c9c:	f107 0220 	add.w	r2, r7, #32
 8010ca0:	4611      	mov	r1, r2
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	f005 f94d 	bl	8015f42 <RegionDlChannelReq>
 8010ca8:	4603      	mov	r3, r0
 8010caa:	b2db      	uxtb	r3, r3
 8010cac:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010cb0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010cb4:	b25b      	sxtb	r3, r3
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	f2c0 8184 	blt.w	8010fc4 <ProcessMacCommands+0x91c>
                {
                    macCmdPayload[0] = status;
 8010cbc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010cc0:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010cc4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010cc8:	2201      	movs	r2, #1
 8010cca:	4619      	mov	r1, r3
 8010ccc:	200a      	movs	r0, #10
 8010cce:	f003 f953 	bl	8013f78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010cd2:	e177      	b.n	8010fc4 <ProcessMacCommands+0x91c>
 8010cd4:	200010c4 	.word	0x200010c4
 8010cd8:	08023a2c 	.word	0x08023a2c
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8010cdc:	200a      	movs	r0, #10
 8010cde:	f003 fc83 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 8010ce2:	4603      	mov	r3, r0
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	f000 816f 	beq.w	8010fc8 <ProcessMacCommands+0x920>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8010cea:	210a      	movs	r1, #10
 8010cec:	2000      	movs	r0, #0
 8010cee:	f003 fbef 	bl	80144d0 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010cf2:	f107 0318 	add.w	r3, r7, #24
 8010cf6:	2200      	movs	r2, #0
 8010cf8:	601a      	str	r2, [r3, #0]
 8010cfa:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8010cfc:	f107 0310 	add.w	r3, r7, #16
 8010d00:	2200      	movs	r2, #0
 8010d02:	601a      	str	r2, [r3, #0]
 8010d04:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010d06:	f107 0308 	add.w	r3, r7, #8
 8010d0a:	2200      	movs	r2, #0
 8010d0c:	601a      	str	r2, [r3, #0]
 8010d0e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010d10:	78fb      	ldrb	r3, [r7, #3]
 8010d12:	1c5a      	adds	r2, r3, #1
 8010d14:	70fa      	strb	r2, [r7, #3]
 8010d16:	461a      	mov	r2, r3
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	4413      	add	r3, r2
 8010d1c:	781b      	ldrb	r3, [r3, #0]
 8010d1e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010d20:	78fb      	ldrb	r3, [r7, #3]
 8010d22:	1c5a      	adds	r2, r3, #1
 8010d24:	70fa      	strb	r2, [r7, #3]
 8010d26:	461a      	mov	r2, r3
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	4413      	add	r3, r2
 8010d2c:	781b      	ldrb	r3, [r3, #0]
 8010d2e:	021a      	lsls	r2, r3, #8
 8010d30:	69bb      	ldr	r3, [r7, #24]
 8010d32:	4313      	orrs	r3, r2
 8010d34:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8010d36:	78fb      	ldrb	r3, [r7, #3]
 8010d38:	1c5a      	adds	r2, r3, #1
 8010d3a:	70fa      	strb	r2, [r7, #3]
 8010d3c:	461a      	mov	r2, r3
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	4413      	add	r3, r2
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	041a      	lsls	r2, r3, #16
 8010d46:	69bb      	ldr	r3, [r7, #24]
 8010d48:	4313      	orrs	r3, r2
 8010d4a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8010d4c:	78fb      	ldrb	r3, [r7, #3]
 8010d4e:	1c5a      	adds	r2, r3, #1
 8010d50:	70fa      	strb	r2, [r7, #3]
 8010d52:	461a      	mov	r2, r3
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	4413      	add	r3, r2
 8010d58:	781b      	ldrb	r3, [r3, #0]
 8010d5a:	061a      	lsls	r2, r3, #24
 8010d5c:	69bb      	ldr	r3, [r7, #24]
 8010d5e:	4313      	orrs	r3, r2
 8010d60:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8010d62:	78fb      	ldrb	r3, [r7, #3]
 8010d64:	1c5a      	adds	r2, r3, #1
 8010d66:	70fa      	strb	r2, [r7, #3]
 8010d68:	461a      	mov	r2, r3
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	4413      	add	r3, r2
 8010d6e:	781b      	ldrb	r3, [r3, #0]
 8010d70:	b21b      	sxth	r3, r3
 8010d72:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8010d74:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8010d78:	461a      	mov	r2, r3
 8010d7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010d7e:	fb02 f303 	mul.w	r3, r2, r3
 8010d82:	121b      	asrs	r3, r3, #8
 8010d84:	b21b      	sxth	r3, r3
 8010d86:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8010d88:	f107 0310 	add.w	r3, r7, #16
 8010d8c:	f107 0218 	add.w	r2, r7, #24
 8010d90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010d94:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8010d98:	693a      	ldr	r2, [r7, #16]
 8010d9a:	4b94      	ldr	r3, [pc, #592]	@ (8010fec <ProcessMacCommands+0x944>)
 8010d9c:	4413      	add	r3, r2
 8010d9e:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8010da0:	f107 0308 	add.w	r3, r7, #8
 8010da4:	4618      	mov	r0, r3
 8010da6:	f00d fd13 	bl	801e7d0 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8010daa:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8010dae:	4b90      	ldr	r3, [pc, #576]	@ (8010ff0 <ProcessMacCommands+0x948>)
 8010db0:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010db4:	9200      	str	r2, [sp, #0]
 8010db6:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 8010dba:	f107 0210 	add.w	r2, r7, #16
 8010dbe:	ca06      	ldmia	r2, {r1, r2}
 8010dc0:	f00d fc9f 	bl	801e702 <SysTimeSub>
 8010dc4:	f107 0010 	add.w	r0, r7, #16
 8010dc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010dca:	9300      	str	r3, [sp, #0]
 8010dcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dce:	f107 0208 	add.w	r2, r7, #8
 8010dd2:	ca06      	ldmia	r2, {r1, r2}
 8010dd4:	f00d fc5c 	bl	801e690 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8010dd8:	f107 0310 	add.w	r3, r7, #16
 8010ddc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010de0:	f00d fcc8 	bl	801e774 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010de4:	f002 ff81 	bl	8013cea <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8010de8:	4b81      	ldr	r3, [pc, #516]	@ (8010ff0 <ProcessMacCommands+0x948>)
 8010dea:	2201      	movs	r2, #1
 8010dec:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8010df0:	e0ea      	b.n	8010fc8 <ProcessMacCommands+0x920>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8010df2:	200d      	movs	r0, #13
 8010df4:	f003 fbf8 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 8010df8:	4603      	mov	r3, r0
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	f000 80e6 	beq.w	8010fcc <ProcessMacCommands+0x924>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8010e00:	210d      	movs	r1, #13
 8010e02:	2000      	movs	r0, #0
 8010e04:	f003 fb64 	bl	80144d0 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010e08:	4b79      	ldr	r3, [pc, #484]	@ (8010ff0 <ProcessMacCommands+0x948>)
 8010e0a:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8010e0e:	2b04      	cmp	r3, #4
 8010e10:	f000 80dc 	beq.w	8010fcc <ProcessMacCommands+0x924>
 8010e14:	4b76      	ldr	r3, [pc, #472]	@ (8010ff0 <ProcessMacCommands+0x948>)
 8010e16:	f893 3480 	ldrb.w	r3, [r3, #1152]	@ 0x480
 8010e1a:	2b05      	cmp	r3, #5
 8010e1c:	f000 80d6 	beq.w	8010fcc <ProcessMacCommands+0x924>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8010e20:	f002 ff44 	bl	8013cac <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010e24:	e0d2      	b.n	8010fcc <ProcessMacCommands+0x924>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010e26:	2303      	movs	r3, #3
 8010e28:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8010e30:	78fb      	ldrb	r3, [r7, #3]
 8010e32:	1c5a      	adds	r2, r3, #1
 8010e34:	70fa      	strb	r2, [r7, #3]
 8010e36:	461a      	mov	r2, r3
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	4413      	add	r3, r2
 8010e3c:	781b      	ldrb	r3, [r3, #0]
 8010e3e:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010e40:	78fb      	ldrb	r3, [r7, #3]
 8010e42:	1c5a      	adds	r2, r3, #1
 8010e44:	70fa      	strb	r2, [r7, #3]
 8010e46:	461a      	mov	r2, r3
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	4413      	add	r3, r2
 8010e4c:	781b      	ldrb	r3, [r3, #0]
 8010e4e:	021b      	lsls	r3, r3, #8
 8010e50:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010e52:	4313      	orrs	r3, r2
 8010e54:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010e56:	78fb      	ldrb	r3, [r7, #3]
 8010e58:	1c5a      	adds	r2, r3, #1
 8010e5a:	70fa      	strb	r2, [r7, #3]
 8010e5c:	461a      	mov	r2, r3
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	4413      	add	r3, r2
 8010e62:	781b      	ldrb	r3, [r3, #0]
 8010e64:	041b      	lsls	r3, r3, #16
 8010e66:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010e68:	4313      	orrs	r3, r2
 8010e6a:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8010e6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010e6e:	2264      	movs	r2, #100	@ 0x64
 8010e70:	fb02 f303 	mul.w	r3, r2, r3
 8010e74:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8010e76:	78fb      	ldrb	r3, [r7, #3]
 8010e78:	1c5a      	adds	r2, r3, #1
 8010e7a:	70fa      	strb	r2, [r7, #3]
 8010e7c:	461a      	mov	r2, r3
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	4413      	add	r3, r2
 8010e82:	781b      	ldrb	r3, [r3, #0]
 8010e84:	f003 030f 	and.w	r3, r3, #15
 8010e88:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8010e8c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8010e90:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8010e92:	4618      	mov	r0, r3
 8010e94:	f002 ff10 	bl	8013cb8 <LoRaMacClassBPingSlotChannelReq>
 8010e98:	4603      	mov	r3, r0
 8010e9a:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8010e9e:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8010ea2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8010ea6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010eaa:	2201      	movs	r2, #1
 8010eac:	4619      	mov	r1, r3
 8010eae:	2011      	movs	r0, #17
 8010eb0:	f003 f862 	bl	8013f78 <LoRaMacCommandsAddCmd>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
#endif /* LORAMAC_VERSION */
                break;
 8010eb4:	e08d      	b.n	8010fd2 <ProcessMacCommands+0x92a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010eb6:	200e      	movs	r0, #14
 8010eb8:	f003 fb96 	bl	80145e8 <LoRaMacConfirmQueueIsCmdActive>
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	f000 8086 	beq.w	8010fd0 <ProcessMacCommands+0x928>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8010ec4:	210e      	movs	r1, #14
 8010ec6:	2000      	movs	r0, #0
 8010ec8:	f003 fb02 	bl	80144d0 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010ecc:	2300      	movs	r3, #0
 8010ece:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010ed8:	78fb      	ldrb	r3, [r7, #3]
 8010eda:	1c5a      	adds	r2, r3, #1
 8010edc:	70fa      	strb	r2, [r7, #3]
 8010ede:	461a      	mov	r2, r3
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	4413      	add	r3, r2
 8010ee4:	781b      	ldrb	r3, [r3, #0]
 8010ee6:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010eea:	78fb      	ldrb	r3, [r7, #3]
 8010eec:	1c5a      	adds	r2, r3, #1
 8010eee:	70fa      	strb	r2, [r7, #3]
 8010ef0:	461a      	mov	r2, r3
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	4413      	add	r3, r2
 8010ef6:	781b      	ldrb	r3, [r3, #0]
 8010ef8:	021b      	lsls	r3, r3, #8
 8010efa:	b21a      	sxth	r2, r3
 8010efc:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8010f00:	4313      	orrs	r3, r2
 8010f02:	b21b      	sxth	r3, r3
 8010f04:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010f08:	78fb      	ldrb	r3, [r7, #3]
 8010f0a:	1c5a      	adds	r2, r3, #1
 8010f0c:	70fa      	strb	r2, [r7, #3]
 8010f0e:	461a      	mov	r2, r3
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	4413      	add	r3, r2
 8010f14:	781b      	ldrb	r3, [r3, #0]
 8010f16:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010f1a:	4b36      	ldr	r3, [pc, #216]	@ (8010ff4 <ProcessMacCommands+0x94c>)
 8010f1c:	681a      	ldr	r2, [r3, #0]
 8010f1e:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8010f22:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8010f26:	4618      	mov	r0, r3
 8010f28:	f002 fed2 	bl	8013cd0 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8010f2c:	e050      	b.n	8010fd0 <ProcessMacCommands+0x928>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8010f2e:	2300      	movs	r3, #0
 8010f30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8010f34:	78fb      	ldrb	r3, [r7, #3]
 8010f36:	1c5a      	adds	r2, r3, #1
 8010f38:	70fa      	strb	r2, [r7, #3]
 8010f3a:	461a      	mov	r2, r3
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	4413      	add	r3, r2
 8010f40:	781b      	ldrb	r3, [r3, #0]
 8010f42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010f46:	78fb      	ldrb	r3, [r7, #3]
 8010f48:	1c5a      	adds	r2, r3, #1
 8010f4a:	70fa      	strb	r2, [r7, #3]
 8010f4c:	461a      	mov	r2, r3
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	4413      	add	r3, r2
 8010f52:	781b      	ldrb	r3, [r3, #0]
 8010f54:	021b      	lsls	r3, r3, #8
 8010f56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010f5a:	4313      	orrs	r3, r2
 8010f5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010f60:	78fb      	ldrb	r3, [r7, #3]
 8010f62:	1c5a      	adds	r2, r3, #1
 8010f64:	70fa      	strb	r2, [r7, #3]
 8010f66:	461a      	mov	r2, r3
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	4413      	add	r3, r2
 8010f6c:	781b      	ldrb	r3, [r3, #0]
 8010f6e:	041b      	lsls	r3, r3, #16
 8010f70:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010f74:	4313      	orrs	r3, r2
 8010f76:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8010f7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010f7e:	2264      	movs	r2, #100	@ 0x64
 8010f80:	fb02 f303 	mul.w	r3, r2, r3
 8010f84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8010f88:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8010f8c:	f002 feb3 	bl	8013cf6 <LoRaMacClassBBeaconFreqReq>
 8010f90:	4603      	mov	r3, r0
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d003      	beq.n	8010f9e <ProcessMacCommands+0x8f6>
                    {
                        macCmdPayload[0] = 1;
 8010f96:	2301      	movs	r3, #1
 8010f98:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8010f9c:	e002      	b.n	8010fa4 <ProcessMacCommands+0x8fc>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8010f9e:	2300      	movs	r3, #0
 8010fa0:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8010fa4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010fa8:	2201      	movs	r2, #1
 8010faa:	4619      	mov	r1, r3
 8010fac:	2013      	movs	r0, #19
 8010fae:	f002 ffe3 	bl	8013f78 <LoRaMacCommandsAddCmd>
                }
                break;
 8010fb2:	e00e      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fb4:	bf00      	nop
 8010fb6:	e00c      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fb8:	bf00      	nop
 8010fba:	e00a      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fbc:	bf00      	nop
 8010fbe:	e008      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fc0:	bf00      	nop
 8010fc2:	e006      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fc4:	bf00      	nop
 8010fc6:	e004      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fc8:	bf00      	nop
 8010fca:	e002      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fcc:	bf00      	nop
 8010fce:	e000      	b.n	8010fd2 <ProcessMacCommands+0x92a>
                break;
 8010fd0:	bf00      	nop
    while( macIndex < commandsSize )
 8010fd2:	78fa      	ldrb	r2, [r7, #3]
 8010fd4:	78bb      	ldrb	r3, [r7, #2]
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	f4ff ab7e 	bcc.w	80106d8 <ProcessMacCommands+0x30>
 8010fdc:	e002      	b.n	8010fe4 <ProcessMacCommands+0x93c>
            return;
 8010fde:	bf00      	nop
 8010fe0:	e000      	b.n	8010fe4 <ProcessMacCommands+0x93c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8010fe2:	bf00      	nop
        }
    }
}
 8010fe4:	378c      	adds	r7, #140	@ 0x8c
 8010fe6:	46bd      	mov	sp, r7
 8010fe8:	bd90      	pop	{r4, r7, pc}
 8010fea:	bf00      	nop
 8010fec:	12d53d80 	.word	0x12d53d80
 8010ff0:	20000bbc 	.word	0x20000bbc
 8010ff4:	20001fbc 	.word	0x20001fbc

08010ff8 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b08e      	sub	sp, #56	@ 0x38
 8010ffc:	af02      	add	r7, sp, #8
 8010ffe:	60f8      	str	r0, [r7, #12]
 8011000:	607a      	str	r2, [r7, #4]
 8011002:	461a      	mov	r2, r3
 8011004:	460b      	mov	r3, r1
 8011006:	72fb      	strb	r3, [r7, #11]
 8011008:	4613      	mov	r3, r2
 801100a:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801100c:	2303      	movs	r3, #3
 801100e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011012:	4b65      	ldr	r3, [pc, #404]	@ (80111a8 <Send+0x1b0>)
 8011014:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8011018:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 801101c:	4b62      	ldr	r3, [pc, #392]	@ (80111a8 <Send+0x1b0>)
 801101e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011022:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011026:	4b60      	ldr	r3, [pc, #384]	@ (80111a8 <Send+0x1b0>)
 8011028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801102a:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 801102c:	4b5e      	ldr	r3, [pc, #376]	@ (80111a8 <Send+0x1b0>)
 801102e:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 8011032:	2b00      	cmp	r3, #0
 8011034:	d101      	bne.n	801103a <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8011036:	2307      	movs	r3, #7
 8011038:	e0b1      	b.n	801119e <Send+0x1a6>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 801103a:	4b5b      	ldr	r3, [pc, #364]	@ (80111a8 <Send+0x1b0>)
 801103c:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8011040:	2b00      	cmp	r3, #0
 8011042:	d102      	bne.n	801104a <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011044:	4b58      	ldr	r3, [pc, #352]	@ (80111a8 <Send+0x1b0>)
 8011046:	2200      	movs	r2, #0
 8011048:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 801104a:	2300      	movs	r3, #0
 801104c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8011050:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011054:	f36f 0303 	bfc	r3, #0, #4
 8011058:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 801105c:	4b52      	ldr	r3, [pc, #328]	@ (80111a8 <Send+0x1b0>)
 801105e:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8011062:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011066:	f362 13c7 	bfi	r3, r2, #7, #1
 801106a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801106e:	4b4e      	ldr	r3, [pc, #312]	@ (80111a8 <Send+0x1b0>)
 8011070:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011074:	2b01      	cmp	r3, #1
 8011076:	d106      	bne.n	8011086 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8011078:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801107c:	f043 0310 	orr.w	r3, r3, #16
 8011080:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011084:	e005      	b.n	8011092 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8011086:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801108a:	f36f 1304 	bfc	r3, #4, #1
 801108e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 8011092:	4b45      	ldr	r3, [pc, #276]	@ (80111a8 <Send+0x1b0>)
 8011094:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8011098:	2b00      	cmp	r3, #0
 801109a:	d005      	beq.n	80110a8 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 801109c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80110a0:	f043 0320 	orr.w	r3, r3, #32
 80110a4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 80110a8:	2301      	movs	r3, #1
 80110aa:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 80110ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80110b0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80110b4:	b2db      	uxtb	r3, r3
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	bf14      	ite	ne
 80110ba:	2301      	movne	r3, #1
 80110bc:	2300      	moveq	r3, #0
 80110be:	b2db      	uxtb	r3, r3
 80110c0:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80110c2:	4b39      	ldr	r3, [pc, #228]	@ (80111a8 <Send+0x1b0>)
 80110c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110c6:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80110c8:	4b37      	ldr	r3, [pc, #220]	@ (80111a8 <Send+0x1b0>)
 80110ca:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80110ce:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80110d0:	4b35      	ldr	r3, [pc, #212]	@ (80111a8 <Send+0x1b0>)
 80110d2:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80110d6:	847b      	strh	r3, [r7, #34]	@ 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80110d8:	4b33      	ldr	r3, [pc, #204]	@ (80111a8 <Send+0x1b0>)
 80110da:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80110de:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80110e2:	4b31      	ldr	r3, [pc, #196]	@ (80111a8 <Send+0x1b0>)
 80110e4:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80110e8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80110ec:	4b2e      	ldr	r3, [pc, #184]	@ (80111a8 <Send+0x1b0>)
 80110ee:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80110f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 80110f6:	4b2c      	ldr	r3, [pc, #176]	@ (80111a8 <Send+0x1b0>)
 80110f8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80110fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
 8011100:	4b29      	ldr	r3, [pc, #164]	@ (80111a8 <Send+0x1b0>)
 8011102:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8011106:	617b      	str	r3, [r7, #20]
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8011108:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801110c:	f107 0014 	add.w	r0, r7, #20
 8011110:	4a26      	ldr	r2, [pc, #152]	@ (80111ac <Send+0x1b4>)
 8011112:	4927      	ldr	r1, [pc, #156]	@ (80111b0 <Send+0x1b8>)
 8011114:	f002 fd0a 	bl	8013b2c <LoRaMacAdrCalcNext>
 8011118:	4603      	mov	r3, r0
 801111a:	461a      	mov	r2, r3
 801111c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011120:	f362 1386 	bfi	r3, r2, #6, #1
 8011124:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8011128:	7afa      	ldrb	r2, [r7, #11]
 801112a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 801112e:	893b      	ldrh	r3, [r7, #8]
 8011130:	9300      	str	r3, [sp, #0]
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	68f8      	ldr	r0, [r7, #12]
 8011136:	f000 fc5d 	bl	80119f4 <PrepareFrame>
 801113a:	4603      	mov	r3, r0
 801113c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8011140:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011144:	2b00      	cmp	r3, #0
 8011146:	d003      	beq.n	8011150 <Send+0x158>
 8011148:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801114c:	2b0a      	cmp	r3, #10
 801114e:	d107      	bne.n	8011160 <Send+0x168>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8011150:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8011154:	4618      	mov	r0, r3
 8011156:	f000 f961 	bl	801141c <ScheduleTx>
 801115a:	4603      	mov	r3, r0
 801115c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8011160:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011164:	2b00      	cmp	r3, #0
 8011166:	d00a      	beq.n	801117e <Send+0x186>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8011168:	4a0f      	ldr	r2, [pc, #60]	@ (80111a8 <Send+0x1b0>)
 801116a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801116e:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8011172:	4a0d      	ldr	r2, [pc, #52]	@ (80111a8 <Send+0x1b0>)
 8011174:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8011178:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 801117c:	e00d      	b.n	801119a <Send+0x1a2>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 801117e:	4b0a      	ldr	r3, [pc, #40]	@ (80111a8 <Send+0x1b0>)
 8011180:	2200      	movs	r2, #0
 8011182:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8011186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011188:	4a07      	ldr	r2, [pc, #28]	@ (80111a8 <Send+0x1b0>)
 801118a:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801118c:	f002 ff9a 	bl	80140c4 <LoRaMacCommandsRemoveNoneStickyCmds>
 8011190:	4603      	mov	r3, r0
 8011192:	2b00      	cmp	r3, #0
 8011194:	d001      	beq.n	801119a <Send+0x1a2>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011196:	2313      	movs	r3, #19
 8011198:	e001      	b.n	801119e <Send+0x1a6>
        }
    }
    return status;
 801119a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801119e:	4618      	mov	r0, r3
 80111a0:	3730      	adds	r7, #48	@ 0x30
 80111a2:	46bd      	mov	sp, r7
 80111a4:	bd80      	pop	{r7, pc}
 80111a6:	bf00      	nop
 80111a8:	200010c4 	.word	0x200010c4
 80111ac:	200010fc 	.word	0x200010fc
 80111b0:	200010fd 	.word	0x200010fd

080111b4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b084      	sub	sp, #16
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	4603      	mov	r3, r0
 80111bc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80111be:	2300      	movs	r3, #0
 80111c0:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80111c2:	2300      	movs	r3, #0
 80111c4:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 80111c6:	2301      	movs	r3, #1
 80111c8:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 80111ca:	79fb      	ldrb	r3, [r7, #7]
 80111cc:	2bff      	cmp	r3, #255	@ 0xff
 80111ce:	d11f      	bne.n	8011210 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 80111d0:	2000      	movs	r0, #0
 80111d2:	f7ff f931 	bl	8010438 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80111d6:	4b15      	ldr	r3, [pc, #84]	@ (801122c <SendReJoinReq+0x78>)
 80111d8:	2200      	movs	r2, #0
 80111da:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80111de:	4b13      	ldr	r3, [pc, #76]	@ (801122c <SendReJoinReq+0x78>)
 80111e0:	4a13      	ldr	r2, [pc, #76]	@ (8011230 <SendReJoinReq+0x7c>)
 80111e2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80111e6:	4b11      	ldr	r3, [pc, #68]	@ (801122c <SendReJoinReq+0x78>)
 80111e8:	22ff      	movs	r2, #255	@ 0xff
 80111ea:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80111ee:	7b3b      	ldrb	r3, [r7, #12]
 80111f0:	f36f 1347 	bfc	r3, #5, #3
 80111f4:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80111f6:	7b3a      	ldrb	r2, [r7, #12]
 80111f8:	4b0c      	ldr	r3, [pc, #48]	@ (801122c <SendReJoinReq+0x78>)
 80111fa:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 80111fe:	480d      	ldr	r0, [pc, #52]	@ (8011234 <SendReJoinReq+0x80>)
 8011200:	f7fc fa20 	bl	800d644 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8011204:	480c      	ldr	r0, [pc, #48]	@ (8011238 <SendReJoinReq+0x84>)
 8011206:	f7fc f9ed 	bl	800d5e4 <SecureElementGetDevEui>

            allowDelayedTx = false;
 801120a:	2300      	movs	r3, #0
 801120c:	73fb      	strb	r3, [r7, #15]

            break;
 801120e:	e002      	b.n	8011216 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011210:	2302      	movs	r3, #2
 8011212:	73bb      	strb	r3, [r7, #14]
            break;
 8011214:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8011216:	7bfb      	ldrb	r3, [r7, #15]
 8011218:	4618      	mov	r0, r3
 801121a:	f000 f8ff 	bl	801141c <ScheduleTx>
 801121e:	4603      	mov	r3, r0
 8011220:	73bb      	strb	r3, [r7, #14]
    return status;
 8011222:	7bbb      	ldrb	r3, [r7, #14]
}
 8011224:	4618      	mov	r0, r3
 8011226:	3710      	adds	r7, #16
 8011228:	46bd      	mov	sp, r7
 801122a:	bd80      	pop	{r7, pc}
 801122c:	20000bbc 	.word	0x20000bbc
 8011230:	20000bbe 	.word	0x20000bbe
 8011234:	20000cca 	.word	0x20000cca
 8011238:	20000cd2 	.word	0x20000cd2

0801123c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 801123c:	b580      	push	{r7, lr}
 801123e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8011240:	f002 fce3 	bl	8013c0a <LoRaMacClassBIsBeaconExpected>
 8011244:	4603      	mov	r3, r0
 8011246:	2b00      	cmp	r3, #0
 8011248:	d001      	beq.n	801124e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 801124a:	230e      	movs	r3, #14
 801124c:	e013      	b.n	8011276 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801124e:	4b0b      	ldr	r3, [pc, #44]	@ (801127c <CheckForClassBCollision+0x40>)
 8011250:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011254:	2b01      	cmp	r3, #1
 8011256:	d10d      	bne.n	8011274 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8011258:	f002 fcde 	bl	8013c18 <LoRaMacClassBIsPingExpected>
 801125c:	4603      	mov	r3, r0
 801125e:	2b00      	cmp	r3, #0
 8011260:	d001      	beq.n	8011266 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8011262:	230f      	movs	r3, #15
 8011264:	e007      	b.n	8011276 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011266:	f002 fcde 	bl	8013c26 <LoRaMacClassBIsMulticastExpected>
 801126a:	4603      	mov	r3, r0
 801126c:	2b00      	cmp	r3, #0
 801126e:	d001      	beq.n	8011274 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8011270:	230f      	movs	r3, #15
 8011272:	e000      	b.n	8011276 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8011274:	2300      	movs	r3, #0
}
 8011276:	4618      	mov	r0, r3
 8011278:	bd80      	pop	{r7, pc}
 801127a:	bf00      	nop
 801127c:	200010c4 	.word	0x200010c4

08011280 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8011280:	b590      	push	{r4, r7, lr}
 8011282:	b083      	sub	sp, #12
 8011284:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011286:	4b2d      	ldr	r3, [pc, #180]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 8011288:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 801128c:	4b2b      	ldr	r3, [pc, #172]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 801128e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011292:	4b2a      	ldr	r3, [pc, #168]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 8011294:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8011298:	4b28      	ldr	r3, [pc, #160]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 801129a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801129e:	4b27      	ldr	r3, [pc, #156]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112a0:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80112a4:	b25b      	sxtb	r3, r3
 80112a6:	f004 fef3 	bl	8016090 <RegionApplyDrOffset>
 80112aa:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80112ac:	b259      	sxtb	r1, r3
 80112ae:	4b23      	ldr	r3, [pc, #140]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112b0:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80112b4:	4b21      	ldr	r3, [pc, #132]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80112b8:	4821      	ldr	r0, [pc, #132]	@ (8011340 <ComputeRxWindowParameters+0xc0>)
 80112ba:	9000      	str	r0, [sp, #0]
 80112bc:	4620      	mov	r0, r4
 80112be:	f004 fd1a 	bl	8015cf6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80112c2:	4b1e      	ldr	r3, [pc, #120]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112c4:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 80112c8:	4b1c      	ldr	r3, [pc, #112]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112ca:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80112ce:	b259      	sxtb	r1, r3
 80112d0:	4b1a      	ldr	r3, [pc, #104]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112d2:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80112d6:	4b19      	ldr	r3, [pc, #100]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80112da:	4c1a      	ldr	r4, [pc, #104]	@ (8011344 <ComputeRxWindowParameters+0xc4>)
 80112dc:	9400      	str	r4, [sp, #0]
 80112de:	f004 fd0a 	bl	8015cf6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80112e2:	4b16      	ldr	r3, [pc, #88]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80112e6:	4a18      	ldr	r2, [pc, #96]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 80112e8:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 80112ec:	4413      	add	r3, r2
 80112ee:	4a16      	ldr	r2, [pc, #88]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 80112f0:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80112f4:	4b11      	ldr	r3, [pc, #68]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 80112f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80112f8:	4a13      	ldr	r2, [pc, #76]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 80112fa:	f8d2 23d8 	ldr.w	r2, [r2, #984]	@ 0x3d8
 80112fe:	4413      	add	r3, r2
 8011300:	4a11      	ldr	r2, [pc, #68]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 8011302:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8011306:	4b10      	ldr	r3, [pc, #64]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 8011308:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 801130c:	2b04      	cmp	r3, #4
 801130e:	d011      	beq.n	8011334 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011310:	4b0a      	ldr	r3, [pc, #40]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 8011312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011314:	4a0c      	ldr	r2, [pc, #48]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 8011316:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801131a:	4413      	add	r3, r2
 801131c:	4a0a      	ldr	r2, [pc, #40]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 801131e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011322:	4b06      	ldr	r3, [pc, #24]	@ (801133c <ComputeRxWindowParameters+0xbc>)
 8011324:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011326:	4a08      	ldr	r2, [pc, #32]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 8011328:	f8d2 23d8 	ldr.w	r2, [r2, #984]	@ 0x3d8
 801132c:	4413      	add	r3, r2
 801132e:	4a06      	ldr	r2, [pc, #24]	@ (8011348 <ComputeRxWindowParameters+0xc8>)
 8011330:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8011334:	bf00      	nop
 8011336:	3704      	adds	r7, #4
 8011338:	46bd      	mov	sp, r7
 801133a:	bd90      	pop	{r4, r7, pc}
 801133c:	200010c4 	.word	0x200010c4
 8011340:	20000f74 	.word	0x20000f74
 8011344:	20000f88 	.word	0x20000f88
 8011348:	20000bbc 	.word	0x20000bbc

0801134c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b082      	sub	sp, #8
 8011350:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8011352:	2300      	movs	r3, #0
 8011354:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8011356:	4b13      	ldr	r3, [pc, #76]	@ (80113a4 <VerifyTxFrame+0x58>)
 8011358:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 801135c:	2b00      	cmp	r3, #0
 801135e:	d01b      	beq.n	8011398 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011360:	1d3b      	adds	r3, r7, #4
 8011362:	4618      	mov	r0, r3
 8011364:	f002 fefe 	bl	8014164 <LoRaMacCommandsGetSizeSerializedCmds>
 8011368:	4603      	mov	r3, r0
 801136a:	2b00      	cmp	r3, #0
 801136c:	d001      	beq.n	8011372 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801136e:	2313      	movs	r3, #19
 8011370:	e013      	b.n	801139a <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8011372:	4b0d      	ldr	r3, [pc, #52]	@ (80113a8 <VerifyTxFrame+0x5c>)
 8011374:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011378:	4a0a      	ldr	r2, [pc, #40]	@ (80113a4 <VerifyTxFrame+0x58>)
 801137a:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 801137e:	687a      	ldr	r2, [r7, #4]
 8011380:	b2d2      	uxtb	r2, r2
 8011382:	4618      	mov	r0, r3
 8011384:	f7ff f968 	bl	8010658 <ValidatePayloadLength>
 8011388:	4603      	mov	r3, r0
 801138a:	f083 0301 	eor.w	r3, r3, #1
 801138e:	b2db      	uxtb	r3, r3
 8011390:	2b00      	cmp	r3, #0
 8011392:	d001      	beq.n	8011398 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8011394:	2308      	movs	r3, #8
 8011396:	e000      	b.n	801139a <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8011398:	2300      	movs	r3, #0
}
 801139a:	4618      	mov	r0, r3
 801139c:	3708      	adds	r7, #8
 801139e:	46bd      	mov	sp, r7
 80113a0:	bd80      	pop	{r7, pc}
 80113a2:	bf00      	nop
 80113a4:	200010c4 	.word	0x200010c4
 80113a8:	20000bbc 	.word	0x20000bbc

080113ac <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	b082      	sub	sp, #8
 80113b0:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 80113b2:	4b18      	ldr	r3, [pc, #96]	@ (8011414 <SerializeTxFrame+0x68>)
 80113b4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d002      	beq.n	80113c2 <SerializeTxFrame+0x16>
 80113bc:	2b04      	cmp	r3, #4
 80113be:	d011      	beq.n	80113e4 <SerializeTxFrame+0x38>
 80113c0:	e021      	b.n	8011406 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80113c2:	4815      	ldr	r0, [pc, #84]	@ (8011418 <SerializeTxFrame+0x6c>)
 80113c4:	f004 fa28 	bl	8015818 <LoRaMacSerializerJoinRequest>
 80113c8:	4603      	mov	r3, r0
 80113ca:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80113cc:	79fb      	ldrb	r3, [r7, #7]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d001      	beq.n	80113d6 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80113d2:	2311      	movs	r3, #17
 80113d4:	e01a      	b.n	801140c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80113d6:	4b0f      	ldr	r3, [pc, #60]	@ (8011414 <SerializeTxFrame+0x68>)
 80113d8:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80113dc:	461a      	mov	r2, r3
 80113de:	4b0d      	ldr	r3, [pc, #52]	@ (8011414 <SerializeTxFrame+0x68>)
 80113e0:	801a      	strh	r2, [r3, #0]
            break;
 80113e2:	e012      	b.n	801140a <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80113e4:	480c      	ldr	r0, [pc, #48]	@ (8011418 <SerializeTxFrame+0x6c>)
 80113e6:	f004 fa99 	bl	801591c <LoRaMacSerializerData>
 80113ea:	4603      	mov	r3, r0
 80113ec:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80113ee:	79fb      	ldrb	r3, [r7, #7]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d001      	beq.n	80113f8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80113f4:	2311      	movs	r3, #17
 80113f6:	e009      	b.n	801140c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80113f8:	4b06      	ldr	r3, [pc, #24]	@ (8011414 <SerializeTxFrame+0x68>)
 80113fa:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80113fe:	461a      	mov	r2, r3
 8011400:	4b04      	ldr	r3, [pc, #16]	@ (8011414 <SerializeTxFrame+0x68>)
 8011402:	801a      	strh	r2, [r3, #0]
            break;
 8011404:	e001      	b.n	801140a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8011406:	2303      	movs	r3, #3
 8011408:	e000      	b.n	801140c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 801140a:	2300      	movs	r3, #0
}
 801140c:	4618      	mov	r0, r3
 801140e:	3708      	adds	r7, #8
 8011410:	46bd      	mov	sp, r7
 8011412:	bd80      	pop	{r7, pc}
 8011414:	20000bbc 	.word	0x20000bbc
 8011418:	20000cc4 	.word	0x20000cc4

0801141c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b090      	sub	sp, #64	@ 0x40
 8011420:	af02      	add	r7, sp, #8
 8011422:	4603      	mov	r3, r0
 8011424:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011426:	2303      	movs	r3, #3
 8011428:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 801142c:	f7ff ff06 	bl	801123c <CheckForClassBCollision>
 8011430:	4603      	mov	r3, r0
 8011432:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011436:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801143a:	2b00      	cmp	r3, #0
 801143c:	d002      	beq.n	8011444 <ScheduleTx+0x28>
    {
        return status;
 801143e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011442:	e092      	b.n	801156a <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8011444:	f000 f8fe 	bl	8011644 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8011448:	f7ff ffb0 	bl	80113ac <SerializeTxFrame>
 801144c:	4603      	mov	r3, r0
 801144e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8011452:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011456:	2b00      	cmp	r3, #0
 8011458:	d002      	beq.n	8011460 <ScheduleTx+0x44>
    {
        return status;
 801145a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801145e:	e084      	b.n	801156a <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8011460:	4b44      	ldr	r3, [pc, #272]	@ (8011574 <ScheduleTx+0x158>)
 8011462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011464:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011466:	4b43      	ldr	r3, [pc, #268]	@ (8011574 <ScheduleTx+0x158>)
 8011468:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801146c:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 801146e:	4b41      	ldr	r3, [pc, #260]	@ (8011574 <ScheduleTx+0x158>)
 8011470:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8011474:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8011476:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801147a:	4618      	mov	r0, r3
 801147c:	f00d f9e0 	bl	801e840 <SysTimeGetMcuTime>
 8011480:	4638      	mov	r0, r7
 8011482:	4b3c      	ldr	r3, [pc, #240]	@ (8011574 <ScheduleTx+0x158>)
 8011484:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 8011488:	9200      	str	r2, [sp, #0]
 801148a:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 801148e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011492:	ca06      	ldmia	r2, {r1, r2}
 8011494:	f00d f935 	bl	801e702 <SysTimeSub>
 8011498:	f107 0320 	add.w	r3, r7, #32
 801149c:	463a      	mov	r2, r7
 801149e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80114a2:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 80114a6:	4b33      	ldr	r3, [pc, #204]	@ (8011574 <ScheduleTx+0x158>)
 80114a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114aa:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 80114ac:	2300      	movs	r3, #0
 80114ae:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 80114b2:	2301      	movs	r3, #1
 80114b4:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 80114b6:	4b30      	ldr	r3, [pc, #192]	@ (8011578 <ScheduleTx+0x15c>)
 80114b8:	881b      	ldrh	r3, [r3, #0]
 80114ba:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80114bc:	4b2d      	ldr	r3, [pc, #180]	@ (8011574 <ScheduleTx+0x158>)
 80114be:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d104      	bne.n	80114d0 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 80114c6:	2301      	movs	r3, #1
 80114c8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 80114cc:	2300      	movs	r3, #0
 80114ce:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 80114d0:	4b28      	ldr	r3, [pc, #160]	@ (8011574 <ScheduleTx+0x158>)
 80114d2:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80114d6:	f107 0114 	add.w	r1, r7, #20
 80114da:	4b28      	ldr	r3, [pc, #160]	@ (801157c <ScheduleTx+0x160>)
 80114dc:	9300      	str	r3, [sp, #0]
 80114de:	4b28      	ldr	r3, [pc, #160]	@ (8011580 <ScheduleTx+0x164>)
 80114e0:	4a28      	ldr	r2, [pc, #160]	@ (8011584 <ScheduleTx+0x168>)
 80114e2:	f004 fd85 	bl	8015ff0 <RegionNextChannel>
 80114e6:	4603      	mov	r3, r0
 80114e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 80114ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d025      	beq.n	8011540 <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 80114f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80114f8:	2b0b      	cmp	r3, #11
 80114fa:	d11e      	bne.n	801153a <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 80114fc:	4b1e      	ldr	r3, [pc, #120]	@ (8011578 <ScheduleTx+0x15c>)
 80114fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011502:	2b00      	cmp	r3, #0
 8011504:	d01c      	beq.n	8011540 <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8011506:	7bfb      	ldrb	r3, [r7, #15]
 8011508:	2b00      	cmp	r3, #0
 801150a:	d013      	beq.n	8011534 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 801150c:	4b1a      	ldr	r3, [pc, #104]	@ (8011578 <ScheduleTx+0x15c>)
 801150e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011512:	f043 0320 	orr.w	r3, r3, #32
 8011516:	4a18      	ldr	r2, [pc, #96]	@ (8011578 <ScheduleTx+0x15c>)
 8011518:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 801151c:	4b16      	ldr	r3, [pc, #88]	@ (8011578 <ScheduleTx+0x15c>)
 801151e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8011522:	4619      	mov	r1, r3
 8011524:	4818      	ldr	r0, [pc, #96]	@ (8011588 <ScheduleTx+0x16c>)
 8011526:	f00d ff29 	bl	801f37c <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 801152a:	4817      	ldr	r0, [pc, #92]	@ (8011588 <ScheduleTx+0x16c>)
 801152c:	f00d fe48 	bl	801f1c0 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8011530:	2300      	movs	r3, #0
 8011532:	e01a      	b.n	801156a <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8011534:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011538:	e017      	b.n	801156a <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 801153a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801153e:	e014      	b.n	801156a <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8011540:	f7ff fe9e 	bl	8011280 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8011544:	f7ff ff02 	bl	801134c <VerifyTxFrame>
 8011548:	4603      	mov	r3, r0
 801154a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 801154e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011552:	2b00      	cmp	r3, #0
 8011554:	d002      	beq.n	801155c <ScheduleTx+0x140>
    {
        return status;
 8011556:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801155a:	e006      	b.n	801156a <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 801155c:	4b06      	ldr	r3, [pc, #24]	@ (8011578 <ScheduleTx+0x15c>)
 801155e:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 8011562:	4618      	mov	r0, r3
 8011564:	f000 fb60 	bl	8011c28 <SendFrameOnChannel>
 8011568:	4603      	mov	r3, r0
}
 801156a:	4618      	mov	r0, r3
 801156c:	3738      	adds	r7, #56	@ 0x38
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	200010c4 	.word	0x200010c4
 8011578:	20000bbc 	.word	0x20000bbc
 801157c:	200010f4 	.word	0x200010f4
 8011580:	20001040 	.word	0x20001040
 8011584:	20000fcd 	.word	0x20000fcd
 8011588:	20000f24 	.word	0x20000f24

0801158c <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b084      	sub	sp, #16
 8011590:	af00      	add	r7, sp, #0
 8011592:	4603      	mov	r3, r0
 8011594:	460a      	mov	r2, r1
 8011596:	71fb      	strb	r3, [r7, #7]
 8011598:	4613      	mov	r3, r2
 801159a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 801159c:	2313      	movs	r3, #19
 801159e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 80115a0:	2300      	movs	r3, #0
 80115a2:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 80115a4:	4b25      	ldr	r3, [pc, #148]	@ (801163c <SecureFrame+0xb0>)
 80115a6:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d002      	beq.n	80115b4 <SecureFrame+0x28>
 80115ae:	2b04      	cmp	r3, #4
 80115b0:	d011      	beq.n	80115d6 <SecureFrame+0x4a>
 80115b2:	e03b      	b.n	801162c <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80115b4:	4822      	ldr	r0, [pc, #136]	@ (8011640 <SecureFrame+0xb4>)
 80115b6:	f003 fcf9 	bl	8014fac <LoRaMacCryptoPrepareJoinRequest>
 80115ba:	4603      	mov	r3, r0
 80115bc:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80115be:	7bfb      	ldrb	r3, [r7, #15]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d001      	beq.n	80115c8 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80115c4:	2311      	movs	r3, #17
 80115c6:	e034      	b.n	8011632 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80115c8:	4b1c      	ldr	r3, [pc, #112]	@ (801163c <SecureFrame+0xb0>)
 80115ca:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80115ce:	461a      	mov	r2, r3
 80115d0:	4b1a      	ldr	r3, [pc, #104]	@ (801163c <SecureFrame+0xb0>)
 80115d2:	801a      	strh	r2, [r3, #0]
            break;
 80115d4:	e02c      	b.n	8011630 <SecureFrame+0xa4>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80115d6:	f107 0308 	add.w	r3, r7, #8
 80115da:	4618      	mov	r0, r3
 80115dc:	f003 fbf6 	bl	8014dcc <LoRaMacCryptoGetFCntUp>
 80115e0:	4603      	mov	r3, r0
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d001      	beq.n	80115ea <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80115e6:	2312      	movs	r3, #18
 80115e8:	e023      	b.n	8011632 <SecureFrame+0xa6>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 80115ea:	4b14      	ldr	r3, [pc, #80]	@ (801163c <SecureFrame+0xb0>)
 80115ec:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d104      	bne.n	80115fe <SecureFrame+0x72>
 80115f4:	4b11      	ldr	r3, [pc, #68]	@ (801163c <SecureFrame+0xb0>)
 80115f6:	f893 340e 	ldrb.w	r3, [r3, #1038]	@ 0x40e
 80115fa:	2b01      	cmp	r3, #1
 80115fc:	d902      	bls.n	8011604 <SecureFrame+0x78>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 80115fe:	68bb      	ldr	r3, [r7, #8]
 8011600:	3b01      	subs	r3, #1
 8011602:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8011604:	68b8      	ldr	r0, [r7, #8]
 8011606:	79ba      	ldrb	r2, [r7, #6]
 8011608:	79f9      	ldrb	r1, [r7, #7]
 801160a:	4b0d      	ldr	r3, [pc, #52]	@ (8011640 <SecureFrame+0xb4>)
 801160c:	f003 fdfc 	bl	8015208 <LoRaMacCryptoSecureMessage>
 8011610:	4603      	mov	r3, r0
 8011612:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8011614:	7bfb      	ldrb	r3, [r7, #15]
 8011616:	2b00      	cmp	r3, #0
 8011618:	d001      	beq.n	801161e <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801161a:	2311      	movs	r3, #17
 801161c:	e009      	b.n	8011632 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 801161e:	4b07      	ldr	r3, [pc, #28]	@ (801163c <SecureFrame+0xb0>)
 8011620:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8011624:	461a      	mov	r2, r3
 8011626:	4b05      	ldr	r3, [pc, #20]	@ (801163c <SecureFrame+0xb0>)
 8011628:	801a      	strh	r2, [r3, #0]
            break;
 801162a:	e001      	b.n	8011630 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801162c:	2303      	movs	r3, #3
 801162e:	e000      	b.n	8011632 <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 8011630:	2300      	movs	r3, #0
}
 8011632:	4618      	mov	r0, r3
 8011634:	3710      	adds	r7, #16
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}
 801163a:	bf00      	nop
 801163c:	20000bbc 	.word	0x20000bbc
 8011640:	20000cc4 	.word	0x20000cc4

08011644 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8011644:	b480      	push	{r7}
 8011646:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8011648:	4b09      	ldr	r3, [pc, #36]	@ (8011670 <CalculateBackOff+0x2c>)
 801164a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801164c:	2b00      	cmp	r3, #0
 801164e:	d10a      	bne.n	8011666 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8011650:	4b07      	ldr	r3, [pc, #28]	@ (8011670 <CalculateBackOff+0x2c>)
 8011652:	f8b3 311e 	ldrh.w	r3, [r3, #286]	@ 0x11e
 8011656:	3b01      	subs	r3, #1
 8011658:	4a06      	ldr	r2, [pc, #24]	@ (8011674 <CalculateBackOff+0x30>)
 801165a:	f8d2 2414 	ldr.w	r2, [r2, #1044]	@ 0x414
 801165e:	fb02 f303 	mul.w	r3, r2, r3
 8011662:	4a03      	ldr	r2, [pc, #12]	@ (8011670 <CalculateBackOff+0x2c>)
 8011664:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8011666:	bf00      	nop
 8011668:	46bd      	mov	sp, r7
 801166a:	bc80      	pop	{r7}
 801166c:	4770      	bx	lr
 801166e:	bf00      	nop
 8011670:	200010c4 	.word	0x200010c4
 8011674:	20000bbc 	.word	0x20000bbc

08011678 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8011678:	b580      	push	{r7, lr}
 801167a:	b082      	sub	sp, #8
 801167c:	af00      	add	r7, sp, #0
 801167e:	4603      	mov	r3, r0
 8011680:	7139      	strb	r1, [r7, #4]
 8011682:	71fb      	strb	r3, [r7, #7]
 8011684:	4613      	mov	r3, r2
 8011686:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8011688:	79fb      	ldrb	r3, [r7, #7]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d002      	beq.n	8011694 <RemoveMacCommands+0x1c>
 801168e:	79fb      	ldrb	r3, [r7, #7]
 8011690:	2b01      	cmp	r3, #1
 8011692:	d10d      	bne.n	80116b0 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8011694:	79bb      	ldrb	r3, [r7, #6]
 8011696:	2b01      	cmp	r3, #1
 8011698:	d108      	bne.n	80116ac <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 801169a:	793b      	ldrb	r3, [r7, #4]
 801169c:	f003 0320 	and.w	r3, r3, #32
 80116a0:	b2db      	uxtb	r3, r3
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d004      	beq.n	80116b0 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 80116a6:	f002 fd31 	bl	801410c <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 80116aa:	e001      	b.n	80116b0 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 80116ac:	f002 fd2e 	bl	801410c <LoRaMacCommandsRemoveStickyAnsCmds>
}
 80116b0:	bf00      	nop
 80116b2:	3708      	adds	r7, #8
 80116b4:	46bd      	mov	sp, r7
 80116b6:	bd80      	pop	{r7, pc}

080116b8 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 80116b8:	b5b0      	push	{r4, r5, r7, lr}
 80116ba:	b090      	sub	sp, #64	@ 0x40
 80116bc:	af00      	add	r7, sp, #0
 80116be:	4603      	mov	r3, r0
 80116c0:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 80116c2:	79fb      	ldrb	r3, [r7, #7]
 80116c4:	f083 0301 	eor.w	r3, r3, #1
 80116c8:	b2db      	uxtb	r3, r3
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d003      	beq.n	80116d6 <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 80116ce:	4b80      	ldr	r3, [pc, #512]	@ (80118d0 <ResetMacParameters+0x218>)
 80116d0:	2200      	movs	r2, #0
 80116d2:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 80116d6:	4b7e      	ldr	r3, [pc, #504]	@ (80118d0 <ResetMacParameters+0x218>)
 80116d8:	2200      	movs	r2, #0
 80116da:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 80116dc:	4b7d      	ldr	r3, [pc, #500]	@ (80118d4 <ResetMacParameters+0x21c>)
 80116de:	2200      	movs	r2, #0
 80116e0:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
 80116e4:	4b7b      	ldr	r3, [pc, #492]	@ (80118d4 <ResetMacParameters+0x21c>)
 80116e6:	2201      	movs	r2, #1
 80116e8:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
    MacCtx.AckTimeoutRetriesCounter = 1;
 80116ec:	4b79      	ldr	r3, [pc, #484]	@ (80118d4 <ResetMacParameters+0x21c>)
 80116ee:	2201      	movs	r2, #1
 80116f0:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e
    MacCtx.AckTimeoutRetry = false;
 80116f4:	4b77      	ldr	r3, [pc, #476]	@ (80118d4 <ResetMacParameters+0x21c>)
 80116f6:	2200      	movs	r2, #0
 80116f8:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
    MacCtx.ResponseTimeoutStartTime = 0;
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 80116fc:	4b74      	ldr	r3, [pc, #464]	@ (80118d0 <ResetMacParameters+0x218>)
 80116fe:	2200      	movs	r2, #0
 8011700:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8011704:	4b72      	ldr	r3, [pc, #456]	@ (80118d0 <ResetMacParameters+0x218>)
 8011706:	2201      	movs	r2, #1
 8011708:	f8a3 211e 	strh.w	r2, [r3, #286]	@ 0x11e

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801170c:	4b70      	ldr	r3, [pc, #448]	@ (80118d0 <ResetMacParameters+0x218>)
 801170e:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8011712:	4b6f      	ldr	r3, [pc, #444]	@ (80118d0 <ResetMacParameters+0x218>)
 8011714:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011718:	4b6d      	ldr	r3, [pc, #436]	@ (80118d0 <ResetMacParameters+0x218>)
 801171a:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 801171e:	4b6c      	ldr	r3, [pc, #432]	@ (80118d0 <ResetMacParameters+0x218>)
 8011720:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8011724:	4b6a      	ldr	r3, [pc, #424]	@ (80118d0 <ResetMacParameters+0x218>)
 8011726:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 801172a:	4b69      	ldr	r3, [pc, #420]	@ (80118d0 <ResetMacParameters+0x218>)
 801172c:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011730:	4b67      	ldr	r3, [pc, #412]	@ (80118d0 <ResetMacParameters+0x218>)
 8011732:	4a67      	ldr	r2, [pc, #412]	@ (80118d0 <ResetMacParameters+0x218>)
 8011734:	336c      	adds	r3, #108	@ 0x6c
 8011736:	32b4      	adds	r2, #180	@ 0xb4
 8011738:	e892 0003 	ldmia.w	r2, {r0, r1}
 801173c:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011740:	4b63      	ldr	r3, [pc, #396]	@ (80118d0 <ResetMacParameters+0x218>)
 8011742:	4a63      	ldr	r2, [pc, #396]	@ (80118d0 <ResetMacParameters+0x218>)
 8011744:	3374      	adds	r3, #116	@ 0x74
 8011746:	32bc      	adds	r2, #188	@ 0xbc
 8011748:	e892 0003 	ldmia.w	r2, {r0, r1}
 801174c:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8011750:	4b5f      	ldr	r3, [pc, #380]	@ (80118d0 <ResetMacParameters+0x218>)
 8011752:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 8011756:	4b5e      	ldr	r3, [pc, #376]	@ (80118d0 <ResetMacParameters+0x218>)
 8011758:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 801175c:	4b5c      	ldr	r3, [pc, #368]	@ (80118d0 <ResetMacParameters+0x218>)
 801175e:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 8011762:	4b5b      	ldr	r3, [pc, #364]	@ (80118d0 <ResetMacParameters+0x218>)
 8011764:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8011768:	4b59      	ldr	r3, [pc, #356]	@ (80118d0 <ResetMacParameters+0x218>)
 801176a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 801176e:	4a58      	ldr	r2, [pc, #352]	@ (80118d0 <ResetMacParameters+0x218>)
 8011770:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011774:	4b56      	ldr	r3, [pc, #344]	@ (80118d0 <ResetMacParameters+0x218>)
 8011776:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 801177a:	4a55      	ldr	r2, [pc, #340]	@ (80118d0 <ResetMacParameters+0x218>)
 801177c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8011780:	4b53      	ldr	r3, [pc, #332]	@ (80118d0 <ResetMacParameters+0x218>)
 8011782:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8011786:	4b52      	ldr	r3, [pc, #328]	@ (80118d0 <ResetMacParameters+0x218>)
 8011788:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 801178c:	4b50      	ldr	r3, [pc, #320]	@ (80118d0 <ResetMacParameters+0x218>)
 801178e:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8011792:	4b4f      	ldr	r3, [pc, #316]	@ (80118d0 <ResetMacParameters+0x218>)
 8011794:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 8011798:	4b4e      	ldr	r3, [pc, #312]	@ (80118d4 <ResetMacParameters+0x21c>)
 801179a:	2200      	movs	r2, #0
 801179c:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    Nvm.MacGroup1.SrvAckRequested = false;
 80117a0:	4b4b      	ldr	r3, [pc, #300]	@ (80118d0 <ResetMacParameters+0x218>)
 80117a2:	2200      	movs	r2, #0
 80117a4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
    Nvm.MacGroup2.DownlinkReceived = false;
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 80117a8:	4b49      	ldr	r3, [pc, #292]	@ (80118d0 <ResetMacParameters+0x218>)
 80117aa:	2200      	movs	r2, #0
 80117ac:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 80117b0:	4b47      	ldr	r3, [pc, #284]	@ (80118d0 <ResetMacParameters+0x218>)
 80117b2:	2200      	movs	r2, #0
 80117b4:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinType = 0;
 80117b8:	4b45      	ldr	r3, [pc, #276]	@ (80118d0 <ResetMacParameters+0x218>)
 80117ba:	2200      	movs	r2, #0
 80117bc:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 80117c0:	4b43      	ldr	r3, [pc, #268]	@ (80118d0 <ResetMacParameters+0x218>)
 80117c2:	2200      	movs	r2, #0
 80117c4:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 80117c8:	4b41      	ldr	r3, [pc, #260]	@ (80118d0 <ResetMacParameters+0x218>)
 80117ca:	2200      	movs	r2, #0
 80117cc:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 80117d0:	4b3f      	ldr	r3, [pc, #252]	@ (80118d0 <ResetMacParameters+0x218>)
 80117d2:	2200      	movs	r2, #0
 80117d4:	f883 2141 	strb.w	r2, [r3, #321]	@ 0x141
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 80117d8:	4b3d      	ldr	r3, [pc, #244]	@ (80118d0 <ResetMacParameters+0x218>)
 80117da:	2200      	movs	r2, #0
 80117dc:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 80117e0:	4b3b      	ldr	r3, [pc, #236]	@ (80118d0 <ResetMacParameters+0x218>)
 80117e2:	2200      	movs	r2, #0
 80117e4:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80117e8:	2301      	movs	r3, #1
 80117ea:	753b      	strb	r3, [r7, #20]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80117ec:	4b3a      	ldr	r3, [pc, #232]	@ (80118d8 <ResetMacParameters+0x220>)
 80117ee:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80117f0:	4b3a      	ldr	r3, [pc, #232]	@ (80118dc <ResetMacParameters+0x224>)
 80117f2:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80117f4:	4b36      	ldr	r3, [pc, #216]	@ (80118d0 <ResetMacParameters+0x218>)
 80117f6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80117fa:	f107 020c 	add.w	r2, r7, #12
 80117fe:	4611      	mov	r1, r2
 8011800:	4618      	mov	r0, r3
 8011802:	f004 f9e6 	bl	8015bd2 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8011806:	4b33      	ldr	r3, [pc, #204]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011808:	2200      	movs	r2, #0
 801180a:	f883 2411 	strb.w	r2, [r3, #1041]	@ 0x411

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801180e:	4b31      	ldr	r3, [pc, #196]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011810:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 8011814:	4b2f      	ldr	r3, [pc, #188]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011816:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801181a:	4b2d      	ldr	r3, [pc, #180]	@ (80118d0 <ResetMacParameters+0x218>)
 801181c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801181e:	4a2d      	ldr	r2, [pc, #180]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011820:	f8c2 33d0 	str.w	r3, [r2, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011824:	4b2a      	ldr	r3, [pc, #168]	@ (80118d0 <ResetMacParameters+0x218>)
 8011826:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801182a:	4b2a      	ldr	r3, [pc, #168]	@ (80118d4 <ResetMacParameters+0x21c>)
 801182c:	f883 23dc 	strb.w	r2, [r3, #988]	@ 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011830:	4b27      	ldr	r3, [pc, #156]	@ (80118d0 <ResetMacParameters+0x218>)
 8011832:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011836:	4b27      	ldr	r3, [pc, #156]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011838:	f883 23dd 	strb.w	r2, [r3, #989]	@ 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 801183c:	4b25      	ldr	r3, [pc, #148]	@ (80118d4 <ResetMacParameters+0x21c>)
 801183e:	2200      	movs	r2, #0
 8011840:	f883 23de 	strb.w	r2, [r3, #990]	@ 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8011844:	4b23      	ldr	r3, [pc, #140]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011846:	2201      	movs	r2, #1
 8011848:	f883 23df 	strb.w	r2, [r3, #991]	@ 0x3df
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801184c:	4a21      	ldr	r2, [pc, #132]	@ (80118d4 <ResetMacParameters+0x21c>)
 801184e:	4b21      	ldr	r3, [pc, #132]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011850:	f502 7478 	add.w	r4, r2, #992	@ 0x3e0
 8011854:	f503 7573 	add.w	r5, r3, #972	@ 0x3cc
 8011858:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801185a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801185c:	682b      	ldr	r3, [r5, #0]
 801185e:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011860:	4b1c      	ldr	r3, [pc, #112]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011862:	2201      	movs	r2, #1
 8011864:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011868:	4b1a      	ldr	r3, [pc, #104]	@ (80118d4 <ResetMacParameters+0x21c>)
 801186a:	2202      	movs	r2, #2
 801186c:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8011870:	2300      	movs	r3, #0
 8011872:	63bb      	str	r3, [r7, #56]	@ 0x38
    classBCallbacks.MacProcessNotify = NULL;
 8011874:	2300      	movs	r3, #0
 8011876:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if( MacCtx.MacCallbacks != NULL )
 8011878:	4b16      	ldr	r3, [pc, #88]	@ (80118d4 <ResetMacParameters+0x21c>)
 801187a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801187e:	2b00      	cmp	r3, #0
 8011880:	d009      	beq.n	8011896 <ResetMacParameters+0x1de>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8011882:	4b14      	ldr	r3, [pc, #80]	@ (80118d4 <ResetMacParameters+0x21c>)
 8011884:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011888:	685b      	ldr	r3, [r3, #4]
 801188a:	63bb      	str	r3, [r7, #56]	@ 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 801188c:	4b11      	ldr	r3, [pc, #68]	@ (80118d4 <ResetMacParameters+0x21c>)
 801188e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011892:	695b      	ldr	r3, [r3, #20]
 8011894:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011896:	4b12      	ldr	r3, [pc, #72]	@ (80118e0 <ResetMacParameters+0x228>)
 8011898:	61bb      	str	r3, [r7, #24]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 801189a:	4b12      	ldr	r3, [pc, #72]	@ (80118e4 <ResetMacParameters+0x22c>)
 801189c:	61fb      	str	r3, [r7, #28]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801189e:	4b12      	ldr	r3, [pc, #72]	@ (80118e8 <ResetMacParameters+0x230>)
 80118a0:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 80118a2:	4b12      	ldr	r3, [pc, #72]	@ (80118ec <ResetMacParameters+0x234>)
 80118a4:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 80118a6:	4b12      	ldr	r3, [pc, #72]	@ (80118f0 <ResetMacParameters+0x238>)
 80118a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 80118aa:	4b12      	ldr	r3, [pc, #72]	@ (80118f4 <ResetMacParameters+0x23c>)
 80118ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 80118ae:	4b12      	ldr	r3, [pc, #72]	@ (80118f8 <ResetMacParameters+0x240>)
 80118b0:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 80118b2:	4b12      	ldr	r3, [pc, #72]	@ (80118fc <ResetMacParameters+0x244>)
 80118b4:	637b      	str	r3, [r7, #52]	@ 0x34
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 80118b6:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80118ba:	f107 0318 	add.w	r3, r7, #24
 80118be:	4a10      	ldr	r2, [pc, #64]	@ (8011900 <ResetMacParameters+0x248>)
 80118c0:	4618      	mov	r0, r3
 80118c2:	f002 f94b 	bl	8013b5c <LoRaMacClassBInit>
}
 80118c6:	bf00      	nop
 80118c8:	3740      	adds	r7, #64	@ 0x40
 80118ca:	46bd      	mov	sp, r7
 80118cc:	bdb0      	pop	{r4, r5, r7, pc}
 80118ce:	bf00      	nop
 80118d0:	200010c4 	.word	0x200010c4
 80118d4:	20000bbc 	.word	0x20000bbc
 80118d8:	200012e4 	.word	0x200012e4
 80118dc:	20001388 	.word	0x20001388
 80118e0:	20001018 	.word	0x20001018
 80118e4:	20000fd4 	.word	0x20000fd4
 80118e8:	20001004 	.word	0x20001004
 80118ec:	2000103d 	.word	0x2000103d
 80118f0:	200011a8 	.word	0x200011a8
 80118f4:	2000110c 	.word	0x2000110c
 80118f8:	20001110 	.word	0x20001110
 80118fc:	200011ac 	.word	0x200011ac
 8011900:	20001824 	.word	0x20001824

08011904 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8011904:	b580      	push	{r7, lr}
 8011906:	b082      	sub	sp, #8
 8011908:	af00      	add	r7, sp, #0
 801190a:	6078      	str	r0, [r7, #4]
 801190c:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801190e:	6878      	ldr	r0, [r7, #4]
 8011910:	f00d fcc4 	bl	801f29c <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8011914:	4b11      	ldr	r3, [pc, #68]	@ (801195c <RxWindowSetup+0x58>)
 8011916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011918:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801191a:	4b11      	ldr	r3, [pc, #68]	@ (8011960 <RxWindowSetup+0x5c>)
 801191c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011920:	4a10      	ldr	r2, [pc, #64]	@ (8011964 <RxWindowSetup+0x60>)
 8011922:	6839      	ldr	r1, [r7, #0]
 8011924:	4618      	mov	r0, r3
 8011926:	f004 fa17 	bl	8015d58 <RegionRxConfig>
 801192a:	4603      	mov	r3, r0
 801192c:	2b00      	cmp	r3, #0
 801192e:	d010      	beq.n	8011952 <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011930:	4b0d      	ldr	r3, [pc, #52]	@ (8011968 <RxWindowSetup+0x64>)
 8011932:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8011936:	4b0c      	ldr	r3, [pc, #48]	@ (8011968 <RxWindowSetup+0x64>)
 8011938:	f883 245e 	strb.w	r2, [r3, #1118]	@ 0x45e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 801193c:	4b07      	ldr	r3, [pc, #28]	@ (801195c <RxWindowSetup+0x58>)
 801193e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011940:	4a07      	ldr	r2, [pc, #28]	@ (8011960 <RxWindowSetup+0x5c>)
 8011942:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8011944:	4610      	mov	r0, r2
 8011946:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	7cda      	ldrb	r2, [r3, #19]
 801194c:	4b06      	ldr	r3, [pc, #24]	@ (8011968 <RxWindowSetup+0x64>)
 801194e:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
}
 8011952:	bf00      	nop
 8011954:	3708      	adds	r7, #8
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}
 801195a:	bf00      	nop
 801195c:	08023bb4 	.word	0x08023bb4
 8011960:	200010c4 	.word	0x200010c4
 8011964:	20000fd8 	.word	0x20000fd8
 8011968:	20000bbc 	.word	0x20000bbc

0801196c <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 801196c:	b590      	push	{r4, r7, lr}
 801196e:	b083      	sub	sp, #12
 8011970:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011972:	4b1b      	ldr	r3, [pc, #108]	@ (80119e0 <OpenContinuousRxCWindow+0x74>)
 8011974:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8011978:	4b19      	ldr	r3, [pc, #100]	@ (80119e0 <OpenContinuousRxCWindow+0x74>)
 801197a:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801197e:	b259      	sxtb	r1, r3
 8011980:	4b17      	ldr	r3, [pc, #92]	@ (80119e0 <OpenContinuousRxCWindow+0x74>)
 8011982:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011986:	4b16      	ldr	r3, [pc, #88]	@ (80119e0 <OpenContinuousRxCWindow+0x74>)
 8011988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801198a:	4c16      	ldr	r4, [pc, #88]	@ (80119e4 <OpenContinuousRxCWindow+0x78>)
 801198c:	9400      	str	r4, [sp, #0]
 801198e:	f004 f9b2 	bl	8015cf6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011992:	4b15      	ldr	r3, [pc, #84]	@ (80119e8 <OpenContinuousRxCWindow+0x7c>)
 8011994:	2202      	movs	r2, #2
 8011996:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801199a:	4b13      	ldr	r3, [pc, #76]	@ (80119e8 <OpenContinuousRxCWindow+0x7c>)
 801199c:	2201      	movs	r2, #1
 801199e:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80119a2:	4b0f      	ldr	r3, [pc, #60]	@ (80119e0 <OpenContinuousRxCWindow+0x74>)
 80119a4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80119a8:	4a10      	ldr	r2, [pc, #64]	@ (80119ec <OpenContinuousRxCWindow+0x80>)
 80119aa:	490e      	ldr	r1, [pc, #56]	@ (80119e4 <OpenContinuousRxCWindow+0x78>)
 80119ac:	4618      	mov	r0, r3
 80119ae:	f004 f9d3 	bl	8015d58 <RegionRxConfig>
 80119b2:	4603      	mov	r3, r0
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d00f      	beq.n	80119d8 <OpenContinuousRxCWindow+0x6c>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80119b8:	4b0b      	ldr	r3, [pc, #44]	@ (80119e8 <OpenContinuousRxCWindow+0x7c>)
 80119ba:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80119be:	4b0a      	ldr	r3, [pc, #40]	@ (80119e8 <OpenContinuousRxCWindow+0x7c>)
 80119c0:	f883 245e 	strb.w	r2, [r3, #1118]	@ 0x45e
        Radio.Rx( 0 ); // Continuous mode
 80119c4:	4b0a      	ldr	r3, [pc, #40]	@ (80119f0 <OpenContinuousRxCWindow+0x84>)
 80119c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119c8:	2000      	movs	r0, #0
 80119ca:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 80119cc:	4b06      	ldr	r3, [pc, #24]	@ (80119e8 <OpenContinuousRxCWindow+0x7c>)
 80119ce:	f893 23f3 	ldrb.w	r2, [r3, #1011]	@ 0x3f3
 80119d2:	4b05      	ldr	r3, [pc, #20]	@ (80119e8 <OpenContinuousRxCWindow+0x7c>)
 80119d4:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    }
}
 80119d8:	bf00      	nop
 80119da:	3704      	adds	r7, #4
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd90      	pop	{r4, r7, pc}
 80119e0:	200010c4 	.word	0x200010c4
 80119e4:	20000f9c 	.word	0x20000f9c
 80119e8:	20000bbc 	.word	0x20000bbc
 80119ec:	20000fd8 	.word	0x20000fd8
 80119f0:	08023bb4 	.word	0x08023bb4

080119f4 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 80119f4:	b580      	push	{r7, lr}
 80119f6:	b088      	sub	sp, #32
 80119f8:	af00      	add	r7, sp, #0
 80119fa:	60f8      	str	r0, [r7, #12]
 80119fc:	60b9      	str	r1, [r7, #8]
 80119fe:	603b      	str	r3, [r7, #0]
 8011a00:	4613      	mov	r3, r2
 8011a02:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8011a04:	4b81      	ldr	r3, [pc, #516]	@ (8011c0c <PrepareFrame+0x218>)
 8011a06:	2200      	movs	r2, #0
 8011a08:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8011a0a:	4b80      	ldr	r3, [pc, #512]	@ (8011c0c <PrepareFrame+0x218>)
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
    uint32_t fCntUp = 0;
 8011a12:	2300      	movs	r3, #0
 8011a14:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8011a16:	2300      	movs	r3, #0
 8011a18:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8011a1a:	2300      	movs	r3, #0
 8011a1c:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d101      	bne.n	8011a28 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8011a24:	2300      	movs	r3, #0
 8011a26:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8011a28:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011a2a:	461a      	mov	r2, r3
 8011a2c:	6839      	ldr	r1, [r7, #0]
 8011a2e:	4878      	ldr	r0, [pc, #480]	@ (8011c10 <PrepareFrame+0x21c>)
 8011a30:	f009 fa81 	bl	801af36 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8011a34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011a36:	b2da      	uxtb	r2, r3
 8011a38:	4b74      	ldr	r3, [pc, #464]	@ (8011c0c <PrepareFrame+0x218>)
 8011a3a:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	781a      	ldrb	r2, [r3, #0]
 8011a42:	4b72      	ldr	r3, [pc, #456]	@ (8011c0c <PrepareFrame+0x218>)
 8011a44:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	781b      	ldrb	r3, [r3, #0]
 8011a4a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8011a4e:	b2db      	uxtb	r3, r3
 8011a50:	2b07      	cmp	r3, #7
 8011a52:	f000 80b9 	beq.w	8011bc8 <PrepareFrame+0x1d4>
 8011a56:	2b07      	cmp	r3, #7
 8011a58:	f300 80ce 	bgt.w	8011bf8 <PrepareFrame+0x204>
 8011a5c:	2b02      	cmp	r3, #2
 8011a5e:	d006      	beq.n	8011a6e <PrepareFrame+0x7a>
 8011a60:	2b04      	cmp	r3, #4
 8011a62:	f040 80c9 	bne.w	8011bf8 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8011a66:	4b69      	ldr	r3, [pc, #420]	@ (8011c0c <PrepareFrame+0x218>)
 8011a68:	2201      	movs	r2, #1
 8011a6a:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8011a6e:	4b67      	ldr	r3, [pc, #412]	@ (8011c0c <PrepareFrame+0x218>)
 8011a70:	2204      	movs	r2, #4
 8011a72:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8011a76:	4b65      	ldr	r3, [pc, #404]	@ (8011c0c <PrepareFrame+0x218>)
 8011a78:	4a66      	ldr	r2, [pc, #408]	@ (8011c14 <PrepareFrame+0x220>)
 8011a7a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011a7e:	4b63      	ldr	r3, [pc, #396]	@ (8011c0c <PrepareFrame+0x218>)
 8011a80:	22ff      	movs	r2, #255	@ 0xff
 8011a82:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	781a      	ldrb	r2, [r3, #0]
 8011a8a:	4b60      	ldr	r3, [pc, #384]	@ (8011c0c <PrepareFrame+0x218>)
 8011a8c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011a90:	4a5e      	ldr	r2, [pc, #376]	@ (8011c0c <PrepareFrame+0x218>)
 8011a92:	79fb      	ldrb	r3, [r7, #7]
 8011a94:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8011a98:	4b5f      	ldr	r3, [pc, #380]	@ (8011c18 <PrepareFrame+0x224>)
 8011a9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8011a9e:	4a5b      	ldr	r2, [pc, #364]	@ (8011c0c <PrepareFrame+0x218>)
 8011aa0:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011aa4:	68bb      	ldr	r3, [r7, #8]
 8011aa6:	781a      	ldrb	r2, [r3, #0]
 8011aa8:	4b58      	ldr	r3, [pc, #352]	@ (8011c0c <PrepareFrame+0x218>)
 8011aaa:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8011aae:	4b57      	ldr	r3, [pc, #348]	@ (8011c0c <PrepareFrame+0x218>)
 8011ab0:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8011ab4:	4b55      	ldr	r3, [pc, #340]	@ (8011c0c <PrepareFrame+0x218>)
 8011ab6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8011aba:	4b54      	ldr	r3, [pc, #336]	@ (8011c0c <PrepareFrame+0x218>)
 8011abc:	4a54      	ldr	r2, [pc, #336]	@ (8011c10 <PrepareFrame+0x21c>)
 8011abe:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8011ac2:	f107 0318 	add.w	r3, r7, #24
 8011ac6:	4618      	mov	r0, r3
 8011ac8:	f003 f980 	bl	8014dcc <LoRaMacCryptoGetFCntUp>
 8011acc:	4603      	mov	r3, r0
 8011ace:	2b00      	cmp	r3, #0
 8011ad0:	d001      	beq.n	8011ad6 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8011ad2:	2312      	movs	r3, #18
 8011ad4:	e096      	b.n	8011c04 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8011ad6:	69bb      	ldr	r3, [r7, #24]
 8011ad8:	b29a      	uxth	r2, r3
 8011ada:	4b4c      	ldr	r3, [pc, #304]	@ (8011c0c <PrepareFrame+0x218>)
 8011adc:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
 8011ae0:	4b4a      	ldr	r3, [pc, #296]	@ (8011c0c <PrepareFrame+0x218>)
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	f883 2439 	strb.w	r2, [r3, #1081]	@ 0x439
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8011ae8:	4b48      	ldr	r3, [pc, #288]	@ (8011c0c <PrepareFrame+0x218>)
 8011aea:	2200      	movs	r2, #0
 8011aec:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8011af0:	69bb      	ldr	r3, [r7, #24]
 8011af2:	4a46      	ldr	r2, [pc, #280]	@ (8011c0c <PrepareFrame+0x218>)
 8011af4:	f8c2 3440 	str.w	r3, [r2, #1088]	@ 0x440

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011af8:	f107 0314 	add.w	r3, r7, #20
 8011afc:	4618      	mov	r0, r3
 8011afe:	f002 fb31 	bl	8014164 <LoRaMacCommandsGetSizeSerializedCmds>
 8011b02:	4603      	mov	r3, r0
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d001      	beq.n	8011b0c <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011b08:	2313      	movs	r3, #19
 8011b0a:	e07b      	b.n	8011c04 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8011b0c:	697b      	ldr	r3, [r7, #20]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d074      	beq.n	8011bfc <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8011b12:	4b41      	ldr	r3, [pc, #260]	@ (8011c18 <PrepareFrame+0x224>)
 8011b14:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011b18:	4618      	mov	r0, r3
 8011b1a:	f7fe fd75 	bl	8010608 <GetMaxAppPayloadWithoutFOptsLength>
 8011b1e:	4603      	mov	r3, r0
 8011b20:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011b22:	4b3a      	ldr	r3, [pc, #232]	@ (8011c0c <PrepareFrame+0x218>)
 8011b24:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d01d      	beq.n	8011b68 <PrepareFrame+0x174>
 8011b2c:	697b      	ldr	r3, [r7, #20]
 8011b2e:	2b0f      	cmp	r3, #15
 8011b30:	d81a      	bhi.n	8011b68 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8011b32:	f107 0314 	add.w	r3, r7, #20
 8011b36:	4a39      	ldr	r2, [pc, #228]	@ (8011c1c <PrepareFrame+0x228>)
 8011b38:	4619      	mov	r1, r3
 8011b3a:	200f      	movs	r0, #15
 8011b3c:	f002 fb28 	bl	8014190 <LoRaMacCommandsSerializeCmds>
 8011b40:	4603      	mov	r3, r0
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d001      	beq.n	8011b4a <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011b46:	2313      	movs	r3, #19
 8011b48:	e05c      	b.n	8011c04 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8011b4a:	697b      	ldr	r3, [r7, #20]
 8011b4c:	f003 030f 	and.w	r3, r3, #15
 8011b50:	b2d9      	uxtb	r1, r3
 8011b52:	68ba      	ldr	r2, [r7, #8]
 8011b54:	7813      	ldrb	r3, [r2, #0]
 8011b56:	f361 0303 	bfi	r3, r1, #0, #4
 8011b5a:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	781a      	ldrb	r2, [r3, #0]
 8011b60:	4b2a      	ldr	r3, [pc, #168]	@ (8011c0c <PrepareFrame+0x218>)
 8011b62:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8011b66:	e049      	b.n	8011bfc <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011b68:	4b28      	ldr	r3, [pc, #160]	@ (8011c0c <PrepareFrame+0x218>)
 8011b6a:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d010      	beq.n	8011b94 <PrepareFrame+0x1a0>
 8011b72:	697b      	ldr	r3, [r7, #20]
 8011b74:	2b0f      	cmp	r3, #15
 8011b76:	d90d      	bls.n	8011b94 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011b78:	7ffb      	ldrb	r3, [r7, #31]
 8011b7a:	f107 0114 	add.w	r1, r7, #20
 8011b7e:	4a28      	ldr	r2, [pc, #160]	@ (8011c20 <PrepareFrame+0x22c>)
 8011b80:	4618      	mov	r0, r3
 8011b82:	f002 fb05 	bl	8014190 <LoRaMacCommandsSerializeCmds>
 8011b86:	4603      	mov	r3, r0
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d001      	beq.n	8011b90 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011b8c:	2313      	movs	r3, #19
 8011b8e:	e039      	b.n	8011c04 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011b90:	230a      	movs	r3, #10
 8011b92:	e037      	b.n	8011c04 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011b94:	7ffb      	ldrb	r3, [r7, #31]
 8011b96:	f107 0114 	add.w	r1, r7, #20
 8011b9a:	4a21      	ldr	r2, [pc, #132]	@ (8011c20 <PrepareFrame+0x22c>)
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	f002 faf7 	bl	8014190 <LoRaMacCommandsSerializeCmds>
 8011ba2:	4603      	mov	r3, r0
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d001      	beq.n	8011bac <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011ba8:	2313      	movs	r3, #19
 8011baa:	e02b      	b.n	8011c04 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011bac:	4b17      	ldr	r3, [pc, #92]	@ (8011c0c <PrepareFrame+0x218>)
 8011bae:	2200      	movs	r2, #0
 8011bb0:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8011bb4:	4b15      	ldr	r3, [pc, #84]	@ (8011c0c <PrepareFrame+0x218>)
 8011bb6:	4a1a      	ldr	r2, [pc, #104]	@ (8011c20 <PrepareFrame+0x22c>)
 8011bb8:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011bbc:	697b      	ldr	r3, [r7, #20]
 8011bbe:	b2da      	uxtb	r2, r3
 8011bc0:	4b12      	ldr	r3, [pc, #72]	@ (8011c0c <PrepareFrame+0x218>)
 8011bc2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8011bc6:	e019      	b.n	8011bfc <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8011bc8:	683b      	ldr	r3, [r7, #0]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d018      	beq.n	8011c00 <PrepareFrame+0x20c>
 8011bce:	4b0f      	ldr	r3, [pc, #60]	@ (8011c0c <PrepareFrame+0x218>)
 8011bd0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d013      	beq.n	8011c00 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8011bd8:	4812      	ldr	r0, [pc, #72]	@ (8011c24 <PrepareFrame+0x230>)
 8011bda:	4b0c      	ldr	r3, [pc, #48]	@ (8011c0c <PrepareFrame+0x218>)
 8011bdc:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011be0:	461a      	mov	r2, r3
 8011be2:	6839      	ldr	r1, [r7, #0]
 8011be4:	f009 f9a7 	bl	801af36 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8011be8:	4b08      	ldr	r3, [pc, #32]	@ (8011c0c <PrepareFrame+0x218>)
 8011bea:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011bee:	3301      	adds	r3, #1
 8011bf0:	b29a      	uxth	r2, r3
 8011bf2:	4b06      	ldr	r3, [pc, #24]	@ (8011c0c <PrepareFrame+0x218>)
 8011bf4:	801a      	strh	r2, [r3, #0]
            }
            break;
 8011bf6:	e003      	b.n	8011c00 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011bf8:	2302      	movs	r3, #2
 8011bfa:	e003      	b.n	8011c04 <PrepareFrame+0x210>
            break;
 8011bfc:	bf00      	nop
 8011bfe:	e000      	b.n	8011c02 <PrepareFrame+0x20e>
            break;
 8011c00:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8011c02:	2300      	movs	r3, #0
}
 8011c04:	4618      	mov	r0, r3
 8011c06:	3720      	adds	r7, #32
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	bd80      	pop	{r7, pc}
 8011c0c:	20000bbc 	.word	0x20000bbc
 8011c10:	20000cf4 	.word	0x20000cf4
 8011c14:	20000bbe 	.word	0x20000bbe
 8011c18:	200010c4 	.word	0x200010c4
 8011c1c:	20000cd4 	.word	0x20000cd4
 8011c20:	20001044 	.word	0x20001044
 8011c24:	20000bbf 	.word	0x20000bbf

08011c28 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	b08a      	sub	sp, #40	@ 0x28
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	4603      	mov	r3, r0
 8011c30:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011c32:	2303      	movs	r3, #3
 8011c34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8011c38:	2300      	movs	r3, #0
 8011c3a:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8011c3c:	79fb      	ldrb	r3, [r7, #7]
 8011c3e:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011c40:	4b48      	ldr	r3, [pc, #288]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011c42:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011c46:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011c48:	4b46      	ldr	r3, [pc, #280]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011c4a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011c4e:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011c50:	4b44      	ldr	r3, [pc, #272]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c56:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011c58:	4b42      	ldr	r3, [pc, #264]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011c5e:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8011c60:	4b41      	ldr	r3, [pc, #260]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011c62:	881b      	ldrh	r3, [r3, #0]
 8011c64:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8011c66:	4b3f      	ldr	r3, [pc, #252]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011c68:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011c6c:	f107 020f 	add.w	r2, r7, #15
 8011c70:	f107 0110 	add.w	r1, r7, #16
 8011c74:	4b3d      	ldr	r3, [pc, #244]	@ (8011d6c <SendFrameOnChannel+0x144>)
 8011c76:	f004 f897 	bl	8015da8 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011c7c:	2201      	movs	r2, #1
 8011c7e:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011c82:	4b38      	ldr	r3, [pc, #224]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011c84:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011c88:	b2da      	uxtb	r2, r3
 8011c8a:	4b37      	ldr	r3, [pc, #220]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011c8c:	f883 2436 	strb.w	r2, [r3, #1078]	@ 0x436
    MacCtx.McpsConfirm.TxPower = txPower;
 8011c90:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011c94:	4b34      	ldr	r3, [pc, #208]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011c96:	f883 2437 	strb.w	r2, [r3, #1079]	@ 0x437
    MacCtx.McpsConfirm.Channel = channel;
 8011c9a:	79fb      	ldrb	r3, [r7, #7]
 8011c9c:	4a32      	ldr	r2, [pc, #200]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011c9e:	f8c2 3444 	str.w	r3, [r2, #1092]	@ 0x444

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011ca2:	4b31      	ldr	r3, [pc, #196]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011ca4:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8011ca8:	4a2f      	ldr	r2, [pc, #188]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011caa:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011cae:	4b2e      	ldr	r3, [pc, #184]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011cb0:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8011cb4:	4a2c      	ldr	r2, [pc, #176]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011cb6:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8011cba:	f001 ffbb 	bl	8013c34 <LoRaMacClassBIsBeaconModeActive>
 8011cbe:	4603      	mov	r3, r0
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d00b      	beq.n	8011cdc <SendFrameOnChannel+0xb4>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011cc4:	4b28      	ldr	r3, [pc, #160]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011cc6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8011cca:	4618      	mov	r0, r3
 8011ccc:	f002 f81d 	bl	8013d0a <LoRaMacClassBIsUplinkCollision>
 8011cd0:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011cd2:	6a3b      	ldr	r3, [r7, #32]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d001      	beq.n	8011cdc <SendFrameOnChannel+0xb4>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8011cd8:	2310      	movs	r3, #16
 8011cda:	e03e      	b.n	8011d5a <SendFrameOnChannel+0x132>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011cdc:	4b21      	ldr	r3, [pc, #132]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011cde:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011ce2:	2b01      	cmp	r3, #1
 8011ce4:	d101      	bne.n	8011cea <SendFrameOnChannel+0xc2>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8011ce6:	f002 f81a 	bl	8013d1e <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8011cea:	f001 ffb4 	bl	8013c56 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8011cee:	4b1d      	ldr	r3, [pc, #116]	@ (8011d64 <SendFrameOnChannel+0x13c>)
 8011cf0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011cf4:	b2db      	uxtb	r3, r3
 8011cf6:	4a1c      	ldr	r2, [pc, #112]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011cf8:	f892 2411 	ldrb.w	r2, [r2, #1041]	@ 0x411
 8011cfc:	4611      	mov	r1, r2
 8011cfe:	4618      	mov	r0, r3
 8011d00:	f7ff fc44 	bl	801158c <SecureFrame>
 8011d04:	4603      	mov	r3, r0
 8011d06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8011d0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d002      	beq.n	8011d18 <SendFrameOnChannel+0xf0>
    {
        return status;
 8011d12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011d16:	e020      	b.n	8011d5a <SendFrameOnChannel+0x132>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011d18:	4b13      	ldr	r3, [pc, #76]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011d1a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011d1e:	f043 0302 	orr.w	r3, r3, #2
 8011d22:	4a11      	ldr	r2, [pc, #68]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011d24:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( MacCtx.NodeAckRequested == false )
 8011d28:	4b0f      	ldr	r3, [pc, #60]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011d2a:	f893 3410 	ldrb.w	r3, [r3, #1040]	@ 0x410
 8011d2e:	f083 0301 	eor.w	r3, r3, #1
 8011d32:	b2db      	uxtb	r3, r3
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	d007      	beq.n	8011d48 <SendFrameOnChannel+0x120>
    {
        MacCtx.ChannelsNbTransCounter++;
 8011d38:	4b0b      	ldr	r3, [pc, #44]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011d3a:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8011d3e:	3301      	adds	r3, #1
 8011d40:	b2da      	uxtb	r2, r3
 8011d42:	4b09      	ldr	r3, [pc, #36]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011d44:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
    MacCtx.ResponseTimeoutStartTime = 0;
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8011d48:	4b09      	ldr	r3, [pc, #36]	@ (8011d70 <SendFrameOnChannel+0x148>)
 8011d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d4c:	4a06      	ldr	r2, [pc, #24]	@ (8011d68 <SendFrameOnChannel+0x140>)
 8011d4e:	8812      	ldrh	r2, [r2, #0]
 8011d50:	b2d2      	uxtb	r2, r2
 8011d52:	4611      	mov	r1, r2
 8011d54:	4807      	ldr	r0, [pc, #28]	@ (8011d74 <SendFrameOnChannel+0x14c>)
 8011d56:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8011d58:	2300      	movs	r3, #0
}
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	3728      	adds	r7, #40	@ 0x28
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd80      	pop	{r7, pc}
 8011d62:	bf00      	nop
 8011d64:	200010c4 	.word	0x200010c4
 8011d68:	20000bbc 	.word	0x20000bbc
 8011d6c:	20000fd0 	.word	0x20000fd0
 8011d70:	08023bb4 	.word	0x08023bb4
 8011d74:	20000bbe 	.word	0x20000bbe

08011d78 <SetTxContinuousWave>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8011d78:	b580      	push	{r7, lr}
 8011d7a:	b086      	sub	sp, #24
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	4603      	mov	r3, r0
 8011d80:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8011d82:	4b16      	ldr	r3, [pc, #88]	@ (8011ddc <SetTxContinuousWave+0x64>)
 8011d84:	f893 3411 	ldrb.w	r3, [r3, #1041]	@ 0x411
 8011d88:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011d8a:	4b15      	ldr	r3, [pc, #84]	@ (8011de0 <SetTxContinuousWave+0x68>)
 8011d8c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011d90:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011d92:	4b13      	ldr	r3, [pc, #76]	@ (8011de0 <SetTxContinuousWave+0x68>)
 8011d94:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011d98:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8011d9a:	4b11      	ldr	r3, [pc, #68]	@ (8011de0 <SetTxContinuousWave+0x68>)
 8011d9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011da0:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011da2:	4b0f      	ldr	r3, [pc, #60]	@ (8011de0 <SetTxContinuousWave+0x68>)
 8011da4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011da8:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8011daa:	88fb      	ldrh	r3, [r7, #6]
 8011dac:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( Nvm.MacGroup2.Region, &continuousWave );
 8011dae:	4b0c      	ldr	r3, [pc, #48]	@ (8011de0 <SetTxContinuousWave+0x68>)
 8011db0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011db4:	f107 0208 	add.w	r2, r7, #8
 8011db8:	4611      	mov	r1, r2
 8011dba:	4618      	mov	r0, r3
 8011dbc:	f004 f947 	bl	801604e <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011dc0:	4b06      	ldr	r3, [pc, #24]	@ (8011ddc <SetTxContinuousWave+0x64>)
 8011dc2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011dc6:	f043 0302 	orr.w	r3, r3, #2
 8011dca:	4a04      	ldr	r2, [pc, #16]	@ (8011ddc <SetTxContinuousWave+0x64>)
 8011dcc:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8011dd0:	2300      	movs	r3, #0
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	3718      	adds	r7, #24
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}
 8011dda:	bf00      	nop
 8011ddc:	20000bbc 	.word	0x20000bbc
 8011de0:	200010c4 	.word	0x200010c4

08011de4 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b082      	sub	sp, #8
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	4603      	mov	r3, r0
 8011dec:	6039      	str	r1, [r7, #0]
 8011dee:	80fb      	strh	r3, [r7, #6]
 8011df0:	4613      	mov	r3, r2
 8011df2:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8011df4:	4b09      	ldr	r3, [pc, #36]	@ (8011e1c <SetTxContinuousWave1+0x38>)
 8011df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011df8:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8011dfc:	88fa      	ldrh	r2, [r7, #6]
 8011dfe:	6838      	ldr	r0, [r7, #0]
 8011e00:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8011e02:	4b07      	ldr	r3, [pc, #28]	@ (8011e20 <SetTxContinuousWave1+0x3c>)
 8011e04:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011e08:	f043 0302 	orr.w	r3, r3, #2
 8011e0c:	4a04      	ldr	r2, [pc, #16]	@ (8011e20 <SetTxContinuousWave1+0x3c>)
 8011e0e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8011e12:	2300      	movs	r3, #0
}
 8011e14:	4618      	mov	r0, r3
 8011e16:	3708      	adds	r7, #8
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}
 8011e1c:	08023bb4 	.word	0x08023bb4
 8011e20:	20000bbc 	.word	0x20000bbc

08011e24 <RestoreNvmData>:
    return LORAMAC_STATUS_OK;
}
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8011e24:	b580      	push	{r7, lr}
 8011e26:	b082      	sub	sp, #8
 8011e28:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 8011e2a:	2300      	movs	r3, #0
 8011e2c:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8011e2e:	4b49      	ldr	r3, [pc, #292]	@ (8011f54 <RestoreNvmData+0x130>)
 8011e30:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011e34:	2b01      	cmp	r3, #1
 8011e36:	d001      	beq.n	8011e3c <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8011e38:	2301      	movs	r3, #1
 8011e3a:	e086      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8011e3c:	2124      	movs	r1, #36	@ 0x24
 8011e3e:	4846      	ldr	r0, [pc, #280]	@ (8011f58 <RestoreNvmData+0x134>)
 8011e40:	f009 f8ce 	bl	801afe0 <Crc32>
 8011e44:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8011e46:	4b44      	ldr	r3, [pc, #272]	@ (8011f58 <RestoreNvmData+0x134>)
 8011e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e4a:	687a      	ldr	r2, [r7, #4]
 8011e4c:	429a      	cmp	r2, r3
 8011e4e:	d001      	beq.n	8011e54 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011e50:	2317      	movs	r3, #23
 8011e52:	e07a      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8011e54:	211c      	movs	r1, #28
 8011e56:	4841      	ldr	r0, [pc, #260]	@ (8011f5c <RestoreNvmData+0x138>)
 8011e58:	f009 f8c2 	bl	801afe0 <Crc32>
 8011e5c:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8011e5e:	4b3e      	ldr	r3, [pc, #248]	@ (8011f58 <RestoreNvmData+0x134>)
 8011e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011e62:	687a      	ldr	r2, [r7, #4]
 8011e64:	429a      	cmp	r2, r3
 8011e66:	d001      	beq.n	8011e6c <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011e68:	2317      	movs	r3, #23
 8011e6a:	e06e      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8011e6c:	21fc      	movs	r1, #252	@ 0xfc
 8011e6e:	483c      	ldr	r0, [pc, #240]	@ (8011f60 <RestoreNvmData+0x13c>)
 8011e70:	f009 f8b6 	bl	801afe0 <Crc32>
 8011e74:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8011e76:	4b38      	ldr	r3, [pc, #224]	@ (8011f58 <RestoreNvmData+0x134>)
 8011e78:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8011e7c:	687a      	ldr	r2, [r7, #4]
 8011e7e:	429a      	cmp	r2, r3
 8011e80:	d001      	beq.n	8011e86 <RestoreNvmData+0x62>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011e82:	2317      	movs	r3, #23
 8011e84:	e061      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8011e86:	21d4      	movs	r1, #212	@ 0xd4
 8011e88:	4836      	ldr	r0, [pc, #216]	@ (8011f64 <RestoreNvmData+0x140>)
 8011e8a:	f009 f8a9 	bl	801afe0 <Crc32>
 8011e8e:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8011e90:	4b31      	ldr	r3, [pc, #196]	@ (8011f58 <RestoreNvmData+0x134>)
 8011e92:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8011e96:	687a      	ldr	r2, [r7, #4]
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	d001      	beq.n	8011ea0 <RestoreNvmData+0x7c>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011e9c:	2317      	movs	r3, #23
 8011e9e:	e054      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8011ea0:	21a0      	movs	r1, #160	@ 0xa0
 8011ea2:	4831      	ldr	r0, [pc, #196]	@ (8011f68 <RestoreNvmData+0x144>)
 8011ea4:	f009 f89c 	bl	801afe0 <Crc32>
 8011ea8:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8011eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8011f58 <RestoreNvmData+0x134>)
 8011eac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8011eb0:	687a      	ldr	r2, [r7, #4]
 8011eb2:	429a      	cmp	r2, r3
 8011eb4:	d001      	beq.n	8011eba <RestoreNvmData+0x96>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011eb6:	2317      	movs	r3, #23
 8011eb8:	e047      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8011eba:	f44f 6193 	mov.w	r1, #1176	@ 0x498
 8011ebe:	482b      	ldr	r0, [pc, #172]	@ (8011f6c <RestoreNvmData+0x148>)
 8011ec0:	f009 f88e 	bl	801afe0 <Crc32>
 8011ec4:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8011ec6:	4b24      	ldr	r3, [pc, #144]	@ (8011f58 <RestoreNvmData+0x134>)
 8011ec8:	f8d3 375c 	ldr.w	r3, [r3, #1884]	@ 0x75c
 8011ecc:	687a      	ldr	r2, [r7, #4]
 8011ece:	429a      	cmp	r2, r3
 8011ed0:	d001      	beq.n	8011ed6 <RestoreNvmData+0xb2>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011ed2:	2317      	movs	r3, #23
 8011ed4:	e039      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8011ed6:	2114      	movs	r1, #20
 8011ed8:	4825      	ldr	r0, [pc, #148]	@ (8011f70 <RestoreNvmData+0x14c>)
 8011eda:	f009 f881 	bl	801afe0 <Crc32>
 8011ede:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8011ee0:	4b1d      	ldr	r3, [pc, #116]	@ (8011f58 <RestoreNvmData+0x134>)
 8011ee2:	f8d3 3774 	ldr.w	r3, [r3, #1908]	@ 0x774
 8011ee6:	687a      	ldr	r2, [r7, #4]
 8011ee8:	429a      	cmp	r2, r3
 8011eea:	d001      	beq.n	8011ef0 <RestoreNvmData+0xcc>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011eec:	2317      	movs	r3, #23
 8011eee:	e02c      	b.n	8011f4a <RestoreNvmData+0x126>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8011ef0:	f44f 62ef 	mov.w	r2, #1912	@ 0x778
 8011ef4:	4918      	ldr	r1, [pc, #96]	@ (8011f58 <RestoreNvmData+0x134>)
 8011ef6:	481f      	ldr	r0, [pc, #124]	@ (8011f74 <RestoreNvmData+0x150>)
 8011ef8:	f009 f81d 	bl	801af36 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8011efc:	f44f 62ef 	mov.w	r2, #1912	@ 0x778
 8011f00:	2100      	movs	r1, #0
 8011f02:	4815      	ldr	r0, [pc, #84]	@ (8011f58 <RestoreNvmData+0x134>)
 8011f04:	f009 f852 	bl	801afac <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8011f08:	4b12      	ldr	r3, [pc, #72]	@ (8011f54 <RestoreNvmData+0x130>)
 8011f0a:	f893 2411 	ldrb.w	r2, [r3, #1041]	@ 0x411
 8011f0e:	4b11      	ldr	r3, [pc, #68]	@ (8011f54 <RestoreNvmData+0x130>)
 8011f10:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8011f14:	4b17      	ldr	r3, [pc, #92]	@ (8011f74 <RestoreNvmData+0x150>)
 8011f16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011f18:	4a0e      	ldr	r2, [pc, #56]	@ (8011f54 <RestoreNvmData+0x130>)
 8011f1a:	f8c2 33e4 	str.w	r3, [r2, #996]	@ 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011f1e:	4b15      	ldr	r3, [pc, #84]	@ (8011f74 <RestoreNvmData+0x150>)
 8011f20:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8011f24:	4b0b      	ldr	r3, [pc, #44]	@ (8011f54 <RestoreNvmData+0x130>)
 8011f26:	f883 23f0 	strb.w	r2, [r3, #1008]	@ 0x3f0
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8011f54 <RestoreNvmData+0x130>)
 8011f2c:	2201      	movs	r2, #1
 8011f2e:	f883 23f2 	strb.w	r2, [r3, #1010]	@ 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011f32:	4b08      	ldr	r3, [pc, #32]	@ (8011f54 <RestoreNvmData+0x130>)
 8011f34:	2202      	movs	r2, #2
 8011f36:	f883 23f3 	strb.w	r2, [r3, #1011]	@ 0x3f3

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8011f78 <RestoreNvmData+0x154>)
 8011f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011f3e:	4a0d      	ldr	r2, [pc, #52]	@ (8011f74 <RestoreNvmData+0x150>)
 8011f40:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8011f44:	4610      	mov	r0, r2
 8011f46:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8011f48:	2300      	movs	r3, #0
}
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	3708      	adds	r7, #8
 8011f4e:	46bd      	mov	sp, r7
 8011f50:	bd80      	pop	{r7, pc}
 8011f52:	bf00      	nop
 8011f54:	20000bbc 	.word	0x20000bbc
 8011f58:	2000183c 	.word	0x2000183c
 8011f5c:	20001864 	.word	0x20001864
 8011f60:	20001884 	.word	0x20001884
 8011f64:	20001984 	.word	0x20001984
 8011f68:	20001a5c 	.word	0x20001a5c
 8011f6c:	20001b00 	.word	0x20001b00
 8011f70:	20001f9c 	.word	0x20001f9c
 8011f74:	200010c4 	.word	0x200010c4
 8011f78:	08023bb4 	.word	0x08023bb4

08011f7c <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8011f7c:	b480      	push	{r7}
 8011f7e:	b083      	sub	sp, #12
 8011f80:	af00      	add	r7, sp, #0
 8011f82:	6078      	str	r0, [r7, #4]
 8011f84:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d002      	beq.n	8011f92 <DetermineFrameType+0x16>
 8011f8c:	683b      	ldr	r3, [r7, #0]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d101      	bne.n	8011f96 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011f92:	2303      	movs	r3, #3
 8011f94:	e03b      	b.n	801200e <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	7b1b      	ldrb	r3, [r3, #12]
 8011f9a:	f003 030f 	and.w	r3, r3, #15
 8011f9e:	b2db      	uxtb	r3, r3
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d008      	beq.n	8011fb6 <DetermineFrameType+0x3a>
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d003      	beq.n	8011fb6 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8011fae:	683b      	ldr	r3, [r7, #0]
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	701a      	strb	r2, [r3, #0]
 8011fb4:	e02a      	b.n	801200c <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d103      	bne.n	8011fc8 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8011fc0:	683b      	ldr	r3, [r7, #0]
 8011fc2:	2201      	movs	r2, #1
 8011fc4:	701a      	strb	r2, [r3, #0]
 8011fc6:	e021      	b.n	801200c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	7b1b      	ldrb	r3, [r3, #12]
 8011fcc:	f003 030f 	and.w	r3, r3, #15
 8011fd0:	b2db      	uxtb	r3, r3
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d108      	bne.n	8011fe8 <DetermineFrameType+0x6c>
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d103      	bne.n	8011fe8 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8011fe0:	683b      	ldr	r3, [r7, #0]
 8011fe2:	2202      	movs	r2, #2
 8011fe4:	701a      	strb	r2, [r3, #0]
 8011fe6:	e011      	b.n	801200c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	7b1b      	ldrb	r3, [r3, #12]
 8011fec:	f003 030f 	and.w	r3, r3, #15
 8011ff0:	b2db      	uxtb	r3, r3
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d108      	bne.n	8012008 <DetermineFrameType+0x8c>
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d003      	beq.n	8012008 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	2203      	movs	r2, #3
 8012004:	701a      	strb	r2, [r3, #0]
 8012006:	e001      	b.n	801200c <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8012008:	2318      	movs	r3, #24
 801200a:	e000      	b.n	801200e <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 801200c:	2300      	movs	r3, #0
}
 801200e:	4618      	mov	r0, r3
 8012010:	370c      	adds	r7, #12
 8012012:	46bd      	mov	sp, r7
 8012014:	bc80      	pop	{r7}
 8012016:	4770      	bx	lr

08012018 <CheckRetransUnconfirmedUplink>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static bool CheckRetransUnconfirmedUplink( void )
{
 8012018:	b480      	push	{r7}
 801201a:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 801201c:	4b12      	ldr	r3, [pc, #72]	@ (8012068 <CheckRetransUnconfirmedUplink+0x50>)
 801201e:	f893 240c 	ldrb.w	r2, [r3, #1036]	@ 0x40c
        Nvm.MacGroup2.MacParams.ChannelsNbTrans )
 8012022:	4b12      	ldr	r3, [pc, #72]	@ (801206c <CheckRetransUnconfirmedUplink+0x54>)
 8012024:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    if( MacCtx.ChannelsNbTransCounter >=
 8012028:	429a      	cmp	r2, r3
 801202a:	d301      	bcc.n	8012030 <CheckRetransUnconfirmedUplink+0x18>
    {
        return true;
 801202c:	2301      	movs	r3, #1
 801202e:	e016      	b.n	801205e <CheckRetransUnconfirmedUplink+0x46>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012030:	4b0d      	ldr	r3, [pc, #52]	@ (8012068 <CheckRetransUnconfirmedUplink+0x50>)
 8012032:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012036:	f003 0302 	and.w	r3, r3, #2
 801203a:	b2db      	uxtb	r3, r3
 801203c:	2b00      	cmp	r3, #0
 801203e:	d00d      	beq.n	801205c <CheckRetransUnconfirmedUplink+0x44>
    {
        // For Class A stop in each case
        if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8012040:	4b0a      	ldr	r3, [pc, #40]	@ (801206c <CheckRetransUnconfirmedUplink+0x54>)
 8012042:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012046:	2b00      	cmp	r3, #0
 8012048:	d101      	bne.n	801204e <CheckRetransUnconfirmedUplink+0x36>
        {
            return true;
 801204a:	2301      	movs	r3, #1
 801204c:	e007      	b.n	801205e <CheckRetransUnconfirmedUplink+0x46>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 801204e:	4b06      	ldr	r3, [pc, #24]	@ (8012068 <CheckRetransUnconfirmedUplink+0x50>)
 8012050:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
 8012054:	2b00      	cmp	r3, #0
 8012056:	d101      	bne.n	801205c <CheckRetransUnconfirmedUplink+0x44>
            {
                return true;
 8012058:	2301      	movs	r3, #1
 801205a:	e000      	b.n	801205e <CheckRetransUnconfirmedUplink+0x46>
            }
        }
    }
    return false;
 801205c:	2300      	movs	r3, #0
}
 801205e:	4618      	mov	r0, r3
 8012060:	46bd      	mov	sp, r7
 8012062:	bc80      	pop	{r7}
 8012064:	4770      	bx	lr
 8012066:	bf00      	nop
 8012068:	20000bbc 	.word	0x20000bbc
 801206c:	200010c4 	.word	0x200010c4

08012070 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8012070:	b480      	push	{r7}
 8012072:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 8012074:	4b0e      	ldr	r3, [pc, #56]	@ (80120b0 <CheckRetransConfirmedUplink+0x40>)
 8012076:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
        MacCtx.AckTimeoutRetries )
 801207a:	4b0d      	ldr	r3, [pc, #52]	@ (80120b0 <CheckRetransConfirmedUplink+0x40>)
 801207c:	f893 340d 	ldrb.w	r3, [r3, #1037]	@ 0x40d
    if( MacCtx.AckTimeoutRetriesCounter >=
 8012080:	429a      	cmp	r2, r3
 8012082:	d301      	bcc.n	8012088 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 8012084:	2301      	movs	r3, #1
 8012086:	e00f      	b.n	80120a8 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012088:	4b09      	ldr	r3, [pc, #36]	@ (80120b0 <CheckRetransConfirmedUplink+0x40>)
 801208a:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 801208e:	f003 0302 	and.w	r3, r3, #2
 8012092:	b2db      	uxtb	r3, r3
 8012094:	2b00      	cmp	r3, #0
 8012096:	d006      	beq.n	80120a6 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8012098:	4b05      	ldr	r3, [pc, #20]	@ (80120b0 <CheckRetransConfirmedUplink+0x40>)
 801209a:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d001      	beq.n	80120a6 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 80120a2:	2301      	movs	r3, #1
 80120a4:	e000      	b.n	80120a8 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 80120a6:	2300      	movs	r3, #0
}
 80120a8:	4618      	mov	r0, r3
 80120aa:	46bd      	mov	sp, r7
 80120ac:	bc80      	pop	{r7}
 80120ae:	4770      	bx	lr
 80120b0:	20000bbc 	.word	0x20000bbc

080120b4 <StopRetransmission>:
    return counter;
}
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 80120b4:	b480      	push	{r7}
 80120b6:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80120b8:	4b1a      	ldr	r3, [pc, #104]	@ (8012124 <StopRetransmission+0x70>)
 80120ba:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 80120be:	f003 0302 	and.w	r3, r3, #2
 80120c2:	b2db      	uxtb	r3, r3
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d009      	beq.n	80120dc <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80120c8:	4b16      	ldr	r3, [pc, #88]	@ (8012124 <StopRetransmission+0x70>)
 80120ca:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d00e      	beq.n	80120f0 <StopRetransmission+0x3c>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80120d2:	4b14      	ldr	r3, [pc, #80]	@ (8012124 <StopRetransmission+0x70>)
 80120d4:	f893 347f 	ldrb.w	r3, [r3, #1151]	@ 0x47f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80120d8:	2b01      	cmp	r3, #1
 80120da:	d009      	beq.n	80120f0 <StopRetransmission+0x3c>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80120dc:	4b12      	ldr	r3, [pc, #72]	@ (8012128 <StopRetransmission+0x74>)
 80120de:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d004      	beq.n	80120f0 <StopRetransmission+0x3c>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
 80120e6:	4b10      	ldr	r3, [pc, #64]	@ (8012128 <StopRetransmission+0x74>)
 80120e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80120ea:	3301      	adds	r3, #1
 80120ec:	4a0e      	ldr	r2, [pc, #56]	@ (8012128 <StopRetransmission+0x74>)
 80120ee:	6293      	str	r3, [r2, #40]	@ 0x28
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80120f0:	4b0c      	ldr	r3, [pc, #48]	@ (8012124 <StopRetransmission+0x70>)
 80120f2:	2200      	movs	r2, #0
 80120f4:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
    MacCtx.NodeAckRequested = false;
 80120f8:	4b0a      	ldr	r3, [pc, #40]	@ (8012124 <StopRetransmission+0x70>)
 80120fa:	2200      	movs	r2, #0
 80120fc:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
 8012100:	4b08      	ldr	r3, [pc, #32]	@ (8012124 <StopRetransmission+0x70>)
 8012102:	2200      	movs	r2, #0
 8012104:	f883 240f 	strb.w	r2, [r3, #1039]	@ 0x40f
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012108:	4b06      	ldr	r3, [pc, #24]	@ (8012124 <StopRetransmission+0x70>)
 801210a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801210e:	f023 0302 	bic.w	r3, r3, #2
 8012112:	4a04      	ldr	r2, [pc, #16]	@ (8012124 <StopRetransmission+0x70>)
 8012114:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 8012118:	2301      	movs	r3, #1
}
 801211a:	4618      	mov	r0, r3
 801211c:	46bd      	mov	sp, r7
 801211e:	bc80      	pop	{r7}
 8012120:	4770      	bx	lr
 8012122:	bf00      	nop
 8012124:	20000bbc 	.word	0x20000bbc
 8012128:	200010c4 	.word	0x200010c4

0801212c <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 801212c:	b580      	push	{r7, lr}
 801212e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012130:	4b08      	ldr	r3, [pc, #32]	@ (8012154 <OnMacProcessNotify+0x28>)
 8012132:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012136:	2b00      	cmp	r3, #0
 8012138:	d00a      	beq.n	8012150 <OnMacProcessNotify+0x24>
 801213a:	4b06      	ldr	r3, [pc, #24]	@ (8012154 <OnMacProcessNotify+0x28>)
 801213c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012140:	695b      	ldr	r3, [r3, #20]
 8012142:	2b00      	cmp	r3, #0
 8012144:	d004      	beq.n	8012150 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012146:	4b03      	ldr	r3, [pc, #12]	@ (8012154 <OnMacProcessNotify+0x28>)
 8012148:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801214c:	695b      	ldr	r3, [r3, #20]
 801214e:	4798      	blx	r3
    }
}
 8012150:	bf00      	nop
 8012152:	bd80      	pop	{r7, pc}
 8012154:	20000bbc 	.word	0x20000bbc

08012158 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8012158:	b580      	push	{r7, lr}
 801215a:	b082      	sub	sp, #8
 801215c:	af00      	add	r7, sp, #0
 801215e:	4603      	mov	r3, r0
 8012160:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8012162:	4b0b      	ldr	r3, [pc, #44]	@ (8012190 <CallNvmDataChangeCallback+0x38>)
 8012164:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012168:	2b00      	cmp	r3, #0
 801216a:	d00c      	beq.n	8012186 <CallNvmDataChangeCallback+0x2e>
 801216c:	4b08      	ldr	r3, [pc, #32]	@ (8012190 <CallNvmDataChangeCallback+0x38>)
 801216e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012172:	691b      	ldr	r3, [r3, #16]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d006      	beq.n	8012186 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8012178:	4b05      	ldr	r3, [pc, #20]	@ (8012190 <CallNvmDataChangeCallback+0x38>)
 801217a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801217e:	691b      	ldr	r3, [r3, #16]
 8012180:	88fa      	ldrh	r2, [r7, #6]
 8012182:	4610      	mov	r0, r2
 8012184:	4798      	blx	r3
    }
}
 8012186:	bf00      	nop
 8012188:	3708      	adds	r7, #8
 801218a:	46bd      	mov	sp, r7
 801218c:	bd80      	pop	{r7, pc}
 801218e:	bf00      	nop
 8012190:	20000bbc 	.word	0x20000bbc

08012194 <AckTimeoutRetriesProcess>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static void AckTimeoutRetriesProcess( void )
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b084      	sub	sp, #16
 8012198:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 801219a:	4b1b      	ldr	r3, [pc, #108]	@ (8012208 <AckTimeoutRetriesProcess+0x74>)
 801219c:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
 80121a0:	4b19      	ldr	r3, [pc, #100]	@ (8012208 <AckTimeoutRetriesProcess+0x74>)
 80121a2:	f893 340d 	ldrb.w	r3, [r3, #1037]	@ 0x40d
 80121a6:	429a      	cmp	r2, r3
 80121a8:	d229      	bcs.n	80121fe <AckTimeoutRetriesProcess+0x6a>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 80121aa:	4b17      	ldr	r3, [pc, #92]	@ (8012208 <AckTimeoutRetriesProcess+0x74>)
 80121ac:	f893 340e 	ldrb.w	r3, [r3, #1038]	@ 0x40e
 80121b0:	3301      	adds	r3, #1
 80121b2:	b2da      	uxtb	r2, r3
 80121b4:	4b14      	ldr	r3, [pc, #80]	@ (8012208 <AckTimeoutRetriesProcess+0x74>)
 80121b6:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 80121ba:	4b13      	ldr	r3, [pc, #76]	@ (8012208 <AckTimeoutRetriesProcess+0x74>)
 80121bc:	f893 340e 	ldrb.w	r3, [r3, #1038]	@ 0x40e
 80121c0:	f003 0301 	and.w	r3, r3, #1
 80121c4:	b2db      	uxtb	r3, r3
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d019      	beq.n	80121fe <AckTimeoutRetriesProcess+0x6a>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80121ca:	2322      	movs	r3, #34	@ 0x22
 80121cc:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80121ce:	4b0f      	ldr	r3, [pc, #60]	@ (801220c <AckTimeoutRetriesProcess+0x78>)
 80121d0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80121d4:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80121d6:	4b0d      	ldr	r3, [pc, #52]	@ (801220c <AckTimeoutRetriesProcess+0x78>)
 80121d8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80121dc:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80121de:	4b0b      	ldr	r3, [pc, #44]	@ (801220c <AckTimeoutRetriesProcess+0x78>)
 80121e0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80121e4:	f107 0208 	add.w	r2, r7, #8
 80121e8:	4611      	mov	r1, r2
 80121ea:	4618      	mov	r0, r3
 80121ec:	f003 fca6 	bl	8015b3c <RegionGetPhyParam>
 80121f0:	4603      	mov	r3, r0
 80121f2:	607b      	str	r3, [r7, #4]
            Nvm.MacGroup1.ChannelsDatarate = phyParam.Value;
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	b25a      	sxtb	r2, r3
 80121f8:	4b04      	ldr	r3, [pc, #16]	@ (801220c <AckTimeoutRetriesProcess+0x78>)
 80121fa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        }
    }
}
 80121fe:	bf00      	nop
 8012200:	3710      	adds	r7, #16
 8012202:	46bd      	mov	sp, r7
 8012204:	bd80      	pop	{r7, pc}
 8012206:	bf00      	nop
 8012208:	20000bbc 	.word	0x20000bbc
 801220c:	200010c4 	.word	0x200010c4

08012210 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 8012210:	b580      	push	{r7, lr}
 8012212:	b084      	sub	sp, #16
 8012214:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 8012216:	4b14      	ldr	r3, [pc, #80]	@ (8012268 <AckTimeoutRetriesFinalize+0x58>)
 8012218:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 801221c:	f083 0301 	eor.w	r3, r3, #1
 8012220:	b2db      	uxtb	r3, r3
 8012222:	2b00      	cmp	r3, #0
 8012224:	d015      	beq.n	8012252 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012226:	2302      	movs	r3, #2
 8012228:	733b      	strb	r3, [r7, #12]
        params.NvmGroup1 = &Nvm.RegionGroup1;
 801222a:	4b10      	ldr	r3, [pc, #64]	@ (801226c <AckTimeoutRetriesFinalize+0x5c>)
 801222c:	607b      	str	r3, [r7, #4]
        params.NvmGroup2 = &Nvm.RegionGroup2;
 801222e:	4b10      	ldr	r3, [pc, #64]	@ (8012270 <AckTimeoutRetriesFinalize+0x60>)
 8012230:	60bb      	str	r3, [r7, #8]
        RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012232:	4b10      	ldr	r3, [pc, #64]	@ (8012274 <AckTimeoutRetriesFinalize+0x64>)
 8012234:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012238:	1d3a      	adds	r2, r7, #4
 801223a:	4611      	mov	r1, r2
 801223c:	4618      	mov	r0, r3
 801223e:	f003 fcc8 	bl	8015bd2 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 8012242:	4b09      	ldr	r3, [pc, #36]	@ (8012268 <AckTimeoutRetriesFinalize+0x58>)
 8012244:	2200      	movs	r2, #0
 8012246:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
        MacCtx.McpsConfirm.AckReceived = false;
 801224a:	4b07      	ldr	r3, [pc, #28]	@ (8012268 <AckTimeoutRetriesFinalize+0x58>)
 801224c:	2200      	movs	r2, #0
 801224e:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 8012252:	4b05      	ldr	r3, [pc, #20]	@ (8012268 <AckTimeoutRetriesFinalize+0x58>)
 8012254:	f893 240e 	ldrb.w	r2, [r3, #1038]	@ 0x40e
 8012258:	4b03      	ldr	r3, [pc, #12]	@ (8012268 <AckTimeoutRetriesFinalize+0x58>)
 801225a:	f883 2439 	strb.w	r2, [r3, #1081]	@ 0x439
}
 801225e:	bf00      	nop
 8012260:	3710      	adds	r7, #16
 8012262:	46bd      	mov	sp, r7
 8012264:	bd80      	pop	{r7, pc}
 8012266:	bf00      	nop
 8012268:	20000bbc 	.word	0x20000bbc
 801226c:	200012e4 	.word	0x200012e4
 8012270:	20001388 	.word	0x20001388
 8012274:	200010c4 	.word	0x200010c4

08012278 <IsRequestPending>:
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8012278:	b480      	push	{r7}
 801227a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801227c:	4b0b      	ldr	r3, [pc, #44]	@ (80122ac <IsRequestPending+0x34>)
 801227e:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012282:	f003 0304 	and.w	r3, r3, #4
 8012286:	b2db      	uxtb	r3, r3
 8012288:	2b00      	cmp	r3, #0
 801228a:	d107      	bne.n	801229c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801228c:	4b07      	ldr	r3, [pc, #28]	@ (80122ac <IsRequestPending+0x34>)
 801228e:	f893 3481 	ldrb.w	r3, [r3, #1153]	@ 0x481
 8012292:	f003 0301 	and.w	r3, r3, #1
 8012296:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012298:	2b00      	cmp	r3, #0
 801229a:	d001      	beq.n	80122a0 <IsRequestPending+0x28>
    {
        return 1;
 801229c:	2301      	movs	r3, #1
 801229e:	e000      	b.n	80122a2 <IsRequestPending+0x2a>
    }
    return 0;
 80122a0:	2300      	movs	r3, #0
}
 80122a2:	4618      	mov	r0, r3
 80122a4:	46bd      	mov	sp, r7
 80122a6:	bc80      	pop	{r7}
 80122a8:	4770      	bx	lr
 80122aa:	bf00      	nop
 80122ac:	20000bbc 	.word	0x20000bbc

080122b0 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80122b0:	b590      	push	{r4, r7, lr}
 80122b2:	b08f      	sub	sp, #60	@ 0x3c
 80122b4:	af02      	add	r7, sp, #8
 80122b6:	6178      	str	r0, [r7, #20]
 80122b8:	6139      	str	r1, [r7, #16]
 80122ba:	4613      	mov	r3, r2
 80122bc:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 80122be:	697b      	ldr	r3, [r7, #20]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d002      	beq.n	80122ca <LoRaMacInitialization+0x1a>
 80122c4:	693b      	ldr	r3, [r7, #16]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d101      	bne.n	80122ce <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80122ca:	2303      	movs	r3, #3
 80122cc:	e273      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80122ce:	697b      	ldr	r3, [r7, #20]
 80122d0:	681b      	ldr	r3, [r3, #0]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d00b      	beq.n	80122ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 80122d6:	697b      	ldr	r3, [r7, #20]
 80122d8:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d007      	beq.n	80122ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 80122de:	697b      	ldr	r3, [r7, #20]
 80122e0:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d003      	beq.n	80122ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 80122e6:	697b      	ldr	r3, [r7, #20]
 80122e8:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d101      	bne.n	80122f2 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80122ee:	2303      	movs	r3, #3
 80122f0:	e261      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80122f2:	7bfb      	ldrb	r3, [r7, #15]
 80122f4:	4618      	mov	r0, r3
 80122f6:	f003 fc06 	bl	8015b06 <RegionIsActive>
 80122fa:	4603      	mov	r3, r0
 80122fc:	f083 0301 	eor.w	r3, r3, #1
 8012300:	b2db      	uxtb	r3, r3
 8012302:	2b00      	cmp	r3, #0
 8012304:	d001      	beq.n	801230a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8012306:	2309      	movs	r3, #9
 8012308:	e255      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 801230a:	6978      	ldr	r0, [r7, #20]
 801230c:	f002 f862 	bl	80143d4 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8012310:	f44f 62ef 	mov.w	r2, #1912	@ 0x778
 8012314:	2100      	movs	r1, #0
 8012316:	48c7      	ldr	r0, [pc, #796]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012318:	f008 fe48 	bl	801afac <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 801231c:	f44f 62a1 	mov.w	r2, #1288	@ 0x508
 8012320:	2100      	movs	r1, #0
 8012322:	48c5      	ldr	r0, [pc, #788]	@ (8012638 <LoRaMacInitialization+0x388>)
 8012324:	f008 fe42 	bl	801afac <memset1>

    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
 8012328:	4bc3      	ldr	r3, [pc, #780]	@ (8012638 <LoRaMacInitialization+0x388>)
 801232a:	2201      	movs	r2, #1
 801232c:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e
    MacCtx.AckTimeoutRetries = 1;
 8012330:	4bc1      	ldr	r3, [pc, #772]	@ (8012638 <LoRaMacInitialization+0x388>)
 8012332:	2201      	movs	r2, #1
 8012334:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8012338:	4abe      	ldr	r2, [pc, #760]	@ (8012634 <LoRaMacInitialization+0x384>)
 801233a:	7bfb      	ldrb	r3, [r7, #15]
 801233c:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8012340:	4bbc      	ldr	r3, [pc, #752]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012342:	2200      	movs	r2, #0
 8012344:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8012348:	4bba      	ldr	r3, [pc, #744]	@ (8012634 <LoRaMacInitialization+0x384>)
 801234a:	2200      	movs	r2, #0
 801234c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8012350:	4bb8      	ldr	r3, [pc, #736]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012352:	4aba      	ldr	r2, [pc, #744]	@ (801263c <LoRaMacInitialization+0x38c>)
 8012354:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
    params.Bands = &RegionBands;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012358:	230f      	movs	r3, #15
 801235a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801235e:	4bb5      	ldr	r3, [pc, #724]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012360:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012364:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012368:	4611      	mov	r1, r2
 801236a:	4618      	mov	r0, r3
 801236c:	f003 fbe6 	bl	8015b3c <RegionGetPhyParam>
 8012370:	4603      	mov	r3, r0
 8012372:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012376:	2b00      	cmp	r3, #0
 8012378:	bf14      	ite	ne
 801237a:	2301      	movne	r3, #1
 801237c:	2300      	moveq	r3, #0
 801237e:	b2da      	uxtb	r2, r3
 8012380:	4bac      	ldr	r3, [pc, #688]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012382:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012386:	230a      	movs	r3, #10
 8012388:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801238c:	4ba9      	ldr	r3, [pc, #676]	@ (8012634 <LoRaMacInitialization+0x384>)
 801238e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012392:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012396:	4611      	mov	r1, r2
 8012398:	4618      	mov	r0, r3
 801239a:	f003 fbcf 	bl	8015b3c <RegionGetPhyParam>
 801239e:	4603      	mov	r3, r0
 80123a0:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 80123a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123a4:	b25a      	sxtb	r2, r3
 80123a6:	4ba3      	ldr	r3, [pc, #652]	@ (8012634 <LoRaMacInitialization+0x384>)
 80123a8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 80123ac:	2306      	movs	r3, #6
 80123ae:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123b2:	4ba0      	ldr	r3, [pc, #640]	@ (8012634 <LoRaMacInitialization+0x384>)
 80123b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80123b8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80123bc:	4611      	mov	r1, r2
 80123be:	4618      	mov	r0, r3
 80123c0:	f003 fbbc 	bl	8015b3c <RegionGetPhyParam>
 80123c4:	4603      	mov	r3, r0
 80123c6:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 80123c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123ca:	b25a      	sxtb	r2, r3
 80123cc:	4b99      	ldr	r3, [pc, #612]	@ (8012634 <LoRaMacInitialization+0x384>)
 80123ce:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 80123d2:	2310      	movs	r3, #16
 80123d4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123d8:	4b96      	ldr	r3, [pc, #600]	@ (8012634 <LoRaMacInitialization+0x384>)
 80123da:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80123de:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80123e2:	4611      	mov	r1, r2
 80123e4:	4618      	mov	r0, r3
 80123e6:	f003 fba9 	bl	8015b3c <RegionGetPhyParam>
 80123ea:	4603      	mov	r3, r0
 80123ec:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 80123ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123f0:	4a90      	ldr	r2, [pc, #576]	@ (8012634 <LoRaMacInitialization+0x384>)
 80123f2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 80123f6:	2311      	movs	r3, #17
 80123f8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123fc:	4b8d      	ldr	r3, [pc, #564]	@ (8012634 <LoRaMacInitialization+0x384>)
 80123fe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012402:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012406:	4611      	mov	r1, r2
 8012408:	4618      	mov	r0, r3
 801240a:	f003 fb97 	bl	8015b3c <RegionGetPhyParam>
 801240e:	4603      	mov	r3, r0
 8012410:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8012412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012414:	4a87      	ldr	r2, [pc, #540]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012416:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 801241a:	2312      	movs	r3, #18
 801241c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012420:	4b84      	ldr	r3, [pc, #528]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012422:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012426:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801242a:	4611      	mov	r1, r2
 801242c:	4618      	mov	r0, r3
 801242e:	f003 fb85 	bl	8015b3c <RegionGetPhyParam>
 8012432:	4603      	mov	r3, r0
 8012434:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8012436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012438:	4a7e      	ldr	r2, [pc, #504]	@ (8012634 <LoRaMacInitialization+0x384>)
 801243a:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 801243e:	2313      	movs	r3, #19
 8012440:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012444:	4b7b      	ldr	r3, [pc, #492]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012446:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801244a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801244e:	4611      	mov	r1, r2
 8012450:	4618      	mov	r0, r3
 8012452:	f003 fb73 	bl	8015b3c <RegionGetPhyParam>
 8012456:	4603      	mov	r3, r0
 8012458:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 801245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801245c:	4a75      	ldr	r2, [pc, #468]	@ (8012634 <LoRaMacInitialization+0x384>)
 801245e:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8012462:	2314      	movs	r3, #20
 8012464:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012468:	4b72      	ldr	r3, [pc, #456]	@ (8012634 <LoRaMacInitialization+0x384>)
 801246a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801246e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012472:	4611      	mov	r1, r2
 8012474:	4618      	mov	r0, r3
 8012476:	f003 fb61 	bl	8015b3c <RegionGetPhyParam>
 801247a:	4603      	mov	r3, r0
 801247c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012480:	4a6c      	ldr	r2, [pc, #432]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012482:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8012486:	2317      	movs	r3, #23
 8012488:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801248c:	4b69      	ldr	r3, [pc, #420]	@ (8012634 <LoRaMacInitialization+0x384>)
 801248e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012492:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012496:	4611      	mov	r1, r2
 8012498:	4618      	mov	r0, r3
 801249a:	f003 fb4f 	bl	8015b3c <RegionGetPhyParam>
 801249e:	4603      	mov	r3, r0
 80124a0:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 80124a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124a4:	b2da      	uxtb	r2, r3
 80124a6:	4b63      	ldr	r3, [pc, #396]	@ (8012634 <LoRaMacInitialization+0x384>)
 80124a8:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 80124ac:	2318      	movs	r3, #24
 80124ae:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80124b2:	4b60      	ldr	r3, [pc, #384]	@ (8012634 <LoRaMacInitialization+0x384>)
 80124b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80124b8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80124bc:	4611      	mov	r1, r2
 80124be:	4618      	mov	r0, r3
 80124c0:	f003 fb3c 	bl	8015b3c <RegionGetPhyParam>
 80124c4:	4603      	mov	r3, r0
 80124c6:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 80124c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ca:	4a5a      	ldr	r2, [pc, #360]	@ (8012634 <LoRaMacInitialization+0x384>)
 80124cc:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80124d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124d2:	4a58      	ldr	r2, [pc, #352]	@ (8012634 <LoRaMacInitialization+0x384>)
 80124d4:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80124d8:	2319      	movs	r3, #25
 80124da:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80124de:	4b55      	ldr	r3, [pc, #340]	@ (8012634 <LoRaMacInitialization+0x384>)
 80124e0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80124e4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80124e8:	4611      	mov	r1, r2
 80124ea:	4618      	mov	r0, r3
 80124ec:	f003 fb26 	bl	8015b3c <RegionGetPhyParam>
 80124f0:	4603      	mov	r3, r0
 80124f2:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80124f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124f6:	b2da      	uxtb	r2, r3
 80124f8:	4b4e      	ldr	r3, [pc, #312]	@ (8012634 <LoRaMacInitialization+0x384>)
 80124fa:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80124fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012500:	b2da      	uxtb	r2, r3
 8012502:	4b4c      	ldr	r3, [pc, #304]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012504:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8012508:	231e      	movs	r3, #30
 801250a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801250e:	4b49      	ldr	r3, [pc, #292]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012510:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012514:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012518:	4611      	mov	r1, r2
 801251a:	4618      	mov	r0, r3
 801251c:	f003 fb0e 	bl	8015b3c <RegionGetPhyParam>
 8012520:	4603      	mov	r3, r0
 8012522:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8012524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012526:	b2da      	uxtb	r2, r3
 8012528:	4b42      	ldr	r3, [pc, #264]	@ (8012634 <LoRaMacInitialization+0x384>)
 801252a:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 801252e:	231f      	movs	r3, #31
 8012530:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012534:	4b3f      	ldr	r3, [pc, #252]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012536:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801253a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801253e:	4611      	mov	r1, r2
 8012540:	4618      	mov	r0, r3
 8012542:	f003 fafb 	bl	8015b3c <RegionGetPhyParam>
 8012546:	4603      	mov	r3, r0
 8012548:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 801254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801254c:	b2da      	uxtb	r2, r3
 801254e:	4b39      	ldr	r3, [pc, #228]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012550:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8012554:	2320      	movs	r3, #32
 8012556:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801255a:	4b36      	ldr	r3, [pc, #216]	@ (8012634 <LoRaMacInitialization+0x384>)
 801255c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012560:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012564:	4611      	mov	r1, r2
 8012566:	4618      	mov	r0, r3
 8012568:	f003 fae8 	bl	8015b3c <RegionGetPhyParam>
 801256c:	4603      	mov	r3, r0
 801256e:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8012570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012572:	4a30      	ldr	r2, [pc, #192]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012574:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8012578:	2321      	movs	r3, #33	@ 0x21
 801257a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801257e:	4b2d      	ldr	r3, [pc, #180]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012580:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012584:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012588:	4611      	mov	r1, r2
 801258a:	4618      	mov	r0, r3
 801258c:	f003 fad6 	bl	8015b3c <RegionGetPhyParam>
 8012590:	4603      	mov	r3, r0
 8012592:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8012594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012596:	4a27      	ldr	r2, [pc, #156]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012598:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 801259c:	230b      	movs	r3, #11
 801259e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80125a2:	4b24      	ldr	r3, [pc, #144]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125a4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125a8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80125ac:	4611      	mov	r1, r2
 80125ae:	4618      	mov	r0, r3
 80125b0:	f003 fac4 	bl	8015b3c <RegionGetPhyParam>
 80125b4:	4603      	mov	r3, r0
 80125b6:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 80125b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125ba:	b29a      	uxth	r2, r3
 80125bc:	4b1d      	ldr	r3, [pc, #116]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125be:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 80125c2:	230c      	movs	r3, #12
 80125c4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80125c8:	4b1a      	ldr	r3, [pc, #104]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125ca:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125ce:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80125d2:	4611      	mov	r1, r2
 80125d4:	4618      	mov	r0, r3
 80125d6:	f003 fab1 	bl	8015b3c <RegionGetPhyParam>
 80125da:	4603      	mov	r3, r0
 80125dc:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 80125de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125e0:	b29a      	uxth	r2, r3
 80125e2:	4b14      	ldr	r3, [pc, #80]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125e4:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 80125e8:	4b12      	ldr	r3, [pc, #72]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125ea:	2201      	movs	r2, #1
 80125ec:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 80125f0:	4b10      	ldr	r3, [pc, #64]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125f2:	220a      	movs	r2, #10
 80125f4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 80125f8:	4b0e      	ldr	r3, [pc, #56]	@ (8012634 <LoRaMacInitialization+0x384>)
 80125fa:	2206      	movs	r2, #6
 80125fc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8012600:	4b0c      	ldr	r3, [pc, #48]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012602:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012606:	4a0b      	ldr	r2, [pc, #44]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012608:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 801260a:	4b0a      	ldr	r3, [pc, #40]	@ (8012634 <LoRaMacInitialization+0x384>)
 801260c:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012610:	4b08      	ldr	r3, [pc, #32]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012612:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8012616:	4b07      	ldr	r3, [pc, #28]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012618:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801261c:	4a05      	ldr	r2, [pc, #20]	@ (8012634 <LoRaMacInitialization+0x384>)
 801261e:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8012620:	4b04      	ldr	r3, [pc, #16]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012622:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012626:	4a03      	ldr	r2, [pc, #12]	@ (8012634 <LoRaMacInitialization+0x384>)
 8012628:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 801262a:	4b02      	ldr	r3, [pc, #8]	@ (8012634 <LoRaMacInitialization+0x384>)
 801262c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012630:	e006      	b.n	8012640 <LoRaMacInitialization+0x390>
 8012632:	bf00      	nop
 8012634:	200010c4 	.word	0x200010c4
 8012638:	20000bbc 	.word	0x20000bbc
 801263c:	01000300 	.word	0x01000300
 8012640:	4a5f      	ldr	r2, [pc, #380]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012642:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8012644:	4b5e      	ldr	r3, [pc, #376]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012646:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801264a:	4a5d      	ldr	r2, [pc, #372]	@ (80127c0 <LoRaMacInitialization+0x510>)
 801264c:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 801264e:	4b5c      	ldr	r3, [pc, #368]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012650:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8012654:	4a5a      	ldr	r2, [pc, #360]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012656:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8012658:	4b59      	ldr	r3, [pc, #356]	@ (80127c0 <LoRaMacInitialization+0x510>)
 801265a:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 801265e:	4b58      	ldr	r3, [pc, #352]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012660:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8012664:	2300      	movs	r3, #0
 8012666:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 801266a:	4b56      	ldr	r3, [pc, #344]	@ (80127c4 <LoRaMacInitialization+0x514>)
 801266c:	61bb      	str	r3, [r7, #24]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 801266e:	4b56      	ldr	r3, [pc, #344]	@ (80127c8 <LoRaMacInitialization+0x518>)
 8012670:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012672:	4b53      	ldr	r3, [pc, #332]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012674:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012678:	f107 0218 	add.w	r2, r7, #24
 801267c:	4611      	mov	r1, r2
 801267e:	4618      	mov	r0, r3
 8012680:	f003 faa7 	bl	8015bd2 <RegionInitDefaults>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8012684:	4a51      	ldr	r2, [pc, #324]	@ (80127cc <LoRaMacInitialization+0x51c>)
 8012686:	693b      	ldr	r3, [r7, #16]
 8012688:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 801268c:	2000      	movs	r0, #0
 801268e:	f7ff f813 	bl	80116b8 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8012692:	4b4b      	ldr	r3, [pc, #300]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012694:	2201      	movs	r2, #1
 8012696:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 801269a:	4a4c      	ldr	r2, [pc, #304]	@ (80127cc <LoRaMacInitialization+0x51c>)
 801269c:	697b      	ldr	r3, [r7, #20]
 801269e:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 80126a2:	4b4a      	ldr	r3, [pc, #296]	@ (80127cc <LoRaMacInitialization+0x51c>)
 80126a4:	2200      	movs	r2, #0
 80126a6:	f883 2481 	strb.w	r2, [r3, #1153]	@ 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 80126aa:	4b48      	ldr	r3, [pc, #288]	@ (80127cc <LoRaMacInitialization+0x51c>)
 80126ac:	2201      	movs	r2, #1
 80126ae:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 80126b2:	4b43      	ldr	r3, [pc, #268]	@ (80127c0 <LoRaMacInitialization+0x510>)
 80126b4:	2200      	movs	r2, #0
 80126b6:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 80126b8:	4b41      	ldr	r3, [pc, #260]	@ (80127c0 <LoRaMacInitialization+0x510>)
 80126ba:	2200      	movs	r2, #0
 80126bc:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 80126be:	2300      	movs	r3, #0
 80126c0:	9300      	str	r3, [sp, #0]
 80126c2:	4b43      	ldr	r3, [pc, #268]	@ (80127d0 <LoRaMacInitialization+0x520>)
 80126c4:	2200      	movs	r2, #0
 80126c6:	f04f 31ff 	mov.w	r1, #4294967295
 80126ca:	4842      	ldr	r0, [pc, #264]	@ (80127d4 <LoRaMacInitialization+0x524>)
 80126cc:	f00c fd42 	bl	801f154 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 80126d0:	2300      	movs	r3, #0
 80126d2:	9300      	str	r3, [sp, #0]
 80126d4:	4b40      	ldr	r3, [pc, #256]	@ (80127d8 <LoRaMacInitialization+0x528>)
 80126d6:	2200      	movs	r2, #0
 80126d8:	f04f 31ff 	mov.w	r1, #4294967295
 80126dc:	483f      	ldr	r0, [pc, #252]	@ (80127dc <LoRaMacInitialization+0x52c>)
 80126de:	f00c fd39 	bl	801f154 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 80126e2:	2300      	movs	r3, #0
 80126e4:	9300      	str	r3, [sp, #0]
 80126e6:	4b3e      	ldr	r3, [pc, #248]	@ (80127e0 <LoRaMacInitialization+0x530>)
 80126e8:	2200      	movs	r2, #0
 80126ea:	f04f 31ff 	mov.w	r1, #4294967295
 80126ee:	483d      	ldr	r0, [pc, #244]	@ (80127e4 <LoRaMacInitialization+0x534>)
 80126f0:	f00c fd30 	bl	801f154 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 80126f4:	2300      	movs	r3, #0
 80126f6:	9300      	str	r3, [sp, #0]
 80126f8:	4b3b      	ldr	r3, [pc, #236]	@ (80127e8 <LoRaMacInitialization+0x538>)
 80126fa:	2200      	movs	r2, #0
 80126fc:	f04f 31ff 	mov.w	r1, #4294967295
 8012700:	483a      	ldr	r0, [pc, #232]	@ (80127ec <LoRaMacInitialization+0x53c>)
 8012702:	f00c fd27 	bl	801f154 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8012706:	4c2e      	ldr	r4, [pc, #184]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012708:	463b      	mov	r3, r7
 801270a:	4618      	mov	r0, r3
 801270c:	f00c f898 	bl	801e840 <SysTimeGetMcuTime>
 8012710:	f504 7390 	add.w	r3, r4, #288	@ 0x120
 8012714:	463a      	mov	r2, r7
 8012716:	e892 0003 	ldmia.w	r2, {r0, r1}
 801271a:	e883 0003 	stmia.w	r3, {r0, r1}
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 801271e:	4b2b      	ldr	r3, [pc, #172]	@ (80127cc <LoRaMacInitialization+0x51c>)
 8012720:	4a33      	ldr	r2, [pc, #204]	@ (80127f0 <LoRaMacInitialization+0x540>)
 8012722:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8012726:	4b29      	ldr	r3, [pc, #164]	@ (80127cc <LoRaMacInitialization+0x51c>)
 8012728:	4a32      	ldr	r2, [pc, #200]	@ (80127f4 <LoRaMacInitialization+0x544>)
 801272a:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 801272e:	4b27      	ldr	r3, [pc, #156]	@ (80127cc <LoRaMacInitialization+0x51c>)
 8012730:	4a31      	ldr	r2, [pc, #196]	@ (80127f8 <LoRaMacInitialization+0x548>)
 8012732:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8012736:	4b25      	ldr	r3, [pc, #148]	@ (80127cc <LoRaMacInitialization+0x51c>)
 8012738:	4a30      	ldr	r2, [pc, #192]	@ (80127fc <LoRaMacInitialization+0x54c>)
 801273a:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 801273e:	4b23      	ldr	r3, [pc, #140]	@ (80127cc <LoRaMacInitialization+0x51c>)
 8012740:	4a2f      	ldr	r2, [pc, #188]	@ (8012800 <LoRaMacInitialization+0x550>)
 8012742:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8012746:	4b2f      	ldr	r3, [pc, #188]	@ (8012804 <LoRaMacInitialization+0x554>)
 8012748:	681b      	ldr	r3, [r3, #0]
 801274a:	482f      	ldr	r0, [pc, #188]	@ (8012808 <LoRaMacInitialization+0x558>)
 801274c:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 801274e:	482f      	ldr	r0, [pc, #188]	@ (801280c <LoRaMacInitialization+0x55c>)
 8012750:	f7fa fc72 	bl	800d038 <SecureElementInit>
 8012754:	4603      	mov	r3, r0
 8012756:	2b00      	cmp	r3, #0
 8012758:	d001      	beq.n	801275e <LoRaMacInitialization+0x4ae>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801275a:	2311      	movs	r3, #17
 801275c:	e02b      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 801275e:	4818      	ldr	r0, [pc, #96]	@ (80127c0 <LoRaMacInitialization+0x510>)
 8012760:	f002 faf8 	bl	8014d54 <LoRaMacCryptoInit>
 8012764:	4603      	mov	r3, r0
 8012766:	2b00      	cmp	r3, #0
 8012768:	d001      	beq.n	801276e <LoRaMacInitialization+0x4be>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801276a:	2311      	movs	r3, #17
 801276c:	e023      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 801276e:	f001 fbf3 	bl	8013f58 <LoRaMacCommandsInit>
 8012772:	4603      	mov	r3, r0
 8012774:	2b00      	cmp	r3, #0
 8012776:	d001      	beq.n	801277c <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012778:	2313      	movs	r3, #19
 801277a:	e01c      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 801277c:	4824      	ldr	r0, [pc, #144]	@ (8012810 <LoRaMacInitialization+0x560>)
 801277e:	f002 fbb3 	bl	8014ee8 <LoRaMacCryptoSetMulticastReference>
 8012782:	4603      	mov	r3, r0
 8012784:	2b00      	cmp	r3, #0
 8012786:	d001      	beq.n	801278c <LoRaMacInitialization+0x4dc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012788:	2311      	movs	r3, #17
 801278a:	e014      	b.n	80127b6 <LoRaMacInitialization+0x506>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 801278c:	4b1d      	ldr	r3, [pc, #116]	@ (8012804 <LoRaMacInitialization+0x554>)
 801278e:	695b      	ldr	r3, [r3, #20]
 8012790:	4798      	blx	r3
 8012792:	4603      	mov	r3, r0
 8012794:	4618      	mov	r0, r3
 8012796:	f008 fba9 	bl	801aeec <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801279a:	4b1a      	ldr	r3, [pc, #104]	@ (8012804 <LoRaMacInitialization+0x554>)
 801279c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801279e:	4a08      	ldr	r2, [pc, #32]	@ (80127c0 <LoRaMacInitialization+0x510>)
 80127a0:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 80127a4:	4610      	mov	r0, r2
 80127a6:	4798      	blx	r3
    Radio.Sleep( );
 80127a8:	4b16      	ldr	r3, [pc, #88]	@ (8012804 <LoRaMacInitialization+0x554>)
 80127aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127ac:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80127ae:	2001      	movs	r0, #1
 80127b0:	f7fd fa8e 	bl	800fcd0 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 80127b4:	2300      	movs	r3, #0
}
 80127b6:	4618      	mov	r0, r3
 80127b8:	3734      	adds	r7, #52	@ 0x34
 80127ba:	46bd      	mov	sp, r7
 80127bc:	bd90      	pop	{r4, r7, pc}
 80127be:	bf00      	nop
 80127c0:	200010c4 	.word	0x200010c4
 80127c4:	200012e4 	.word	0x200012e4
 80127c8:	20001388 	.word	0x20001388
 80127cc:	20000bbc 	.word	0x20000bbc
 80127d0:	08010211 	.word	0x08010211
 80127d4:	20000f24 	.word	0x20000f24
 80127d8:	08010285 	.word	0x08010285
 80127dc:	20000f3c 	.word	0x20000f3c
 80127e0:	080102f1 	.word	0x080102f1
 80127e4:	20000f54 	.word	0x20000f54
 80127e8:	08010365 	.word	0x08010365
 80127ec:	20000fb0 	.word	0x20000fb0
 80127f0:	0800edd1 	.word	0x0800edd1
 80127f4:	0800ee2d 	.word	0x0800ee2d
 80127f8:	0800eec5 	.word	0x0800eec5
 80127fc:	0800ee99 	.word	0x0800ee99
 8012800:	0800eee1 	.word	0x0800eee1
 8012804:	08023bb4 	.word	0x08023bb4
 8012808:	20000f08 	.word	0x20000f08
 801280c:	2000120c 	.word	0x2000120c
 8012810:	200011ac 	.word	0x200011ac

08012814 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8012814:	b580      	push	{r7, lr}
 8012816:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8012818:	4b04      	ldr	r3, [pc, #16]	@ (801282c <LoRaMacStart+0x18>)
 801281a:	2200      	movs	r2, #0
 801281c:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 8012820:	f7fc fb74 	bl	800ef0c <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8012824:	2300      	movs	r3, #0
}
 8012826:	4618      	mov	r0, r3
 8012828:	bd80      	pop	{r7, pc}
 801282a:	bf00      	nop
 801282c:	20000bbc 	.word	0x20000bbc

08012830 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8012830:	b580      	push	{r7, lr}
 8012832:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8012834:	f7fd fa20 	bl	800fc78 <LoRaMacIsBusy>
 8012838:	4603      	mov	r3, r0
 801283a:	f083 0301 	eor.w	r3, r3, #1
 801283e:	b2db      	uxtb	r3, r3
 8012840:	2b00      	cmp	r3, #0
 8012842:	d00d      	beq.n	8012860 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8012844:	4b0b      	ldr	r3, [pc, #44]	@ (8012874 <LoRaMacStop+0x44>)
 8012846:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801284a:	2b02      	cmp	r3, #2
 801284c:	d102      	bne.n	8012854 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 801284e:	4b0a      	ldr	r3, [pc, #40]	@ (8012878 <LoRaMacStop+0x48>)
 8012850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012852:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8012854:	4b09      	ldr	r3, [pc, #36]	@ (801287c <LoRaMacStop+0x4c>)
 8012856:	2201      	movs	r2, #1
 8012858:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 801285c:	2300      	movs	r3, #0
 801285e:	e007      	b.n	8012870 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012860:	4b06      	ldr	r3, [pc, #24]	@ (801287c <LoRaMacStop+0x4c>)
 8012862:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012866:	2b01      	cmp	r3, #1
 8012868:	d101      	bne.n	801286e <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 801286a:	2300      	movs	r3, #0
 801286c:	e000      	b.n	8012870 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 801286e:	2301      	movs	r3, #1
}
 8012870:	4618      	mov	r0, r3
 8012872:	bd80      	pop	{r7, pc}
 8012874:	200010c4 	.word	0x200010c4
 8012878:	08023bb4 	.word	0x08023bb4
 801287c:	20000bbc 	.word	0x20000bbc

08012880 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012880:	b580      	push	{r7, lr}
 8012882:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012884:	4812      	ldr	r0, [pc, #72]	@ (80128d0 <LoRaMacHalt+0x50>)
 8012886:	f00c fd09 	bl	801f29c <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 801288a:	4812      	ldr	r0, [pc, #72]	@ (80128d4 <LoRaMacHalt+0x54>)
 801288c:	f00c fd06 	bl	801f29c <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012890:	4811      	ldr	r0, [pc, #68]	@ (80128d8 <LoRaMacHalt+0x58>)
 8012892:	f00c fd03 	bl	801f29c <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
 8012896:	4811      	ldr	r0, [pc, #68]	@ (80128dc <LoRaMacHalt+0x5c>)
 8012898:	f00c fd00 	bl	801f29c <UTIL_TIMER_Stop>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 801289c:	f001 f9db 	bl	8013c56 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 80128a0:	4b0f      	ldr	r3, [pc, #60]	@ (80128e0 <LoRaMacHalt+0x60>)
 80128a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128a4:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 80128a6:	4b0f      	ldr	r3, [pc, #60]	@ (80128e4 <LoRaMacHalt+0x64>)
 80128a8:	2200      	movs	r2, #0
 80128aa:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 80128ae:	480e      	ldr	r0, [pc, #56]	@ (80128e8 <LoRaMacHalt+0x68>)
 80128b0:	f7fd fbaa 	bl	8010008 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 80128b4:	f44f 62ef 	mov.w	r2, #1912	@ 0x778
 80128b8:	490b      	ldr	r1, [pc, #44]	@ (80128e8 <LoRaMacHalt+0x68>)
 80128ba:	480c      	ldr	r0, [pc, #48]	@ (80128ec <LoRaMacHalt+0x6c>)
 80128bc:	f008 fb3b 	bl	801af36 <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 80128c0:	4b08      	ldr	r3, [pc, #32]	@ (80128e4 <LoRaMacHalt+0x64>)
 80128c2:	2201      	movs	r2, #1
 80128c4:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 80128c8:	2300      	movs	r3, #0
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	bd80      	pop	{r7, pc}
 80128ce:	bf00      	nop
 80128d0:	20000f24 	.word	0x20000f24
 80128d4:	20000f3c 	.word	0x20000f3c
 80128d8:	20000f54 	.word	0x20000f54
 80128dc:	20000fb0 	.word	0x20000fb0
 80128e0:	08023bb4 	.word	0x08023bb4
 80128e4:	20000bbc 	.word	0x20000bbc
 80128e8:	200010c4 	.word	0x200010c4
 80128ec:	2000183c 	.word	0x2000183c

080128f0 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 80128f0:	b580      	push	{r7, lr}
 80128f2:	b08a      	sub	sp, #40	@ 0x28
 80128f4:	af00      	add	r7, sp, #0
 80128f6:	4603      	mov	r3, r0
 80128f8:	6039      	str	r1, [r7, #0]
 80128fa:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80128fc:	4b3e      	ldr	r3, [pc, #248]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 80128fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012900:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012902:	4b3d      	ldr	r3, [pc, #244]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 8012904:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 8012908:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801290a:	4b3b      	ldr	r3, [pc, #236]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 801290c:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 8012910:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8012912:	2300      	movs	r3, #0
 8012914:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d101      	bne.n	8012920 <LoRaMacQueryTxPossible+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801291c:	2303      	movs	r3, #3
 801291e:	e066      	b.n	80129ee <LoRaMacQueryTxPossible+0xfe>
    }

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
 8012920:	4b35      	ldr	r3, [pc, #212]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 8012922:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
 8012926:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8012928:	2300      	movs	r3, #0
 801292a:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 801292c:	4b32      	ldr	r3, [pc, #200]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 801292e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012932:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8012934:	4b30      	ldr	r3, [pc, #192]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 8012936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012938:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801293a:	4b2f      	ldr	r3, [pc, #188]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 801293c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8012940:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012942:	4b2d      	ldr	r3, [pc, #180]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 8012944:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8012948:	847b      	strh	r3, [r7, #34]	@ 0x22
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801294a:	4b2b      	ldr	r3, [pc, #172]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 801294c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012950:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012954:	4b28      	ldr	r3, [pc, #160]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 8012956:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 801295a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801295e:	4b26      	ldr	r3, [pc, #152]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 8012960:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012964:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    adrNext.Region = Nvm.MacGroup2.Region;
 8012968:	4b23      	ldr	r3, [pc, #140]	@ (80129f8 <LoRaMacQueryTxPossible+0x108>)
 801296a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801296e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8012972:	f107 0310 	add.w	r3, r7, #16
 8012976:	f107 020e 	add.w	r2, r7, #14
 801297a:	f107 010f 	add.w	r1, r7, #15
 801297e:	f107 0014 	add.w	r0, r7, #20
 8012982:	f001 f8d3 	bl	8013b2c <LoRaMacAdrCalcNext>
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8012986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801298a:	4618      	mov	r0, r3
 801298c:	f7fd fe3c 	bl	8010608 <GetMaxAppPayloadWithoutFOptsLength>
 8012990:	4603      	mov	r3, r0
 8012992:	461a      	mov	r2, r3
 8012994:	683b      	ldr	r3, [r7, #0]
 8012996:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8012998:	f107 0308 	add.w	r3, r7, #8
 801299c:	4618      	mov	r0, r3
 801299e:	f001 fbe1 	bl	8014164 <LoRaMacCommandsGetSizeSerializedCmds>
 80129a2:	4603      	mov	r3, r0
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d001      	beq.n	80129ac <LoRaMacQueryTxPossible+0xbc>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80129a8:	2313      	movs	r3, #19
 80129aa:	e020      	b.n	80129ee <LoRaMacQueryTxPossible+0xfe>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 80129ac:	68bb      	ldr	r3, [r7, #8]
 80129ae:	2b0f      	cmp	r3, #15
 80129b0:	d819      	bhi.n	80129e6 <LoRaMacQueryTxPossible+0xf6>
 80129b2:	683b      	ldr	r3, [r7, #0]
 80129b4:	785b      	ldrb	r3, [r3, #1]
 80129b6:	461a      	mov	r2, r3
 80129b8:	68bb      	ldr	r3, [r7, #8]
 80129ba:	429a      	cmp	r2, r3
 80129bc:	d313      	bcc.n	80129e6 <LoRaMacQueryTxPossible+0xf6>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 80129be:	683b      	ldr	r3, [r7, #0]
 80129c0:	785a      	ldrb	r2, [r3, #1]
 80129c2:	68bb      	ldr	r3, [r7, #8]
 80129c4:	b2db      	uxtb	r3, r3
 80129c6:	1ad3      	subs	r3, r2, r3
 80129c8:	b2da      	uxtb	r2, r3
 80129ca:	683b      	ldr	r3, [r7, #0]
 80129cc:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 80129ce:	683b      	ldr	r3, [r7, #0]
 80129d0:	785b      	ldrb	r3, [r3, #1]
 80129d2:	4619      	mov	r1, r3
 80129d4:	79fa      	ldrb	r2, [r7, #7]
 80129d6:	68bb      	ldr	r3, [r7, #8]
 80129d8:	4413      	add	r3, r2
 80129da:	4299      	cmp	r1, r3
 80129dc:	d301      	bcc.n	80129e2 <LoRaMacQueryTxPossible+0xf2>
        {
            return LORAMAC_STATUS_OK;
 80129de:	2300      	movs	r3, #0
 80129e0:	e005      	b.n	80129ee <LoRaMacQueryTxPossible+0xfe>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 80129e2:	2308      	movs	r3, #8
 80129e4:	e003      	b.n	80129ee <LoRaMacQueryTxPossible+0xfe>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	2200      	movs	r2, #0
 80129ea:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80129ec:	2308      	movs	r3, #8
    }
}
 80129ee:	4618      	mov	r0, r3
 80129f0:	3728      	adds	r7, #40	@ 0x28
 80129f2:	46bd      	mov	sp, r7
 80129f4:	bd80      	pop	{r7, pc}
 80129f6:	bf00      	nop
 80129f8:	200010c4 	.word	0x200010c4

080129fc <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80129fc:	b590      	push	{r4, r7, lr}
 80129fe:	b087      	sub	sp, #28
 8012a00:	af00      	add	r7, sp, #0
 8012a02:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012a04:	2300      	movs	r3, #0
 8012a06:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d101      	bne.n	8012a12 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012a0e:	2303      	movs	r3, #3
 8012a10:	e1a4      	b.n	8012d5c <LoRaMacMibGetRequestConfirm+0x360>
    }

    switch( mibGet->Type )
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	781b      	ldrb	r3, [r3, #0]
 8012a16:	2b3f      	cmp	r3, #63	@ 0x3f
 8012a18:	f200 8199 	bhi.w	8012d4e <LoRaMacMibGetRequestConfirm+0x352>
 8012a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8012a24 <LoRaMacMibGetRequestConfirm+0x28>)
 8012a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a22:	bf00      	nop
 8012a24:	08012b25 	.word	0x08012b25
 8012a28:	08012b31 	.word	0x08012b31
 8012a2c:	08012b3d 	.word	0x08012b3d
 8012a30:	08012b49 	.word	0x08012b49
 8012a34:	08012b55 	.word	0x08012b55
 8012a38:	08012b61 	.word	0x08012b61
 8012a3c:	08012b6d 	.word	0x08012b6d
 8012a40:	08012d4f 	.word	0x08012d4f
 8012a44:	08012d4f 	.word	0x08012d4f
 8012a48:	08012d4f 	.word	0x08012d4f
 8012a4c:	08012d4f 	.word	0x08012d4f
 8012a50:	08012d4f 	.word	0x08012d4f
 8012a54:	08012d4f 	.word	0x08012d4f
 8012a58:	08012d4f 	.word	0x08012d4f
 8012a5c:	08012d4f 	.word	0x08012d4f
 8012a60:	08012b81 	.word	0x08012b81
 8012a64:	08012b8d 	.word	0x08012b8d
 8012a68:	08012b99 	.word	0x08012b99
 8012a6c:	08012bbb 	.word	0x08012bbb
 8012a70:	08012bcd 	.word	0x08012bcd
 8012a74:	08012bdf 	.word	0x08012bdf
 8012a78:	08012bf1 	.word	0x08012bf1
 8012a7c:	08012c25 	.word	0x08012c25
 8012a80:	08012c03 	.word	0x08012c03
 8012a84:	08012c47 	.word	0x08012c47
 8012a88:	08012c53 	.word	0x08012c53
 8012a8c:	08012c5d 	.word	0x08012c5d
 8012a90:	08012c67 	.word	0x08012c67
 8012a94:	08012c71 	.word	0x08012c71
 8012a98:	08012c7b 	.word	0x08012c7b
 8012a9c:	08012c85 	.word	0x08012c85
 8012aa0:	08012c91 	.word	0x08012c91
 8012aa4:	08012ca9 	.word	0x08012ca9
 8012aa8:	08012c9d 	.word	0x08012c9d
 8012aac:	08012cb5 	.word	0x08012cb5
 8012ab0:	08012cbf 	.word	0x08012cbf
 8012ab4:	08012ccb 	.word	0x08012ccb
 8012ab8:	08012ce7 	.word	0x08012ce7
 8012abc:	08012cd7 	.word	0x08012cd7
 8012ac0:	08012cdf 	.word	0x08012cdf
 8012ac4:	08012d4f 	.word	0x08012d4f
 8012ac8:	08012cf3 	.word	0x08012cf3
 8012acc:	08012d4f 	.word	0x08012d4f
 8012ad0:	08012d4f 	.word	0x08012d4f
 8012ad4:	08012d4f 	.word	0x08012d4f
 8012ad8:	08012d4f 	.word	0x08012d4f
 8012adc:	08012d4f 	.word	0x08012d4f
 8012ae0:	08012d4f 	.word	0x08012d4f
 8012ae4:	08012d4f 	.word	0x08012d4f
 8012ae8:	08012d4f 	.word	0x08012d4f
 8012aec:	08012d4f 	.word	0x08012d4f
 8012af0:	08012d4f 	.word	0x08012d4f
 8012af4:	08012d4f 	.word	0x08012d4f
 8012af8:	08012d4f 	.word	0x08012d4f
 8012afc:	08012d4f 	.word	0x08012d4f
 8012b00:	08012d4f 	.word	0x08012d4f
 8012b04:	08012d4f 	.word	0x08012d4f
 8012b08:	08012d07 	.word	0x08012d07
 8012b0c:	08012d13 	.word	0x08012d13
 8012b10:	08012d1f 	.word	0x08012d1f
 8012b14:	08012d2b 	.word	0x08012d2b
 8012b18:	08012d37 	.word	0x08012d37
 8012b1c:	08012d43 	.word	0x08012d43
 8012b20:	08012d49 	.word	0x08012d49
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8012b24:	4b8f      	ldr	r3, [pc, #572]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b26:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	711a      	strb	r2, [r3, #4]
            break;
 8012b2e:	e114      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012b30:	4b8c      	ldr	r3, [pc, #560]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b32:	f893 212c 	ldrb.w	r2, [r3, #300]	@ 0x12c
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	711a      	strb	r2, [r3, #4]
            break;
 8012b3a:	e10e      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	685b      	ldr	r3, [r3, #4]
 8012b40:	4618      	mov	r0, r3
 8012b42:	f7fa fd4f 	bl	800d5e4 <SecureElementGetDevEui>
            break;
 8012b46:	e108      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	685b      	ldr	r3, [r3, #4]
 8012b4c:	4618      	mov	r0, r3
 8012b4e:	f7fa fd79 	bl	800d644 <SecureElementGetJoinEui>
            break;
 8012b52:	e102      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012b54:	4b83      	ldr	r3, [pc, #524]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b56:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	711a      	strb	r2, [r3, #4]
            break;
 8012b5e:	e0fc      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012b60:	4b80      	ldr	r3, [pc, #512]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b62:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	605a      	str	r2, [r3, #4]
            break;
 8012b6a:	e0f6      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8012b6c:	4b7d      	ldr	r3, [pc, #500]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b6e:	f893 212c 	ldrb.w	r2, [r3, #300]	@ 0x12c
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	3304      	adds	r3, #4
 8012b76:	4619      	mov	r1, r3
 8012b78:	4610      	mov	r0, r2
 8012b7a:	f7fa fd95 	bl	800d6a8 <SecureElementGetDevAddr>
            break;
 8012b7e:	e0ec      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012b80:	4b78      	ldr	r3, [pc, #480]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b82:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	711a      	strb	r2, [r3, #4]
            break;
 8012b8a:	e0e6      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8012b8c:	4b75      	ldr	r3, [pc, #468]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b8e:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	711a      	strb	r2, [r3, #4]
            break;
 8012b96:	e0e0      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012b98:	231d      	movs	r3, #29
 8012b9a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012b9c:	4b71      	ldr	r3, [pc, #452]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012b9e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012ba2:	f107 0210 	add.w	r2, r7, #16
 8012ba6:	4611      	mov	r1, r2
 8012ba8:	4618      	mov	r0, r3
 8012baa:	f002 ffc7 	bl	8015b3c <RegionGetPhyParam>
 8012bae:	4603      	mov	r3, r0
 8012bb0:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8012bb2:	68fa      	ldr	r2, [r7, #12]
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	605a      	str	r2, [r3, #4]
            break;
 8012bb8:	e0cf      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	4a69      	ldr	r2, [pc, #420]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012bbe:	3304      	adds	r3, #4
 8012bc0:	326c      	adds	r2, #108	@ 0x6c
 8012bc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012bc6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012bca:	e0c6      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	4a65      	ldr	r2, [pc, #404]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012bd0:	3304      	adds	r3, #4
 8012bd2:	32b4      	adds	r2, #180	@ 0xb4
 8012bd4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012bd8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012bdc:	e0bd      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	4a60      	ldr	r2, [pc, #384]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012be2:	3304      	adds	r3, #4
 8012be4:	3274      	adds	r2, #116	@ 0x74
 8012be6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012bea:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012bee:	e0b4      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	4a5c      	ldr	r2, [pc, #368]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012bf4:	3304      	adds	r3, #4
 8012bf6:	32bc      	adds	r2, #188	@ 0xbc
 8012bf8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012bfc:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012c00:	e0ab      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8012c02:	231b      	movs	r3, #27
 8012c04:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c06:	4b57      	ldr	r3, [pc, #348]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c08:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c0c:	f107 0210 	add.w	r2, r7, #16
 8012c10:	4611      	mov	r1, r2
 8012c12:	4618      	mov	r0, r3
 8012c14:	f002 ff92 	bl	8015b3c <RegionGetPhyParam>
 8012c18:	4603      	mov	r3, r0
 8012c1a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8012c1c:	68fa      	ldr	r2, [r7, #12]
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	605a      	str	r2, [r3, #4]
            break;
 8012c22:	e09a      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8012c24:	231a      	movs	r3, #26
 8012c26:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012c28:	4b4e      	ldr	r3, [pc, #312]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c2a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c2e:	f107 0210 	add.w	r2, r7, #16
 8012c32:	4611      	mov	r1, r2
 8012c34:	4618      	mov	r0, r3
 8012c36:	f002 ff81 	bl	8015b3c <RegionGetPhyParam>
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8012c3e:	68fa      	ldr	r2, [r7, #12]
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	605a      	str	r2, [r3, #4]
            break;
 8012c44:	e089      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8012c46:	4b47      	ldr	r3, [pc, #284]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c48:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	711a      	strb	r2, [r3, #4]
            break;
 8012c50:	e083      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8012c52:	4b44      	ldr	r3, [pc, #272]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	605a      	str	r2, [r3, #4]
            break;
 8012c5a:	e07e      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8012c5c:	4b41      	ldr	r3, [pc, #260]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c5e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	605a      	str	r2, [r3, #4]
            break;
 8012c64:	e079      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8012c66:	4b3f      	ldr	r3, [pc, #252]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	605a      	str	r2, [r3, #4]
            break;
 8012c6e:	e074      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012c70:	4b3c      	ldr	r3, [pc, #240]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c72:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	605a      	str	r2, [r3, #4]
            break;
 8012c78:	e06f      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8012c7a:	4b3a      	ldr	r3, [pc, #232]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	605a      	str	r2, [r3, #4]
            break;
 8012c82:	e06a      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012c84:	4b37      	ldr	r3, [pc, #220]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c86:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	711a      	strb	r2, [r3, #4]
            break;
 8012c8e:	e064      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8012c90:	4b34      	ldr	r3, [pc, #208]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c92:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	711a      	strb	r2, [r3, #4]
            break;
 8012c9a:	e05e      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012c9c:	4b31      	ldr	r3, [pc, #196]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012c9e:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	711a      	strb	r2, [r3, #4]
            break;
 8012ca6:	e058      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012ca8:	4b2e      	ldr	r3, [pc, #184]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012caa:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	711a      	strb	r2, [r3, #4]
            break;
 8012cb2:	e052      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8012cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012cb6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	605a      	str	r2, [r3, #4]
            break;
 8012cbc:	e04d      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8012cbe:	4b29      	ldr	r3, [pc, #164]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012cc0:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	711a      	strb	r2, [r3, #4]
            break;
 8012cc8:	e047      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8012cca:	4b26      	ldr	r3, [pc, #152]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012ccc:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	605a      	str	r2, [r3, #4]
            break;
 8012cd4:	e041      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	4a22      	ldr	r2, [pc, #136]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012cda:	605a      	str	r2, [r3, #4]
            break;
 8012cdc:	e03d      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	4a21      	ldr	r2, [pc, #132]	@ (8012d68 <LoRaMacMibGetRequestConfirm+0x36c>)
 8012ce2:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 8012ce4:	e039      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8012ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012ce8:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	605a      	str	r2, [r3, #4]
            break;
 8012cf0:	e033      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012cf6:	f8d2 2128 	ldr.w	r2, [r2, #296]	@ 0x128
 8012cfa:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8012cfc:	687c      	ldr	r4, [r7, #4]
 8012cfe:	f003 fa03 	bl	8016108 <RegionGetVersion>
 8012d02:	60a0      	str	r0, [r4, #8]
            break;
 8012d04:	e029      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8012d06:	4b17      	ldr	r3, [pc, #92]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012d08:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	605a      	str	r2, [r3, #4]
            break;
 8012d10:	e023      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8012d12:	4b14      	ldr	r3, [pc, #80]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012d14:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	809a      	strh	r2, [r3, #4]
            break;
 8012d1c:	e01d      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012d1e:	4b11      	ldr	r3, [pc, #68]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012d20:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	809a      	strh	r2, [r3, #4]
            break;
 8012d28:	e017      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8012d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012d2c:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	809a      	strh	r2, [r3, #4]
            break;
 8012d34:	e011      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8012d36:	4b0b      	ldr	r3, [pc, #44]	@ (8012d64 <LoRaMacMibGetRequestConfirm+0x368>)
 8012d38:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	809a      	strh	r2, [r3, #4]
            break;
 8012d40:	e00b      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012d42:	2318      	movs	r3, #24
 8012d44:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012d46:	e008      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012d48:	2318      	movs	r3, #24
 8012d4a:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012d4c:	e005      	b.n	8012d5a <LoRaMacMibGetRequestConfirm+0x35e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8012d4e:	6878      	ldr	r0, [r7, #4]
 8012d50:	f000 ff98 	bl	8013c84 <LoRaMacClassBMibGetRequestConfirm>
 8012d54:	4603      	mov	r3, r0
 8012d56:	75fb      	strb	r3, [r7, #23]
            break;
 8012d58:	bf00      	nop
        }
    }
    return status;
 8012d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	371c      	adds	r7, #28
 8012d60:	46bd      	mov	sp, r7
 8012d62:	bd90      	pop	{r4, r7, pc}
 8012d64:	200010c4 	.word	0x200010c4
 8012d68:	2000183c 	.word	0x2000183c

08012d6c <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b086      	sub	sp, #24
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8012d74:	2300      	movs	r3, #0
 8012d76:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d101      	bne.n	8012d82 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012d7e:	2303      	movs	r3, #3
 8012d80:	e382      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8012d82:	4bbb      	ldr	r3, [pc, #748]	@ (8013070 <LoRaMacMibSetRequestConfirm+0x304>)
 8012d84:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012d88:	f003 0302 	and.w	r3, r3, #2
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d001      	beq.n	8012d94 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012d90:	2301      	movs	r3, #1
 8012d92:	e379      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
    }

    switch( mibSet->Type )
 8012d94:	687b      	ldr	r3, [r7, #4]
 8012d96:	781b      	ldrb	r3, [r3, #0]
 8012d98:	2b3f      	cmp	r3, #63	@ 0x3f
 8012d9a:	f200 8353 	bhi.w	8013444 <LoRaMacMibSetRequestConfirm+0x6d8>
 8012d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8012da4 <LoRaMacMibSetRequestConfirm+0x38>)
 8012da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012da4:	08012ea5 	.word	0x08012ea5
 8012da8:	08012eb5 	.word	0x08012eb5
 8012dac:	08012ecf 	.word	0x08012ecf
 8012db0:	08012ee7 	.word	0x08012ee7
 8012db4:	08012eff 	.word	0x08012eff
 8012db8:	08012f0b 	.word	0x08012f0b
 8012dbc:	08012f17 	.word	0x08012f17
 8012dc0:	08012f41 	.word	0x08012f41
 8012dc4:	08012f67 	.word	0x08012f67
 8012dc8:	08012f8d 	.word	0x08012f8d
 8012dcc:	08012fb3 	.word	0x08012fb3
 8012dd0:	08012fd9 	.word	0x08012fd9
 8012dd4:	08012fff 	.word	0x08012fff
 8012dd8:	08013025 	.word	0x08013025
 8012ddc:	0801304b 	.word	0x0801304b
 8012de0:	08013079 	.word	0x08013079
 8012de4:	08013099 	.word	0x08013099
 8012de8:	08013445 	.word	0x08013445
 8012dec:	080130a5 	.word	0x080130a5
 8012df0:	08013115 	.word	0x08013115
 8012df4:	08013155 	.word	0x08013155
 8012df8:	080131b7 	.word	0x080131b7
 8012dfc:	08013227 	.word	0x08013227
 8012e00:	080131f7 	.word	0x080131f7
 8012e04:	08013257 	.word	0x08013257
 8012e08:	08013279 	.word	0x08013279
 8012e0c:	08013283 	.word	0x08013283
 8012e10:	0801328d 	.word	0x0801328d
 8012e14:	08013297 	.word	0x08013297
 8012e18:	080132a1 	.word	0x080132a1
 8012e1c:	080132ab 	.word	0x080132ab
 8012e20:	080132dd 	.word	0x080132dd
 8012e24:	08013351 	.word	0x08013351
 8012e28:	08013317 	.word	0x08013317
 8012e2c:	08013383 	.word	0x08013383
 8012e30:	08013399 	.word	0x08013399
 8012e34:	080133b1 	.word	0x080133b1
 8012e38:	080133bd 	.word	0x080133bd
 8012e3c:	080133c9 	.word	0x080133c9
 8012e40:	08013445 	.word	0x08013445
 8012e44:	080133d3 	.word	0x080133d3
 8012e48:	08013445 	.word	0x08013445
 8012e4c:	08013445 	.word	0x08013445
 8012e50:	08013445 	.word	0x08013445
 8012e54:	08013445 	.word	0x08013445
 8012e58:	08013445 	.word	0x08013445
 8012e5c:	08013445 	.word	0x08013445
 8012e60:	08013445 	.word	0x08013445
 8012e64:	08013445 	.word	0x08013445
 8012e68:	08013445 	.word	0x08013445
 8012e6c:	08013445 	.word	0x08013445
 8012e70:	08013445 	.word	0x08013445
 8012e74:	08013445 	.word	0x08013445
 8012e78:	08013445 	.word	0x08013445
 8012e7c:	08013445 	.word	0x08013445
 8012e80:	08013445 	.word	0x08013445
 8012e84:	08013445 	.word	0x08013445
 8012e88:	080133fd 	.word	0x080133fd
 8012e8c:	08013409 	.word	0x08013409
 8012e90:	08013415 	.word	0x08013415
 8012e94:	08013421 	.word	0x08013421
 8012e98:	0801342d 	.word	0x0801342d
 8012e9c:	08013439 	.word	0x08013439
 8012ea0:	0801343f 	.word	0x0801343f
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	791b      	ldrb	r3, [r3, #4]
 8012ea8:	4618      	mov	r0, r3
 8012eaa:	f7fd fac5 	bl	8010438 <SwitchClass>
 8012eae:	4603      	mov	r3, r0
 8012eb0:	75fb      	strb	r3, [r7, #23]
            break;
 8012eb2:	e2e8      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	791b      	ldrb	r3, [r3, #4]
 8012eb8:	2b02      	cmp	r3, #2
 8012eba:	d005      	beq.n	8012ec8 <LoRaMacMibSetRequestConfirm+0x15c>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	791a      	ldrb	r2, [r3, #4]
 8012ec0:	4b6c      	ldr	r3, [pc, #432]	@ (8013074 <LoRaMacMibSetRequestConfirm+0x308>)
 8012ec2:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012ec6:	e2de      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ec8:	2303      	movs	r3, #3
 8012eca:	75fb      	strb	r3, [r7, #23]
            break;
 8012ecc:	e2db      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	685b      	ldr	r3, [r3, #4]
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	f7fa fb6e 	bl	800d5b4 <SecureElementSetDevEui>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	f000 82b8 	beq.w	8013450 <LoRaMacMibSetRequestConfirm+0x6e4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ee0:	2303      	movs	r3, #3
 8012ee2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012ee4:	e2b4      	b.n	8013450 <LoRaMacMibSetRequestConfirm+0x6e4>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	685b      	ldr	r3, [r3, #4]
 8012eea:	4618      	mov	r0, r3
 8012eec:	f7fa fb92 	bl	800d614 <SecureElementSetJoinEui>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	f000 82ae 	beq.w	8013454 <LoRaMacMibSetRequestConfirm+0x6e8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ef8:	2303      	movs	r3, #3
 8012efa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012efc:	e2aa      	b.n	8013454 <LoRaMacMibSetRequestConfirm+0x6e8>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	791a      	ldrb	r2, [r3, #4]
 8012f02:	4b5c      	ldr	r3, [pc, #368]	@ (8013074 <LoRaMacMibSetRequestConfirm+0x308>)
 8012f04:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8012f08:	e2bd      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	685b      	ldr	r3, [r3, #4]
 8012f0e:	4a59      	ldr	r2, [pc, #356]	@ (8013074 <LoRaMacMibSetRequestConfirm+0x308>)
 8012f10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8012f14:	e2b7      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8012f16:	4b57      	ldr	r3, [pc, #348]	@ (8013074 <LoRaMacMibSetRequestConfirm+0x308>)
 8012f18:	f893 212c 	ldrb.w	r2, [r3, #300]	@ 0x12c
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	685b      	ldr	r3, [r3, #4]
 8012f20:	4619      	mov	r1, r3
 8012f22:	4610      	mov	r0, r2
 8012f24:	f7fa fba6 	bl	800d674 <SecureElementSetDevAddr>
 8012f28:	4603      	mov	r3, r0
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d002      	beq.n	8012f34 <LoRaMacMibSetRequestConfirm+0x1c8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f2e:	2303      	movs	r3, #3
 8012f30:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8012f32:	e2a8      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	685b      	ldr	r3, [r3, #4]
 8012f38:	4a4e      	ldr	r2, [pc, #312]	@ (8013074 <LoRaMacMibSetRequestConfirm+0x308>)
 8012f3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8012f3e:	e2a2      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	685b      	ldr	r3, [r3, #4]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d00b      	beq.n	8012f60 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	685b      	ldr	r3, [r3, #4]
 8012f4c:	4619      	mov	r1, r3
 8012f4e:	2000      	movs	r0, #0
 8012f50:	f001 fff4 	bl	8014f3c <LoRaMacCryptoSetKey>
 8012f54:	4603      	mov	r3, r0
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	f000 827e 	beq.w	8013458 <LoRaMacMibSetRequestConfirm+0x6ec>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012f5c:	2311      	movs	r3, #17
 8012f5e:	e293      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f60:	2303      	movs	r3, #3
 8012f62:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f64:	e278      	b.n	8013458 <LoRaMacMibSetRequestConfirm+0x6ec>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	685b      	ldr	r3, [r3, #4]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d00b      	beq.n	8012f86 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	685b      	ldr	r3, [r3, #4]
 8012f72:	4619      	mov	r1, r3
 8012f74:	2001      	movs	r0, #1
 8012f76:	f001 ffe1 	bl	8014f3c <LoRaMacCryptoSetKey>
 8012f7a:	4603      	mov	r3, r0
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	f000 826d 	beq.w	801345c <LoRaMacMibSetRequestConfirm+0x6f0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012f82:	2311      	movs	r3, #17
 8012f84:	e280      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012f86:	2303      	movs	r3, #3
 8012f88:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012f8a:	e267      	b.n	801345c <LoRaMacMibSetRequestConfirm+0x6f0>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	685b      	ldr	r3, [r3, #4]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d00b      	beq.n	8012fac <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	685b      	ldr	r3, [r3, #4]
 8012f98:	4619      	mov	r1, r3
 8012f9a:	2008      	movs	r0, #8
 8012f9c:	f001 ffce 	bl	8014f3c <LoRaMacCryptoSetKey>
 8012fa0:	4603      	mov	r3, r0
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	f000 825c 	beq.w	8013460 <LoRaMacMibSetRequestConfirm+0x6f4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012fa8:	2311      	movs	r3, #17
 8012faa:	e26d      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012fac:	2303      	movs	r3, #3
 8012fae:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012fb0:	e256      	b.n	8013460 <LoRaMacMibSetRequestConfirm+0x6f4>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8012fb2:	687b      	ldr	r3, [r7, #4]
 8012fb4:	685b      	ldr	r3, [r3, #4]
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d00b      	beq.n	8012fd2 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	685b      	ldr	r3, [r3, #4]
 8012fbe:	4619      	mov	r1, r3
 8012fc0:	2009      	movs	r0, #9
 8012fc2:	f001 ffbb 	bl	8014f3c <LoRaMacCryptoSetKey>
 8012fc6:	4603      	mov	r3, r0
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	f000 824b 	beq.w	8013464 <LoRaMacMibSetRequestConfirm+0x6f8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012fce:	2311      	movs	r3, #17
 8012fd0:	e25a      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012fd2:	2303      	movs	r3, #3
 8012fd4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012fd6:	e245      	b.n	8013464 <LoRaMacMibSetRequestConfirm+0x6f8>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	685b      	ldr	r3, [r3, #4]
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d00b      	beq.n	8012ff8 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	685b      	ldr	r3, [r3, #4]
 8012fe4:	4619      	mov	r1, r3
 8012fe6:	200c      	movs	r0, #12
 8012fe8:	f001 ffa8 	bl	8014f3c <LoRaMacCryptoSetKey>
 8012fec:	4603      	mov	r3, r0
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	f000 823a 	beq.w	8013468 <LoRaMacMibSetRequestConfirm+0x6fc>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012ff4:	2311      	movs	r3, #17
 8012ff6:	e247      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ff8:	2303      	movs	r3, #3
 8012ffa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012ffc:	e234      	b.n	8013468 <LoRaMacMibSetRequestConfirm+0x6fc>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	685b      	ldr	r3, [r3, #4]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d00b      	beq.n	801301e <LoRaMacMibSetRequestConfirm+0x2b2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	685b      	ldr	r3, [r3, #4]
 801300a:	4619      	mov	r1, r3
 801300c:	200d      	movs	r0, #13
 801300e:	f001 ff95 	bl	8014f3c <LoRaMacCryptoSetKey>
 8013012:	4603      	mov	r3, r0
 8013014:	2b00      	cmp	r3, #0
 8013016:	f000 8229 	beq.w	801346c <LoRaMacMibSetRequestConfirm+0x700>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801301a:	2311      	movs	r3, #17
 801301c:	e234      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801301e:	2303      	movs	r3, #3
 8013020:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013022:	e223      	b.n	801346c <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	685b      	ldr	r3, [r3, #4]
 8013028:	2b00      	cmp	r3, #0
 801302a:	d00b      	beq.n	8013044 <LoRaMacMibSetRequestConfirm+0x2d8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	685b      	ldr	r3, [r3, #4]
 8013030:	4619      	mov	r1, r3
 8013032:	200e      	movs	r0, #14
 8013034:	f001 ff82 	bl	8014f3c <LoRaMacCryptoSetKey>
 8013038:	4603      	mov	r3, r0
 801303a:	2b00      	cmp	r3, #0
 801303c:	f000 8218 	beq.w	8013470 <LoRaMacMibSetRequestConfirm+0x704>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013040:	2311      	movs	r3, #17
 8013042:	e221      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013044:	2303      	movs	r3, #3
 8013046:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013048:	e212      	b.n	8013470 <LoRaMacMibSetRequestConfirm+0x704>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	685b      	ldr	r3, [r3, #4]
 801304e:	2b00      	cmp	r3, #0
 8013050:	d00b      	beq.n	801306a <LoRaMacMibSetRequestConfirm+0x2fe>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	685b      	ldr	r3, [r3, #4]
 8013056:	4619      	mov	r1, r3
 8013058:	200f      	movs	r0, #15
 801305a:	f001 ff6f 	bl	8014f3c <LoRaMacCryptoSetKey>
 801305e:	4603      	mov	r3, r0
 8013060:	2b00      	cmp	r3, #0
 8013062:	f000 8207 	beq.w	8013474 <LoRaMacMibSetRequestConfirm+0x708>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013066:	2311      	movs	r3, #17
 8013068:	e20e      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801306a:	2303      	movs	r3, #3
 801306c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801306e:	e201      	b.n	8013474 <LoRaMacMibSetRequestConfirm+0x708>
 8013070:	20000bbc 	.word	0x20000bbc
 8013074:	200010c4 	.word	0x200010c4
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	791a      	ldrb	r2, [r3, #4]
 801307c:	4bb2      	ldr	r3, [pc, #712]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801307e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8013082:	4bb2      	ldr	r3, [pc, #712]	@ (801334c <LoRaMacMibSetRequestConfirm+0x5e0>)
 8013084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013086:	4ab0      	ldr	r2, [pc, #704]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013088:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801308c:	4610      	mov	r0, r2
 801308e:	4798      	blx	r3
            Radio.Sleep( );
 8013090:	4bae      	ldr	r3, [pc, #696]	@ (801334c <LoRaMacMibSetRequestConfirm+0x5e0>)
 8013092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013094:	4798      	blx	r3
            break;
 8013096:	e1f6      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	791a      	ldrb	r2, [r3, #4]
 801309c:	4baa      	ldr	r3, [pc, #680]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801309e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 80130a2:	e1f0      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	7a1b      	ldrb	r3, [r3, #8]
 80130a8:	b25b      	sxtb	r3, r3
 80130aa:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80130ac:	4ba6      	ldr	r3, [pc, #664]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130ae:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80130b2:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 80130b4:	4ba4      	ldr	r3, [pc, #656]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130b6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130ba:	f107 0108 	add.w	r1, r7, #8
 80130be:	2207      	movs	r2, #7
 80130c0:	4618      	mov	r0, r3
 80130c2:	f002 fda7 	bl	8015c14 <RegionVerify>
 80130c6:	4603      	mov	r3, r0
 80130c8:	f083 0301 	eor.w	r3, r3, #1
 80130cc:	b2db      	uxtb	r3, r3
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d002      	beq.n	80130d8 <LoRaMacMibSetRequestConfirm+0x36c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80130d2:	2303      	movs	r3, #3
 80130d4:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 80130d6:	e1d6      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	685b      	ldr	r3, [r3, #4]
 80130dc:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80130de:	4b9a      	ldr	r3, [pc, #616]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80130e0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130e4:	f107 0108 	add.w	r1, r7, #8
 80130e8:	2200      	movs	r2, #0
 80130ea:	4618      	mov	r0, r3
 80130ec:	f002 fd92 	bl	8015c14 <RegionVerify>
 80130f0:	4603      	mov	r3, r0
 80130f2:	f083 0301 	eor.w	r3, r3, #1
 80130f6:	b2db      	uxtb	r3, r3
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d002      	beq.n	8013102 <LoRaMacMibSetRequestConfirm+0x396>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 80130fc:	2303      	movs	r3, #3
 80130fe:	75fb      	strb	r3, [r7, #23]
            break;
 8013100:	e1c1      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8013102:	4b91      	ldr	r3, [pc, #580]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013104:	687a      	ldr	r2, [r7, #4]
 8013106:	336c      	adds	r3, #108	@ 0x6c
 8013108:	3204      	adds	r2, #4
 801310a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801310e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013112:	e1b8      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	7a1b      	ldrb	r3, [r3, #8]
 8013118:	b25b      	sxtb	r3, r3
 801311a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801311c:	4b8a      	ldr	r3, [pc, #552]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801311e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013122:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013124:	4b88      	ldr	r3, [pc, #544]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013126:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801312a:	f107 0108 	add.w	r1, r7, #8
 801312e:	2207      	movs	r2, #7
 8013130:	4618      	mov	r0, r3
 8013132:	f002 fd6f 	bl	8015c14 <RegionVerify>
 8013136:	4603      	mov	r3, r0
 8013138:	2b00      	cmp	r3, #0
 801313a:	d008      	beq.n	801314e <LoRaMacMibSetRequestConfirm+0x3e2>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 801313c:	4b82      	ldr	r3, [pc, #520]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801313e:	687a      	ldr	r2, [r7, #4]
 8013140:	33b4      	adds	r3, #180	@ 0xb4
 8013142:	3204      	adds	r2, #4
 8013144:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013148:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801314c:	e19b      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801314e:	2303      	movs	r3, #3
 8013150:	75fb      	strb	r3, [r7, #23]
            break;
 8013152:	e198      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	7a1b      	ldrb	r3, [r3, #8]
 8013158:	b25b      	sxtb	r3, r3
 801315a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801315c:	4b7a      	ldr	r3, [pc, #488]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801315e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013162:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013164:	4b78      	ldr	r3, [pc, #480]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013166:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801316a:	f107 0108 	add.w	r1, r7, #8
 801316e:	2207      	movs	r2, #7
 8013170:	4618      	mov	r0, r3
 8013172:	f002 fd4f 	bl	8015c14 <RegionVerify>
 8013176:	4603      	mov	r3, r0
 8013178:	2b00      	cmp	r3, #0
 801317a:	d019      	beq.n	80131b0 <LoRaMacMibSetRequestConfirm+0x444>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 801317c:	4b72      	ldr	r3, [pc, #456]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801317e:	687a      	ldr	r2, [r7, #4]
 8013180:	3374      	adds	r3, #116	@ 0x74
 8013182:	3204      	adds	r2, #4
 8013184:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013188:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 801318c:	4b6e      	ldr	r3, [pc, #440]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801318e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8013192:	2b02      	cmp	r3, #2
 8013194:	f040 8170 	bne.w	8013478 <LoRaMacMibSetRequestConfirm+0x70c>
 8013198:	4b6b      	ldr	r3, [pc, #428]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801319a:	f893 312c 	ldrb.w	r3, [r3, #300]	@ 0x12c
 801319e:	2b00      	cmp	r3, #0
 80131a0:	f000 816a 	beq.w	8013478 <LoRaMacMibSetRequestConfirm+0x70c>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80131a4:	4b69      	ldr	r3, [pc, #420]	@ (801334c <LoRaMacMibSetRequestConfirm+0x5e0>)
 80131a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131a8:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80131aa:	f7fe fbdf 	bl	801196c <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80131ae:	e163      	b.n	8013478 <LoRaMacMibSetRequestConfirm+0x70c>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131b0:	2303      	movs	r3, #3
 80131b2:	75fb      	strb	r3, [r7, #23]
            break;
 80131b4:	e160      	b.n	8013478 <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	7a1b      	ldrb	r3, [r3, #8]
 80131ba:	b25b      	sxtb	r3, r3
 80131bc:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80131be:	4b62      	ldr	r3, [pc, #392]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131c0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80131c4:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80131c6:	4b60      	ldr	r3, [pc, #384]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131c8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80131cc:	f107 0108 	add.w	r1, r7, #8
 80131d0:	2207      	movs	r2, #7
 80131d2:	4618      	mov	r0, r3
 80131d4:	f002 fd1e 	bl	8015c14 <RegionVerify>
 80131d8:	4603      	mov	r3, r0
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d008      	beq.n	80131f0 <LoRaMacMibSetRequestConfirm+0x484>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80131de:	4b5a      	ldr	r3, [pc, #360]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80131e0:	687a      	ldr	r2, [r7, #4]
 80131e2:	33bc      	adds	r3, #188	@ 0xbc
 80131e4:	3204      	adds	r2, #4
 80131e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80131ea:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80131ee:	e14a      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80131f0:	2303      	movs	r3, #3
 80131f2:	75fb      	strb	r3, [r7, #23]
            break;
 80131f4:	e147      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	685b      	ldr	r3, [r3, #4]
 80131fa:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 80131fc:	2301      	movs	r3, #1
 80131fe:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013200:	4b51      	ldr	r3, [pc, #324]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013202:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013206:	f107 020c 	add.w	r2, r7, #12
 801320a:	4611      	mov	r1, r2
 801320c:	4618      	mov	r0, r3
 801320e:	f002 fd4e 	bl	8015cae <RegionChanMaskSet>
 8013212:	4603      	mov	r3, r0
 8013214:	f083 0301 	eor.w	r3, r3, #1
 8013218:	b2db      	uxtb	r3, r3
 801321a:	2b00      	cmp	r3, #0
 801321c:	f000 812e 	beq.w	801347c <LoRaMacMibSetRequestConfirm+0x710>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013220:	2303      	movs	r3, #3
 8013222:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013224:	e12a      	b.n	801347c <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	685b      	ldr	r3, [r3, #4]
 801322a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 801322c:	2300      	movs	r3, #0
 801322e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013230:	4b45      	ldr	r3, [pc, #276]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013232:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013236:	f107 020c 	add.w	r2, r7, #12
 801323a:	4611      	mov	r1, r2
 801323c:	4618      	mov	r0, r3
 801323e:	f002 fd36 	bl	8015cae <RegionChanMaskSet>
 8013242:	4603      	mov	r3, r0
 8013244:	f083 0301 	eor.w	r3, r3, #1
 8013248:	b2db      	uxtb	r3, r3
 801324a:	2b00      	cmp	r3, #0
 801324c:	f000 8118 	beq.w	8013480 <LoRaMacMibSetRequestConfirm+0x714>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013250:	2303      	movs	r3, #3
 8013252:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013254:	e114      	b.n	8013480 <LoRaMacMibSetRequestConfirm+0x714>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	791b      	ldrb	r3, [r3, #4]
 801325a:	2b00      	cmp	r3, #0
 801325c:	d009      	beq.n	8013272 <LoRaMacMibSetRequestConfirm+0x506>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013262:	2b0f      	cmp	r3, #15
 8013264:	d805      	bhi.n	8013272 <LoRaMacMibSetRequestConfirm+0x506>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	791a      	ldrb	r2, [r3, #4]
 801326a:	4b37      	ldr	r3, [pc, #220]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801326c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013270:	e109      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013272:	2303      	movs	r3, #3
 8013274:	75fb      	strb	r3, [r7, #23]
            break;
 8013276:	e106      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	685b      	ldr	r3, [r3, #4]
 801327c:	4a32      	ldr	r2, [pc, #200]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801327e:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 8013280:	e101      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	685b      	ldr	r3, [r3, #4]
 8013286:	4a30      	ldr	r2, [pc, #192]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013288:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 801328a:	e0fc      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 801328c:	687b      	ldr	r3, [r7, #4]
 801328e:	685b      	ldr	r3, [r3, #4]
 8013290:	4a2d      	ldr	r2, [pc, #180]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013292:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8013294:	e0f7      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	685b      	ldr	r3, [r3, #4]
 801329a:	4a2b      	ldr	r2, [pc, #172]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801329c:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 801329e:	e0f2      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	685b      	ldr	r3, [r3, #4]
 80132a4:	4a28      	ldr	r2, [pc, #160]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80132a6:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 80132a8:	e0ed      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80132b0:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 80132b2:	4b25      	ldr	r3, [pc, #148]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80132b4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132b8:	f107 0108 	add.w	r1, r7, #8
 80132bc:	2206      	movs	r2, #6
 80132be:	4618      	mov	r0, r3
 80132c0:	f002 fca8 	bl	8015c14 <RegionVerify>
 80132c4:	4603      	mov	r3, r0
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d005      	beq.n	80132d6 <LoRaMacMibSetRequestConfirm+0x56a>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80132ca:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80132ce:	4b1e      	ldr	r3, [pc, #120]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80132d0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80132d4:	e0d7      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80132d6:	2303      	movs	r3, #3
 80132d8:	75fb      	strb	r3, [r7, #23]
            break;
 80132da:	e0d4      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80132e2:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80132e4:	4b18      	ldr	r3, [pc, #96]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80132e6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80132ea:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 80132ec:	4b16      	ldr	r3, [pc, #88]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 80132ee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132f2:	f107 0108 	add.w	r1, r7, #8
 80132f6:	2205      	movs	r2, #5
 80132f8:	4618      	mov	r0, r3
 80132fa:	f002 fc8b 	bl	8015c14 <RegionVerify>
 80132fe:	4603      	mov	r3, r0
 8013300:	2b00      	cmp	r3, #0
 8013302:	d005      	beq.n	8013310 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013304:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013308:	4b0f      	ldr	r3, [pc, #60]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801330a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801330e:	e0ba      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013310:	2303      	movs	r3, #3
 8013312:	75fb      	strb	r3, [r7, #23]
            break;
 8013314:	e0b7      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013316:	687b      	ldr	r3, [r7, #4]
 8013318:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801331c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 801331e:	4b0a      	ldr	r3, [pc, #40]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 8013320:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013324:	f107 0108 	add.w	r1, r7, #8
 8013328:	220a      	movs	r2, #10
 801332a:	4618      	mov	r0, r3
 801332c:	f002 fc72 	bl	8015c14 <RegionVerify>
 8013330:	4603      	mov	r3, r0
 8013332:	2b00      	cmp	r3, #0
 8013334:	d005      	beq.n	8013342 <LoRaMacMibSetRequestConfirm+0x5d6>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013336:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801333a:	4b03      	ldr	r3, [pc, #12]	@ (8013348 <LoRaMacMibSetRequestConfirm+0x5dc>)
 801333c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013340:	e0a1      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013342:	2303      	movs	r3, #3
 8013344:	75fb      	strb	r3, [r7, #23]
            break;
 8013346:	e09e      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
 8013348:	200010c4 	.word	0x200010c4
 801334c:	08023bb4 	.word	0x08023bb4
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013356:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8013358:	4b4d      	ldr	r3, [pc, #308]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 801335a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801335e:	f107 0108 	add.w	r1, r7, #8
 8013362:	2209      	movs	r2, #9
 8013364:	4618      	mov	r0, r3
 8013366:	f002 fc55 	bl	8015c14 <RegionVerify>
 801336a:	4603      	mov	r3, r0
 801336c:	2b00      	cmp	r3, #0
 801336e:	d005      	beq.n	801337c <LoRaMacMibSetRequestConfirm+0x610>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8013370:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013374:	4b46      	ldr	r3, [pc, #280]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 8013376:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801337a:	e084      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801337c:	2303      	movs	r3, #3
 801337e:	75fb      	strb	r3, [r7, #23]
            break;
 8013380:	e081      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	685b      	ldr	r3, [r3, #4]
 8013386:	4a42      	ldr	r2, [pc, #264]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 8013388:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801338c:	4b40      	ldr	r3, [pc, #256]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 801338e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013392:	4a3f      	ldr	r2, [pc, #252]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 8013394:	64d3      	str	r3, [r2, #76]	@ 0x4c
#endif
            break;
 8013396:	e076      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	791a      	ldrb	r2, [r3, #4]
 801339c:	4b3c      	ldr	r3, [pc, #240]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 801339e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 80133a2:	4b3b      	ldr	r3, [pc, #236]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 80133a4:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 80133a8:	4b39      	ldr	r3, [pc, #228]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 80133aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 80133ae:	e06a      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	685b      	ldr	r3, [r3, #4]
 80133b4:	4a36      	ldr	r2, [pc, #216]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 80133b6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 80133ba:	e064      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	685b      	ldr	r3, [r3, #4]
 80133c0:	4a33      	ldr	r2, [pc, #204]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 80133c2:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 80133c6:	e05e      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 80133c8:	f7fe fd2c 	bl	8011e24 <RestoreNvmData>
 80133cc:	4603      	mov	r3, r0
 80133ce:	75fb      	strb	r3, [r7, #23]
            break;
 80133d0:	e059      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	799b      	ldrb	r3, [r3, #6]
 80133d6:	2b01      	cmp	r3, #1
 80133d8:	d80d      	bhi.n	80133f6 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 80133da:	4a2d      	ldr	r2, [pc, #180]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	685b      	ldr	r3, [r3, #4]
 80133e0:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	6858      	ldr	r0, [r3, #4]
 80133e8:	f001 fce0 	bl	8014dac <LoRaMacCryptoSetLrWanVersion>
 80133ec:	4603      	mov	r3, r0
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d048      	beq.n	8013484 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80133f2:	2311      	movs	r3, #17
 80133f4:	e048      	b.n	8013488 <LoRaMacMibSetRequestConfirm+0x71c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80133f6:	2303      	movs	r3, #3
 80133f8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80133fa:	e043      	b.n	8013484 <LoRaMacMibSetRequestConfirm+0x718>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	685b      	ldr	r3, [r3, #4]
 8013400:	4a23      	ldr	r2, [pc, #140]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 8013402:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8013406:	e03e      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	889a      	ldrh	r2, [r3, #4]
 801340c:	4b20      	ldr	r3, [pc, #128]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 801340e:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8013412:	e038      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	889a      	ldrh	r2, [r3, #4]
 8013418:	4b1d      	ldr	r3, [pc, #116]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 801341a:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 801341e:	e032      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	889a      	ldrh	r2, [r3, #4]
 8013424:	4b1a      	ldr	r3, [pc, #104]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 8013426:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 801342a:	e02c      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	889a      	ldrh	r2, [r3, #4]
 8013430:	4b17      	ldr	r3, [pc, #92]	@ (8013490 <LoRaMacMibSetRequestConfirm+0x724>)
 8013432:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 8013436:	e026      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013438:	2318      	movs	r3, #24
 801343a:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801343c:	e023      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801343e:	2318      	movs	r3, #24
 8013440:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013442:	e020      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8013444:	6878      	ldr	r0, [r7, #4]
 8013446:	f000 fc27 	bl	8013c98 <LoRaMacMibClassBSetRequestConfirm>
 801344a:	4603      	mov	r3, r0
 801344c:	75fb      	strb	r3, [r7, #23]
            break;
 801344e:	e01a      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013450:	bf00      	nop
 8013452:	e018      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013454:	bf00      	nop
 8013456:	e016      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013458:	bf00      	nop
 801345a:	e014      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 801345c:	bf00      	nop
 801345e:	e012      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013460:	bf00      	nop
 8013462:	e010      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013464:	bf00      	nop
 8013466:	e00e      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013468:	bf00      	nop
 801346a:	e00c      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 801346c:	bf00      	nop
 801346e:	e00a      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013470:	bf00      	nop
 8013472:	e008      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013474:	bf00      	nop
 8013476:	e006      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013478:	bf00      	nop
 801347a:	e004      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 801347c:	bf00      	nop
 801347e:	e002      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013480:	bf00      	nop
 8013482:	e000      	b.n	8013486 <LoRaMacMibSetRequestConfirm+0x71a>
            break;
 8013484:	bf00      	nop
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
    }
#endif /* LORAMAC_VERSION */
    return status;
 8013486:	7dfb      	ldrb	r3, [r7, #23]
}
 8013488:	4618      	mov	r0, r3
 801348a:	3718      	adds	r7, #24
 801348c:	46bd      	mov	sp, r7
 801348e:	bd80      	pop	{r7, pc}
 8013490:	200010c4 	.word	0x200010c4

08013494 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b086      	sub	sp, #24
 8013498:	af00      	add	r7, sp, #0
 801349a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801349c:	2302      	movs	r3, #2
 801349e:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80134a0:	2300      	movs	r3, #0
 80134a2:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d101      	bne.n	80134ae <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80134aa:	2303      	movs	r3, #3
 80134ac:	e13a      	b.n	8013724 <LoRaMacMlmeRequest+0x290>
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 80134ae:	f7fc fbe3 	bl	800fc78 <LoRaMacIsBusy>
 80134b2:	4603      	mov	r3, r0
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d001      	beq.n	80134bc <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80134b8:	2301      	movs	r3, #1
 80134ba:	e133      	b.n	8013724 <LoRaMacMlmeRequest+0x290>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80134bc:	f001 f90c 	bl	80146d8 <LoRaMacConfirmQueueIsFull>
 80134c0:	4603      	mov	r3, r0
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d001      	beq.n	80134ca <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 80134c6:	2301      	movs	r3, #1
 80134c8:	e12c      	b.n	8013724 <LoRaMacMlmeRequest+0x290>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80134ca:	f001 f8f9 	bl	80146c0 <LoRaMacConfirmQueueGetCnt>
 80134ce:	4603      	mov	r3, r0
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d104      	bne.n	80134de <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80134d4:	2214      	movs	r2, #20
 80134d6:	2100      	movs	r1, #0
 80134d8:	4894      	ldr	r0, [pc, #592]	@ (801372c <LoRaMacMlmeRequest+0x298>)
 80134da:	f007 fd67 	bl	801afac <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80134de:	4b94      	ldr	r3, [pc, #592]	@ (8013730 <LoRaMacMlmeRequest+0x29c>)
 80134e0:	2201      	movs	r2, #1
 80134e2:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80134e6:	4a92      	ldr	r2, [pc, #584]	@ (8013730 <LoRaMacMlmeRequest+0x29c>)
 80134e8:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80134ec:	f043 0304 	orr.w	r3, r3, #4
 80134f0:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    queueElement.Request = mlmeRequest->Type;
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	781b      	ldrb	r3, [r3, #0]
 80134f8:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80134fa:	2301      	movs	r3, #1
 80134fc:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 80134fe:	2300      	movs	r3, #0
 8013500:	74fb      	strb	r3, [r7, #19]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	781b      	ldrb	r3, [r3, #0]
 8013506:	3b01      	subs	r3, #1
 8013508:	2b0d      	cmp	r3, #13
 801350a:	f200 80e1 	bhi.w	80136d0 <LoRaMacMlmeRequest+0x23c>
 801350e:	a201      	add	r2, pc, #4	@ (adr r2, 8013514 <LoRaMacMlmeRequest+0x80>)
 8013510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013514:	0801354d 	.word	0x0801354d
 8013518:	080136d1 	.word	0x080136d1
 801351c:	080136d1 	.word	0x080136d1
 8013520:	080136d1 	.word	0x080136d1
 8013524:	080135c5 	.word	0x080135c5
 8013528:	080135e3 	.word	0x080135e3
 801352c:	080135f3 	.word	0x080135f3
 8013530:	080136d1 	.word	0x080136d1
 8013534:	080136d1 	.word	0x080136d1
 8013538:	0801360f 	.word	0x0801360f
 801353c:	080136d1 	.word	0x080136d1
 8013540:	080136a5 	.word	0x080136a5
 8013544:	08013645 	.word	0x08013645
 8013548:	08013687 	.word	0x08013687
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 801354c:	4b78      	ldr	r3, [pc, #480]	@ (8013730 <LoRaMacMlmeRequest+0x29c>)
 801354e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013552:	f003 0320 	and.w	r3, r3, #32
 8013556:	2b00      	cmp	r3, #0
 8013558:	d001      	beq.n	801355e <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 801355a:	2301      	movs	r3, #1
 801355c:	e0e2      	b.n	8013724 <LoRaMacMlmeRequest+0x290>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            ResetMacParameters( false );
 801355e:	2000      	movs	r0, #0
 8013560:	f7fe f8aa 	bl	80116b8 <ResetMacParameters>

            Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8013564:	4b73      	ldr	r3, [pc, #460]	@ (8013734 <LoRaMacMlmeRequest+0x2a0>)
 8013566:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	795b      	ldrb	r3, [r3, #5]
 801356e:	b25b      	sxtb	r3, r3
 8013570:	2200      	movs	r2, #0
 8013572:	4619      	mov	r1, r3
 8013574:	f002 fd09 	bl	8015f8a <RegionAlternateDr>
 8013578:	4603      	mov	r3, r0
 801357a:	461a      	mov	r2, r3
 801357c:	4b6d      	ldr	r3, [pc, #436]	@ (8013734 <LoRaMacMlmeRequest+0x2a0>)
 801357e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8013588:	4b6a      	ldr	r3, [pc, #424]	@ (8013734 <LoRaMacMlmeRequest+0x2a0>)
 801358a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 801358e:	2307      	movs	r3, #7
 8013590:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8013592:	20ff      	movs	r0, #255	@ 0xff
 8013594:	f7fd fe0e 	bl	80111b4 <SendReJoinReq>
 8013598:	4603      	mov	r3, r0
 801359a:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 801359c:	7dfb      	ldrb	r3, [r7, #23]
 801359e:	2b00      	cmp	r3, #0
 80135a0:	f000 8098 	beq.w	80136d4 <LoRaMacMlmeRequest+0x240>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80135a4:	4b63      	ldr	r3, [pc, #396]	@ (8013734 <LoRaMacMlmeRequest+0x2a0>)
 80135a6:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	795b      	ldrb	r3, [r3, #5]
 80135ae:	b25b      	sxtb	r3, r3
 80135b0:	2201      	movs	r2, #1
 80135b2:	4619      	mov	r1, r3
 80135b4:	f002 fce9 	bl	8015f8a <RegionAlternateDr>
 80135b8:	4603      	mov	r3, r0
 80135ba:	461a      	mov	r2, r3
 80135bc:	4b5d      	ldr	r3, [pc, #372]	@ (8013734 <LoRaMacMlmeRequest+0x2a0>)
 80135be:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 80135c2:	e087      	b.n	80136d4 <LoRaMacMlmeRequest+0x240>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80135c4:	2300      	movs	r3, #0
 80135c6:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80135c8:	f107 030c 	add.w	r3, r7, #12
 80135cc:	2200      	movs	r2, #0
 80135ce:	4619      	mov	r1, r3
 80135d0:	2002      	movs	r0, #2
 80135d2:	f000 fcd1 	bl	8013f78 <LoRaMacCommandsAddCmd>
 80135d6:	4603      	mov	r3, r0
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d07d      	beq.n	80136d8 <LoRaMacMlmeRequest+0x244>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80135dc:	2313      	movs	r3, #19
 80135de:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80135e0:	e07a      	b.n	80136d8 <LoRaMacMlmeRequest+0x244>
        }
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	889b      	ldrh	r3, [r3, #4]
 80135e6:	4618      	mov	r0, r3
 80135e8:	f7fe fbc6 	bl	8011d78 <SetTxContinuousWave>
 80135ec:	4603      	mov	r3, r0
 80135ee:	75fb      	strb	r3, [r7, #23]
            break;
 80135f0:	e079      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	8898      	ldrh	r0, [r3, #4]
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	6899      	ldr	r1, [r3, #8]
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8013600:	b2db      	uxtb	r3, r3
 8013602:	461a      	mov	r2, r3
 8013604:	f7fe fbee 	bl	8011de4 <SetTxContinuousWave1>
 8013608:	4603      	mov	r3, r0
 801360a:	75fb      	strb	r3, [r7, #23]
            break;
 801360c:	e06b      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801360e:	2300      	movs	r3, #0
 8013610:	75fb      	strb	r3, [r7, #23]
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013612:	f107 0308 	add.w	r3, r7, #8
 8013616:	4619      	mov	r1, r3
 8013618:	200d      	movs	r0, #13
 801361a:	f000 fd2d 	bl	8014078 <LoRaMacCommandsGetCmd>
 801361e:	4603      	mov	r3, r0
 8013620:	2b00      	cmp	r3, #0
 8013622:	d102      	bne.n	801362a <LoRaMacMlmeRequest+0x196>
            {
                status = LORAMAC_STATUS_OK;
 8013624:	2300      	movs	r3, #0
 8013626:	75fb      	strb	r3, [r7, #23]
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8013628:	e058      	b.n	80136dc <LoRaMacMlmeRequest+0x248>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801362a:	f107 030c 	add.w	r3, r7, #12
 801362e:	2200      	movs	r2, #0
 8013630:	4619      	mov	r1, r3
 8013632:	200d      	movs	r0, #13
 8013634:	f000 fca0 	bl	8013f78 <LoRaMacCommandsAddCmd>
 8013638:	4603      	mov	r3, r0
 801363a:	2b00      	cmp	r3, #0
 801363c:	d04e      	beq.n	80136dc <LoRaMacMlmeRequest+0x248>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801363e:	2313      	movs	r3, #19
 8013640:	75fb      	strb	r3, [r7, #23]
            break;
 8013642:	e04b      	b.n	80136dc <LoRaMacMlmeRequest+0x248>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8013644:	4b3b      	ldr	r3, [pc, #236]	@ (8013734 <LoRaMacMlmeRequest+0x2a0>)
 8013646:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801364a:	2b00      	cmp	r3, #0
 801364c:	d148      	bne.n	80136e0 <LoRaMacMlmeRequest+0x24c>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	791b      	ldrb	r3, [r3, #4]
 8013652:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	791b      	ldrb	r3, [r3, #4]
 8013658:	f3c3 0302 	ubfx	r3, r3, #0, #3
 801365c:	b2db      	uxtb	r3, r3
 801365e:	4618      	mov	r0, r3
 8013660:	f000 faef 	bl	8013c42 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8013664:	7dbb      	ldrb	r3, [r7, #22]
 8013666:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8013668:	2300      	movs	r3, #0
 801366a:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 801366c:	f107 030c 	add.w	r3, r7, #12
 8013670:	2201      	movs	r2, #1
 8013672:	4619      	mov	r1, r3
 8013674:	2010      	movs	r0, #16
 8013676:	f000 fc7f 	bl	8013f78 <LoRaMacCommandsAddCmd>
 801367a:	4603      	mov	r3, r0
 801367c:	2b00      	cmp	r3, #0
 801367e:	d02f      	beq.n	80136e0 <LoRaMacMlmeRequest+0x24c>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013680:	2313      	movs	r3, #19
 8013682:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8013684:	e02c      	b.n	80136e0 <LoRaMacMlmeRequest+0x24c>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8013686:	2300      	movs	r3, #0
 8013688:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801368a:	f107 030c 	add.w	r3, r7, #12
 801368e:	2200      	movs	r2, #0
 8013690:	4619      	mov	r1, r3
 8013692:	2012      	movs	r0, #18
 8013694:	f000 fc70 	bl	8013f78 <LoRaMacCommandsAddCmd>
 8013698:	4603      	mov	r3, r0
 801369a:	2b00      	cmp	r3, #0
 801369c:	d022      	beq.n	80136e4 <LoRaMacMlmeRequest+0x250>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801369e:	2313      	movs	r3, #19
 80136a0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80136a2:	e01f      	b.n	80136e4 <LoRaMacMlmeRequest+0x250>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80136a4:	2301      	movs	r3, #1
 80136a6:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 80136a8:	f000 fa81 	bl	8013bae <LoRaMacClassBIsAcquisitionInProgress>
 80136ac:	4603      	mov	r3, r0
 80136ae:	f083 0301 	eor.w	r3, r3, #1
 80136b2:	b2db      	uxtb	r3, r3
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d008      	beq.n	80136ca <LoRaMacMlmeRequest+0x236>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 80136b8:	2000      	movs	r0, #0
 80136ba:	f000 fa5a 	bl	8013b72 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 80136be:	2000      	movs	r0, #0
 80136c0:	f000 fa7c 	bl	8013bbc <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 80136c4:	2300      	movs	r3, #0
 80136c6:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 80136c8:	e00d      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
                status = LORAMAC_STATUS_BUSY;
 80136ca:	2301      	movs	r3, #1
 80136cc:	75fb      	strb	r3, [r7, #23]
            break;
 80136ce:	e00a      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
        }
        default:
            break;
 80136d0:	bf00      	nop
 80136d2:	e008      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
            break;
 80136d4:	bf00      	nop
 80136d6:	e006      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
            break;
 80136d8:	bf00      	nop
 80136da:	e004      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
            break;
 80136dc:	bf00      	nop
 80136de:	e002      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
            break;
 80136e0:	bf00      	nop
 80136e2:	e000      	b.n	80136e6 <LoRaMacMlmeRequest+0x252>
            break;
 80136e4:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80136e6:	4b12      	ldr	r3, [pc, #72]	@ (8013730 <LoRaMacMlmeRequest+0x29c>)
 80136e8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 80136f0:	7dfb      	ldrb	r3, [r7, #23]
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d010      	beq.n	8013718 <LoRaMacMlmeRequest+0x284>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80136f6:	f000 ffe3 	bl	80146c0 <LoRaMacConfirmQueueGetCnt>
 80136fa:	4603      	mov	r3, r0
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d110      	bne.n	8013722 <LoRaMacMlmeRequest+0x28e>
        {
            MacCtx.NodeAckRequested = false;
 8013700:	4b0b      	ldr	r3, [pc, #44]	@ (8013730 <LoRaMacMlmeRequest+0x29c>)
 8013702:	2200      	movs	r2, #0
 8013704:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013708:	4a09      	ldr	r2, [pc, #36]	@ (8013730 <LoRaMacMlmeRequest+0x29c>)
 801370a:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 801370e:	f36f 0382 	bfc	r3, #2, #1
 8013712:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 8013716:	e004      	b.n	8013722 <LoRaMacMlmeRequest+0x28e>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8013718:	f107 0310 	add.w	r3, r7, #16
 801371c:	4618      	mov	r0, r3
 801371e:	f000 fe7b 	bl	8014418 <LoRaMacConfirmQueueAdd>
        {
            AbpJoinPendingStart( );
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8013722:	7dfb      	ldrb	r3, [r7, #23]
}
 8013724:	4618      	mov	r0, r3
 8013726:	3718      	adds	r7, #24
 8013728:	46bd      	mov	sp, r7
 801372a:	bd80      	pop	{r7, pc}
 801372c:	20001004 	.word	0x20001004
 8013730:	20000bbc 	.word	0x20000bbc
 8013734:	200010c4 	.word	0x200010c4

08013738 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8013738:	b580      	push	{r7, lr}
 801373a:	b08c      	sub	sp, #48	@ 0x30
 801373c:	af02      	add	r7, sp, #8
 801373e:	6078      	str	r0, [r7, #4]
 8013740:	460b      	mov	r3, r1
 8013742:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013744:	2302      	movs	r3, #2
 8013746:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 801374a:	2300      	movs	r3, #0
 801374c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    void* fBuffer = NULL;
 8013750:	2300      	movs	r3, #0
 8013752:	623b      	str	r3, [r7, #32]
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8013754:	2300      	movs	r3, #0
 8013756:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 8013758:	2300      	movs	r3, #0
 801375a:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d101      	bne.n	8013766 <LoRaMacMcpsRequest+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013762:	2303      	movs	r3, #3
 8013764:	e0d4      	b.n	8013910 <LoRaMacMcpsRequest+0x1d8>
    }
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    if( LoRaMacIsBusy( ) == true )
 8013766:	f7fc fa87 	bl	800fc78 <LoRaMacIsBusy>
 801376a:	4603      	mov	r3, r0
 801376c:	2b00      	cmp	r3, #0
 801376e:	d001      	beq.n	8013774 <LoRaMacMcpsRequest+0x3c>
    {
        return LORAMAC_STATUS_BUSY;
 8013770:	2301      	movs	r3, #1
 8013772:	e0cd      	b.n	8013910 <LoRaMacMcpsRequest+0x1d8>
    }

    macHdr.Value = 0;
 8013774:	2300      	movs	r3, #0
 8013776:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8013778:	2214      	movs	r2, #20
 801377a:	2100      	movs	r1, #0
 801377c:	4866      	ldr	r0, [pc, #408]	@ (8013918 <LoRaMacMcpsRequest+0x1e0>)
 801377e:	f007 fc15 	bl	801afac <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013782:	4b66      	ldr	r3, [pc, #408]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 8013784:	2201      	movs	r2, #1
 8013786:	f883 2435 	strb.w	r2, [r3, #1077]	@ 0x435

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 801378a:	4b64      	ldr	r3, [pc, #400]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 801378c:	2201      	movs	r2, #1
 801378e:	f883 240e 	strb.w	r2, [r3, #1038]	@ 0x40e

    switch( mcpsRequest->Type )
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	781b      	ldrb	r3, [r3, #0]
 8013796:	2b03      	cmp	r3, #3
 8013798:	d03d      	beq.n	8013816 <LoRaMacMcpsRequest+0xde>
 801379a:	2b03      	cmp	r3, #3
 801379c:	dc4f      	bgt.n	801383e <LoRaMacMcpsRequest+0x106>
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d002      	beq.n	80137a8 <LoRaMacMcpsRequest+0x70>
 80137a2:	2b01      	cmp	r3, #1
 80137a4:	d019      	beq.n	80137da <LoRaMacMcpsRequest+0xa2>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 80137a6:	e04a      	b.n	801383e <LoRaMacMcpsRequest+0x106>
            readyToSend = true;
 80137a8:	2301      	movs	r3, #1
 80137aa:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80137ac:	4b5b      	ldr	r3, [pc, #364]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 80137ae:	2201      	movs	r2, #1
 80137b0:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 80137b4:	7b3b      	ldrb	r3, [r7, #12]
 80137b6:	2202      	movs	r2, #2
 80137b8:	f362 1347 	bfi	r3, r2, #5, #3
 80137bc:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	791b      	ldrb	r3, [r3, #4]
 80137c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	689b      	ldr	r3, [r3, #8]
 80137ca:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	899b      	ldrh	r3, [r3, #12]
 80137d0:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	7b9b      	ldrb	r3, [r3, #14]
 80137d6:	777b      	strb	r3, [r7, #29]
            break;
 80137d8:	e032      	b.n	8013840 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 80137da:	2301      	movs	r3, #1
 80137dc:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	7bdb      	ldrb	r3, [r3, #15]
 80137e2:	2b08      	cmp	r3, #8
 80137e4:	bf28      	it	cs
 80137e6:	2308      	movcs	r3, #8
 80137e8:	b2da      	uxtb	r2, r3
 80137ea:	4b4c      	ldr	r3, [pc, #304]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 80137ec:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80137f0:	7b3b      	ldrb	r3, [r7, #12]
 80137f2:	2204      	movs	r2, #4
 80137f4:	f362 1347 	bfi	r3, r2, #5, #3
 80137f8:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	791b      	ldrb	r3, [r3, #4]
 80137fe:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	689b      	ldr	r3, [r3, #8]
 8013806:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	899b      	ldrh	r3, [r3, #12]
 801380c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	7b9b      	ldrb	r3, [r3, #14]
 8013812:	777b      	strb	r3, [r7, #29]
            break;
 8013814:	e014      	b.n	8013840 <LoRaMacMcpsRequest+0x108>
            readyToSend = true;
 8013816:	2301      	movs	r3, #1
 8013818:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801381a:	4b40      	ldr	r3, [pc, #256]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 801381c:	2201      	movs	r2, #1
 801381e:	f883 240d 	strb.w	r2, [r3, #1037]	@ 0x40d
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8013822:	7b3b      	ldrb	r3, [r7, #12]
 8013824:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8013828:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	685b      	ldr	r3, [r3, #4]
 801382e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	891b      	ldrh	r3, [r3, #8]
 8013834:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	7a9b      	ldrb	r3, [r3, #10]
 801383a:	777b      	strb	r3, [r7, #29]
            break;
 801383c:	e000      	b.n	8013840 <LoRaMacMcpsRequest+0x108>
            break;
 801383e:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8013840:	2302      	movs	r3, #2
 8013842:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013844:	4b36      	ldr	r3, [pc, #216]	@ (8013920 <LoRaMacMcpsRequest+0x1e8>)
 8013846:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801384a:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801384c:	4b34      	ldr	r3, [pc, #208]	@ (8013920 <LoRaMacMcpsRequest+0x1e8>)
 801384e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013852:	f107 0214 	add.w	r2, r7, #20
 8013856:	4611      	mov	r1, r2
 8013858:	4618      	mov	r0, r3
 801385a:	f002 f96f 	bl	8015b3c <RegionGetPhyParam>
 801385e:	4603      	mov	r3, r0
 8013860:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8013862:	693b      	ldr	r3, [r7, #16]
 8013864:	b25b      	sxtb	r3, r3
 8013866:	f997 201d 	ldrsb.w	r2, [r7, #29]
 801386a:	4293      	cmp	r3, r2
 801386c:	bfb8      	it	lt
 801386e:	4613      	movlt	r3, r2
 8013870:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 8013872:	7f3b      	ldrb	r3, [r7, #28]
 8013874:	2b00      	cmp	r3, #0
 8013876:	d044      	beq.n	8013902 <LoRaMacMcpsRequest+0x1ca>
    {
        if( Nvm.MacGroup2.AdrCtrlOn == false )
 8013878:	4b29      	ldr	r3, [pc, #164]	@ (8013920 <LoRaMacMcpsRequest+0x1e8>)
 801387a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801387e:	f083 0301 	eor.w	r3, r3, #1
 8013882:	b2db      	uxtb	r3, r3
 8013884:	2b00      	cmp	r3, #0
 8013886:	d019      	beq.n	80138bc <LoRaMacMcpsRequest+0x184>
        {
            verify.DatarateParams.Datarate = datarate;
 8013888:	7f7b      	ldrb	r3, [r7, #29]
 801388a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801388c:	4b24      	ldr	r3, [pc, #144]	@ (8013920 <LoRaMacMcpsRequest+0x1e8>)
 801388e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013892:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013894:	4b22      	ldr	r3, [pc, #136]	@ (8013920 <LoRaMacMcpsRequest+0x1e8>)
 8013896:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801389a:	f107 0108 	add.w	r1, r7, #8
 801389e:	2205      	movs	r2, #5
 80138a0:	4618      	mov	r0, r3
 80138a2:	f002 f9b7 	bl	8015c14 <RegionVerify>
 80138a6:	4603      	mov	r3, r0
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d005      	beq.n	80138b8 <LoRaMacMcpsRequest+0x180>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80138ac:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80138b0:	4b1b      	ldr	r3, [pc, #108]	@ (8013920 <LoRaMacMcpsRequest+0x1e8>)
 80138b2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80138b6:	e001      	b.n	80138bc <LoRaMacMcpsRequest+0x184>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80138b8:	2303      	movs	r3, #3
 80138ba:	e029      	b.n	8013910 <LoRaMacMcpsRequest+0x1d8>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80138bc:	8bfa      	ldrh	r2, [r7, #30]
 80138be:	f897 1026 	ldrb.w	r1, [r7, #38]	@ 0x26
 80138c2:	f107 000c 	add.w	r0, r7, #12
 80138c6:	78fb      	ldrb	r3, [r7, #3]
 80138c8:	9300      	str	r3, [sp, #0]
 80138ca:	4613      	mov	r3, r2
 80138cc:	6a3a      	ldr	r2, [r7, #32]
 80138ce:	f7fd fb93 	bl	8010ff8 <Send>
 80138d2:	4603      	mov	r3, r0
 80138d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if( status == LORAMAC_STATUS_OK )
 80138d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d10c      	bne.n	80138fa <LoRaMacMcpsRequest+0x1c2>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	781a      	ldrb	r2, [r3, #0]
 80138e4:	4b0d      	ldr	r3, [pc, #52]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 80138e6:	f883 2434 	strb.w	r2, [r3, #1076]	@ 0x434
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80138ea:	4a0c      	ldr	r2, [pc, #48]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 80138ec:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 80138f0:	f043 0301 	orr.w	r3, r3, #1
 80138f4:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
 80138f8:	e003      	b.n	8013902 <LoRaMacMcpsRequest+0x1ca>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80138fa:	4b08      	ldr	r3, [pc, #32]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 80138fc:	2200      	movs	r2, #0
 80138fe:	f883 2410 	strb.w	r2, [r3, #1040]	@ 0x410
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8013902:	4b06      	ldr	r3, [pc, #24]	@ (801391c <LoRaMacMcpsRequest+0x1e4>)
 8013904:	f8d3 2484 	ldr.w	r2, [r3, #1156]	@ 0x484
 8013908:	687b      	ldr	r3, [r7, #4]
 801390a:	611a      	str	r2, [r3, #16]

    return status;
 801390c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013910:	4618      	mov	r0, r3
 8013912:	3728      	adds	r7, #40	@ 0x28
 8013914:	46bd      	mov	sp, r7
 8013916:	bd80      	pop	{r7, pc}
 8013918:	20000ff0 	.word	0x20000ff0
 801391c:	20000bbc 	.word	0x20000bbc
 8013920:	200010c4 	.word	0x200010c4

08013924 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b084      	sub	sp, #16
 8013928:	af00      	add	r7, sp, #0
 801392a:	4603      	mov	r3, r0
 801392c:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801392e:	79fb      	ldrb	r3, [r7, #7]
 8013930:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8013932:	4b0d      	ldr	r3, [pc, #52]	@ (8013968 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013934:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013938:	f107 010c 	add.w	r1, r7, #12
 801393c:	220f      	movs	r2, #15
 801393e:	4618      	mov	r0, r3
 8013940:	f002 f968 	bl	8015c14 <RegionVerify>
 8013944:	4603      	mov	r3, r0
 8013946:	2b00      	cmp	r3, #0
 8013948:	d00a      	beq.n	8013960 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 801394a:	4a07      	ldr	r2, [pc, #28]	@ (8013968 <LoRaMacTestSetDutyCycleOn+0x44>)
 801394c:	79fb      	ldrb	r3, [r7, #7]
 801394e:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8013952:	4a06      	ldr	r2, [pc, #24]	@ (801396c <LoRaMacTestSetDutyCycleOn+0x48>)
 8013954:	f892 3481 	ldrb.w	r3, [r2, #1153]	@ 0x481
 8013958:	f043 0320 	orr.w	r3, r3, #32
 801395c:	f882 3481 	strb.w	r3, [r2, #1153]	@ 0x481
    }
}
 8013960:	bf00      	nop
 8013962:	3710      	adds	r7, #16
 8013964:	46bd      	mov	sp, r7
 8013966:	bd80      	pop	{r7, pc}
 8013968:	200010c4 	.word	0x200010c4
 801396c:	20000bbc 	.word	0x20000bbc

08013970 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8013970:	b580      	push	{r7, lr}
 8013972:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8013974:	f7fe ff5c 	bl	8012830 <LoRaMacStop>
 8013978:	4603      	mov	r3, r0
 801397a:	2b00      	cmp	r3, #0
 801397c:	d115      	bne.n	80139aa <LoRaMacDeInitialization+0x3a>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 801397e:	480c      	ldr	r0, [pc, #48]	@ (80139b0 <LoRaMacDeInitialization+0x40>)
 8013980:	f00b fc8c 	bl	801f29c <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8013984:	480b      	ldr	r0, [pc, #44]	@ (80139b4 <LoRaMacDeInitialization+0x44>)
 8013986:	f00b fc89 	bl	801f29c <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 801398a:	480b      	ldr	r0, [pc, #44]	@ (80139b8 <LoRaMacDeInitialization+0x48>)
 801398c:	f00b fc86 	bl	801f29c <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
 8013990:	480a      	ldr	r0, [pc, #40]	@ (80139bc <LoRaMacDeInitialization+0x4c>)
 8013992:	f00b fc83 	bl	801f29c <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8013996:	f000 f95e 	bl	8013c56 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 801399a:	2000      	movs	r0, #0
 801399c:	f7fd fe8c 	bl	80116b8 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 80139a0:	4b07      	ldr	r3, [pc, #28]	@ (80139c0 <LoRaMacDeInitialization+0x50>)
 80139a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80139a4:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 80139a6:	2300      	movs	r3, #0
 80139a8:	e000      	b.n	80139ac <LoRaMacDeInitialization+0x3c>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 80139aa:	2301      	movs	r3, #1
    }
}
 80139ac:	4618      	mov	r0, r3
 80139ae:	bd80      	pop	{r7, pc}
 80139b0:	20000f24 	.word	0x20000f24
 80139b4:	20000f3c 	.word	0x20000f3c
 80139b8:	20000f54 	.word	0x20000f54
 80139bc:	20000fb0 	.word	0x20000fb0
 80139c0:	08023bb4 	.word	0x08023bb4

080139c4 <CalcNextV10X>:
#include "LoRaMacAdr.h"
#include "LoRaMacVersion.h"

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80139c4:	b580      	push	{r7, lr}
 80139c6:	b08c      	sub	sp, #48	@ 0x30
 80139c8:	af00      	add	r7, sp, #0
 80139ca:	60f8      	str	r0, [r7, #12]
 80139cc:	60b9      	str	r1, [r7, #8]
 80139ce:	607a      	str	r2, [r7, #4]
 80139d0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80139d2:	2300      	movs	r3, #0
 80139d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	7c1b      	ldrb	r3, [r3, #16]
 80139dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	7c5b      	ldrb	r3, [r3, #17]
 80139e4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	689a      	ldr	r2, [r3, #8]
 80139ec:	683b      	ldr	r3, [r7, #0]
 80139ee:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	795b      	ldrb	r3, [r3, #5]
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	f000 808b 	beq.w	8013b10 <CalcNextV10X+0x14c>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80139fa:	2302      	movs	r3, #2
 80139fc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	7c9b      	ldrb	r3, [r3, #18]
 8013a04:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	7cdb      	ldrb	r3, [r3, #19]
 8013a0c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013a10:	4611      	mov	r1, r2
 8013a12:	4618      	mov	r0, r3
 8013a14:	f002 f892 	bl	8015b3c <RegionGetPhyParam>
 8013a18:	4603      	mov	r3, r0
 8013a1a:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8013a1c:	6a3b      	ldr	r3, [r7, #32]
 8013a1e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        datarate = MAX( datarate, minTxDatarate );
 8013a22:	f997 202c 	ldrsb.w	r2, [r7, #44]	@ 0x2c
 8013a26:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8013a2a:	4293      	cmp	r3, r2
 8013a2c:	bfb8      	it	lt
 8013a2e:	4613      	movlt	r3, r2
 8013a30:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( datarate == minTxDatarate )
 8013a34:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 8013a38:	f997 302c 	ldrsb.w	r3, [r7, #44]	@ 0x2c
 8013a3c:	429a      	cmp	r2, r3
 8013a3e:	d106      	bne.n	8013a4e <CalcNextV10X+0x8a>
        {
            *adrAckCounter = 0;
 8013a40:	683b      	ldr	r3, [r7, #0]
 8013a42:	2200      	movs	r2, #0
 8013a44:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8013a46:	2300      	movs	r3, #0
 8013a48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013a4c:	e060      	b.n	8013b10 <CalcNextV10X+0x14c>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	689b      	ldr	r3, [r3, #8]
 8013a52:	68fa      	ldr	r2, [r7, #12]
 8013a54:	8992      	ldrh	r2, [r2, #12]
 8013a56:	4293      	cmp	r3, r2
 8013a58:	d303      	bcc.n	8013a62 <CalcNextV10X+0x9e>
            {
                adrAckReq = true;
 8013a5a:	2301      	movs	r3, #1
 8013a5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8013a60:	e002      	b.n	8013a68 <CalcNextV10X+0xa4>
            }
            else
            {
                adrAckReq = false;
 8013a62:	2300      	movs	r3, #0
 8013a64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	689b      	ldr	r3, [r3, #8]
 8013a6c:	68fa      	ldr	r2, [r7, #12]
 8013a6e:	8992      	ldrh	r2, [r2, #12]
 8013a70:	4611      	mov	r1, r2
 8013a72:	68fa      	ldr	r2, [r7, #12]
 8013a74:	89d2      	ldrh	r2, [r2, #14]
 8013a76:	440a      	add	r2, r1
 8013a78:	4293      	cmp	r3, r2
 8013a7a:	d349      	bcc.n	8013b10 <CalcNextV10X+0x14c>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8013a7c:	2308      	movs	r3, #8
 8013a7e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013a82:	68fb      	ldr	r3, [r7, #12]
 8013a84:	7cdb      	ldrb	r3, [r3, #19]
 8013a86:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013a8a:	4611      	mov	r1, r2
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	f002 f855 	bl	8015b3c <RegionGetPhyParam>
 8013a92:	4603      	mov	r3, r0
 8013a94:	623b      	str	r3, [r7, #32]
                txPower = phyParam.Value;
 8013a96:	6a3b      	ldr	r3, [r7, #32]
 8013a98:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 8013a9c:	68fb      	ldr	r3, [r7, #12]
 8013a9e:	689b      	ldr	r3, [r3, #8]
 8013aa0:	68fa      	ldr	r2, [r7, #12]
 8013aa2:	89d2      	ldrh	r2, [r2, #14]
 8013aa4:	fbb3 f1f2 	udiv	r1, r3, r2
 8013aa8:	fb01 f202 	mul.w	r2, r1, r2
 8013aac:	1a9b      	subs	r3, r3, r2
 8013aae:	2b01      	cmp	r3, #1
 8013ab0:	d12e      	bne.n	8013b10 <CalcNextV10X+0x14c>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8013ab2:	2322      	movs	r3, #34	@ 0x22
 8013ab4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                    getPhy.Datarate = datarate;
 8013ab8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013abc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	7c9b      	ldrb	r3, [r3, #18]
 8013ac4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	7cdb      	ldrb	r3, [r3, #19]
 8013acc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013ad0:	4611      	mov	r1, r2
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	f002 f832 	bl	8015b3c <RegionGetPhyParam>
 8013ad8:	4603      	mov	r3, r0
 8013ada:	623b      	str	r3, [r7, #32]
                    datarate = phyParam.Value;
 8013adc:	6a3b      	ldr	r3, [r7, #32]
 8013ade:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

                    if( datarate == minTxDatarate )
 8013ae2:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 8013ae6:	f997 302c 	ldrsb.w	r3, [r7, #44]	@ 0x2c
 8013aea:	429a      	cmp	r2, r3
 8013aec:	d110      	bne.n	8013b10 <CalcNextV10X+0x14c>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8013aee:	2300      	movs	r3, #0
 8013af0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        if( adrNext->UpdateChanMask == true )
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	791b      	ldrb	r3, [r3, #4]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d009      	beq.n	8013b10 <CalcNextV10X+0x14c>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8013afc:	2302      	movs	r3, #2
 8013afe:	773b      	strb	r3, [r7, #28]
                            RegionInitDefaults( adrNext->Region, &params );
 8013b00:	68fb      	ldr	r3, [r7, #12]
 8013b02:	7cdb      	ldrb	r3, [r3, #19]
 8013b04:	f107 0214 	add.w	r2, r7, #20
 8013b08:	4611      	mov	r1, r2
 8013b0a:	4618      	mov	r0, r3
 8013b0c:	f002 f861 	bl	8015bd2 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8013b10:	68bb      	ldr	r3, [r7, #8]
 8013b12:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8013b16:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8013b1e:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8013b20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013b24:	4618      	mov	r0, r3
 8013b26:	3730      	adds	r7, #48	@ 0x30
 8013b28:	46bd      	mov	sp, r7
 8013b2a:	bd80      	pop	{r7, pc}

08013b2c <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8013b2c:	b580      	push	{r7, lr}
 8013b2e:	b084      	sub	sp, #16
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	60f8      	str	r0, [r7, #12]
 8013b34:	60b9      	str	r1, [r7, #8]
 8013b36:	607a      	str	r2, [r7, #4]
 8013b38:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	789b      	ldrb	r3, [r3, #2]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d107      	bne.n	8013b52 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8013b42:	683b      	ldr	r3, [r7, #0]
 8013b44:	687a      	ldr	r2, [r7, #4]
 8013b46:	68b9      	ldr	r1, [r7, #8]
 8013b48:	68f8      	ldr	r0, [r7, #12]
 8013b4a:	f7ff ff3b 	bl	80139c4 <CalcNextV10X>
 8013b4e:	4603      	mov	r3, r0
 8013b50:	e000      	b.n	8013b54 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8013b52:	2300      	movs	r3, #0
}
 8013b54:	4618      	mov	r0, r3
 8013b56:	3710      	adds	r7, #16
 8013b58:	46bd      	mov	sp, r7
 8013b5a:	bd80      	pop	{r7, pc}

08013b5c <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8013b5c:	b480      	push	{r7}
 8013b5e:	b085      	sub	sp, #20
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	60f8      	str	r0, [r7, #12]
 8013b64:	60b9      	str	r1, [r7, #8]
 8013b66:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b68:	bf00      	nop
 8013b6a:	3714      	adds	r7, #20
 8013b6c:	46bd      	mov	sp, r7
 8013b6e:	bc80      	pop	{r7}
 8013b70:	4770      	bx	lr

08013b72 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8013b72:	b480      	push	{r7}
 8013b74:	b083      	sub	sp, #12
 8013b76:	af00      	add	r7, sp, #0
 8013b78:	4603      	mov	r3, r0
 8013b7a:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b7c:	bf00      	nop
 8013b7e:	370c      	adds	r7, #12
 8013b80:	46bd      	mov	sp, r7
 8013b82:	bc80      	pop	{r7}
 8013b84:	4770      	bx	lr

08013b86 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8013b86:	b480      	push	{r7}
 8013b88:	b083      	sub	sp, #12
 8013b8a:	af00      	add	r7, sp, #0
 8013b8c:	4603      	mov	r3, r0
 8013b8e:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013b90:	bf00      	nop
 8013b92:	370c      	adds	r7, #12
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bc80      	pop	{r7}
 8013b98:	4770      	bx	lr

08013b9a <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8013b9a:	b480      	push	{r7}
 8013b9c:	b083      	sub	sp, #12
 8013b9e:	af00      	add	r7, sp, #0
 8013ba0:	4603      	mov	r3, r0
 8013ba2:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013ba4:	bf00      	nop
 8013ba6:	370c      	adds	r7, #12
 8013ba8:	46bd      	mov	sp, r7
 8013baa:	bc80      	pop	{r7}
 8013bac:	4770      	bx	lr

08013bae <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8013bae:	b480      	push	{r7}
 8013bb0:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8013bb2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bb4:	4618      	mov	r0, r3
 8013bb6:	46bd      	mov	sp, r7
 8013bb8:	bc80      	pop	{r7}
 8013bba:	4770      	bx	lr

08013bbc <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8013bbc:	b480      	push	{r7}
 8013bbe:	b083      	sub	sp, #12
 8013bc0:	af00      	add	r7, sp, #0
 8013bc2:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bc4:	bf00      	nop
 8013bc6:	370c      	adds	r7, #12
 8013bc8:	46bd      	mov	sp, r7
 8013bca:	bc80      	pop	{r7}
 8013bcc:	4770      	bx	lr

08013bce <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8013bce:	b480      	push	{r7}
 8013bd0:	b083      	sub	sp, #12
 8013bd2:	af00      	add	r7, sp, #0
 8013bd4:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013bd6:	bf00      	nop
 8013bd8:	370c      	adds	r7, #12
 8013bda:	46bd      	mov	sp, r7
 8013bdc:	bc80      	pop	{r7}
 8013bde:	4770      	bx	lr

08013be0 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8013be0:	b480      	push	{r7}
 8013be2:	b083      	sub	sp, #12
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013be8:	bf00      	nop
 8013bea:	370c      	adds	r7, #12
 8013bec:	46bd      	mov	sp, r7
 8013bee:	bc80      	pop	{r7}
 8013bf0:	4770      	bx	lr

08013bf2 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8013bf2:	b480      	push	{r7}
 8013bf4:	b083      	sub	sp, #12
 8013bf6:	af00      	add	r7, sp, #0
 8013bf8:	6078      	str	r0, [r7, #4]
 8013bfa:	460b      	mov	r3, r1
 8013bfc:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8013bfe:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c00:	4618      	mov	r0, r3
 8013c02:	370c      	adds	r7, #12
 8013c04:	46bd      	mov	sp, r7
 8013c06:	bc80      	pop	{r7}
 8013c08:	4770      	bx	lr

08013c0a <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8013c0a:	b480      	push	{r7}
 8013c0c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013c0e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c10:	4618      	mov	r0, r3
 8013c12:	46bd      	mov	sp, r7
 8013c14:	bc80      	pop	{r7}
 8013c16:	4770      	bx	lr

08013c18 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8013c18:	b480      	push	{r7}
 8013c1a:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013c1c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c1e:	4618      	mov	r0, r3
 8013c20:	46bd      	mov	sp, r7
 8013c22:	bc80      	pop	{r7}
 8013c24:	4770      	bx	lr

08013c26 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8013c26:	b480      	push	{r7}
 8013c28:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013c2a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	46bd      	mov	sp, r7
 8013c30:	bc80      	pop	{r7}
 8013c32:	4770      	bx	lr

08013c34 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8013c34:	b480      	push	{r7}
 8013c36:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013c38:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c3a:	4618      	mov	r0, r3
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	bc80      	pop	{r7}
 8013c40:	4770      	bx	lr

08013c42 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8013c42:	b480      	push	{r7}
 8013c44:	b083      	sub	sp, #12
 8013c46:	af00      	add	r7, sp, #0
 8013c48:	4603      	mov	r3, r0
 8013c4a:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c4c:	bf00      	nop
 8013c4e:	370c      	adds	r7, #12
 8013c50:	46bd      	mov	sp, r7
 8013c52:	bc80      	pop	{r7}
 8013c54:	4770      	bx	lr

08013c56 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8013c56:	b480      	push	{r7}
 8013c58:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c5a:	bf00      	nop
 8013c5c:	46bd      	mov	sp, r7
 8013c5e:	bc80      	pop	{r7}
 8013c60:	4770      	bx	lr

08013c62 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8013c62:	b480      	push	{r7}
 8013c64:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c66:	bf00      	nop
 8013c68:	46bd      	mov	sp, r7
 8013c6a:	bc80      	pop	{r7}
 8013c6c:	4770      	bx	lr

08013c6e <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8013c6e:	b480      	push	{r7}
 8013c70:	b083      	sub	sp, #12
 8013c72:	af00      	add	r7, sp, #0
 8013c74:	4603      	mov	r3, r0
 8013c76:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013c78:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c7a:	4618      	mov	r0, r3
 8013c7c:	370c      	adds	r7, #12
 8013c7e:	46bd      	mov	sp, r7
 8013c80:	bc80      	pop	{r7}
 8013c82:	4770      	bx	lr

08013c84 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8013c84:	b480      	push	{r7}
 8013c86:	b083      	sub	sp, #12
 8013c88:	af00      	add	r7, sp, #0
 8013c8a:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013c8c:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013c8e:	4618      	mov	r0, r3
 8013c90:	370c      	adds	r7, #12
 8013c92:	46bd      	mov	sp, r7
 8013c94:	bc80      	pop	{r7}
 8013c96:	4770      	bx	lr

08013c98 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8013c98:	b480      	push	{r7}
 8013c9a:	b083      	sub	sp, #12
 8013c9c:	af00      	add	r7, sp, #0
 8013c9e:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013ca0:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013ca2:	4618      	mov	r0, r3
 8013ca4:	370c      	adds	r7, #12
 8013ca6:	46bd      	mov	sp, r7
 8013ca8:	bc80      	pop	{r7}
 8013caa:	4770      	bx	lr

08013cac <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8013cac:	b480      	push	{r7}
 8013cae:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013cb0:	bf00      	nop
 8013cb2:	46bd      	mov	sp, r7
 8013cb4:	bc80      	pop	{r7}
 8013cb6:	4770      	bx	lr

08013cb8 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8013cb8:	b480      	push	{r7}
 8013cba:	b083      	sub	sp, #12
 8013cbc:	af00      	add	r7, sp, #0
 8013cbe:	4603      	mov	r3, r0
 8013cc0:	6039      	str	r1, [r7, #0]
 8013cc2:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8013cc4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013cc6:	4618      	mov	r0, r3
 8013cc8:	370c      	adds	r7, #12
 8013cca:	46bd      	mov	sp, r7
 8013ccc:	bc80      	pop	{r7}
 8013cce:	4770      	bx	lr

08013cd0 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8013cd0:	b480      	push	{r7}
 8013cd2:	b083      	sub	sp, #12
 8013cd4:	af00      	add	r7, sp, #0
 8013cd6:	4603      	mov	r3, r0
 8013cd8:	603a      	str	r2, [r7, #0]
 8013cda:	80fb      	strh	r3, [r7, #6]
 8013cdc:	460b      	mov	r3, r1
 8013cde:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013ce0:	bf00      	nop
 8013ce2:	370c      	adds	r7, #12
 8013ce4:	46bd      	mov	sp, r7
 8013ce6:	bc80      	pop	{r7}
 8013ce8:	4770      	bx	lr

08013cea <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8013cea:	b480      	push	{r7}
 8013cec:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013cee:	bf00      	nop
 8013cf0:	46bd      	mov	sp, r7
 8013cf2:	bc80      	pop	{r7}
 8013cf4:	4770      	bx	lr

08013cf6 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8013cf6:	b480      	push	{r7}
 8013cf8:	b083      	sub	sp, #12
 8013cfa:	af00      	add	r7, sp, #0
 8013cfc:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8013cfe:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013d00:	4618      	mov	r0, r3
 8013d02:	370c      	adds	r7, #12
 8013d04:	46bd      	mov	sp, r7
 8013d06:	bc80      	pop	{r7}
 8013d08:	4770      	bx	lr

08013d0a <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8013d0a:	b480      	push	{r7}
 8013d0c:	b083      	sub	sp, #12
 8013d0e:	af00      	add	r7, sp, #0
 8013d10:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8013d12:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013d14:	4618      	mov	r0, r3
 8013d16:	370c      	adds	r7, #12
 8013d18:	46bd      	mov	sp, r7
 8013d1a:	bc80      	pop	{r7}
 8013d1c:	4770      	bx	lr

08013d1e <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8013d1e:	b480      	push	{r7}
 8013d20:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013d22:	bf00      	nop
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bc80      	pop	{r7}
 8013d28:	4770      	bx	lr

08013d2a <LoRaMacClassBProcess>:
#endif /* LORAMAC_CLASSB_ENABLED */
}
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8013d2a:	b480      	push	{r7}
 8013d2c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013d2e:	bf00      	nop
 8013d30:	46bd      	mov	sp, r7
 8013d32:	bc80      	pop	{r7}
 8013d34:	4770      	bx	lr

08013d36 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8013d36:	b480      	push	{r7}
 8013d38:	b085      	sub	sp, #20
 8013d3a:	af00      	add	r7, sp, #0
 8013d3c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013d42:	2300      	movs	r3, #0
 8013d44:	81fb      	strh	r3, [r7, #14]
 8013d46:	e00a      	b.n	8013d5e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8013d48:	89fb      	ldrh	r3, [r7, #14]
 8013d4a:	68ba      	ldr	r2, [r7, #8]
 8013d4c:	4413      	add	r3, r2
 8013d4e:	781b      	ldrb	r3, [r3, #0]
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d001      	beq.n	8013d58 <IsSlotFree+0x22>
        {
            return false;
 8013d54:	2300      	movs	r3, #0
 8013d56:	e006      	b.n	8013d66 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013d58:	89fb      	ldrh	r3, [r7, #14]
 8013d5a:	3301      	adds	r3, #1
 8013d5c:	81fb      	strh	r3, [r7, #14]
 8013d5e:	89fb      	ldrh	r3, [r7, #14]
 8013d60:	2b0f      	cmp	r3, #15
 8013d62:	d9f1      	bls.n	8013d48 <IsSlotFree+0x12>
        }
    }
    return true;
 8013d64:	2301      	movs	r3, #1
}
 8013d66:	4618      	mov	r0, r3
 8013d68:	3714      	adds	r7, #20
 8013d6a:	46bd      	mov	sp, r7
 8013d6c:	bc80      	pop	{r7}
 8013d6e:	4770      	bx	lr

08013d70 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8013d70:	b580      	push	{r7, lr}
 8013d72:	b082      	sub	sp, #8
 8013d74:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8013d76:	2300      	movs	r3, #0
 8013d78:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013d7a:	e007      	b.n	8013d8c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8013d7c:	79fb      	ldrb	r3, [r7, #7]
 8013d7e:	3301      	adds	r3, #1
 8013d80:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8013d82:	79fb      	ldrb	r3, [r7, #7]
 8013d84:	2b0f      	cmp	r3, #15
 8013d86:	d101      	bne.n	8013d8c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8013d88:	2300      	movs	r3, #0
 8013d8a:	e012      	b.n	8013db2 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013d8c:	79fb      	ldrb	r3, [r7, #7]
 8013d8e:	011b      	lsls	r3, r3, #4
 8013d90:	3308      	adds	r3, #8
 8013d92:	4a0a      	ldr	r2, [pc, #40]	@ (8013dbc <MallocNewMacCommandSlot+0x4c>)
 8013d94:	4413      	add	r3, r2
 8013d96:	4618      	mov	r0, r3
 8013d98:	f7ff ffcd 	bl	8013d36 <IsSlotFree>
 8013d9c:	4603      	mov	r3, r0
 8013d9e:	f083 0301 	eor.w	r3, r3, #1
 8013da2:	b2db      	uxtb	r3, r3
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d1e9      	bne.n	8013d7c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8013da8:	79fb      	ldrb	r3, [r7, #7]
 8013daa:	011b      	lsls	r3, r3, #4
 8013dac:	3308      	adds	r3, #8
 8013dae:	4a03      	ldr	r2, [pc, #12]	@ (8013dbc <MallocNewMacCommandSlot+0x4c>)
 8013db0:	4413      	add	r3, r2
}
 8013db2:	4618      	mov	r0, r3
 8013db4:	3708      	adds	r7, #8
 8013db6:	46bd      	mov	sp, r7
 8013db8:	bd80      	pop	{r7, pc}
 8013dba:	bf00      	nop
 8013dbc:	20001fcc 	.word	0x20001fcc

08013dc0 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b082      	sub	sp, #8
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d101      	bne.n	8013dd2 <FreeMacCommandSlot+0x12>
    {
        return false;
 8013dce:	2300      	movs	r3, #0
 8013dd0:	e005      	b.n	8013dde <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8013dd2:	2210      	movs	r2, #16
 8013dd4:	2100      	movs	r1, #0
 8013dd6:	6878      	ldr	r0, [r7, #4]
 8013dd8:	f007 f8e8 	bl	801afac <memset1>

    return true;
 8013ddc:	2301      	movs	r3, #1
}
 8013dde:	4618      	mov	r0, r3
 8013de0:	3708      	adds	r7, #8
 8013de2:	46bd      	mov	sp, r7
 8013de4:	bd80      	pop	{r7, pc}

08013de6 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8013de6:	b480      	push	{r7}
 8013de8:	b083      	sub	sp, #12
 8013dea:	af00      	add	r7, sp, #0
 8013dec:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d101      	bne.n	8013df8 <LinkedListInit+0x12>
    {
        return false;
 8013df4:	2300      	movs	r3, #0
 8013df6:	e006      	b.n	8013e06 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	2200      	movs	r2, #0
 8013dfc:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	2200      	movs	r2, #0
 8013e02:	605a      	str	r2, [r3, #4]

    return true;
 8013e04:	2301      	movs	r3, #1
}
 8013e06:	4618      	mov	r0, r3
 8013e08:	370c      	adds	r7, #12
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	bc80      	pop	{r7}
 8013e0e:	4770      	bx	lr

08013e10 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8013e10:	b480      	push	{r7}
 8013e12:	b083      	sub	sp, #12
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	6078      	str	r0, [r7, #4]
 8013e18:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d002      	beq.n	8013e26 <LinkedListAdd+0x16>
 8013e20:	683b      	ldr	r3, [r7, #0]
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d101      	bne.n	8013e2a <LinkedListAdd+0x1a>
    {
        return false;
 8013e26:	2300      	movs	r3, #0
 8013e28:	e015      	b.n	8013e56 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	681b      	ldr	r3, [r3, #0]
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d102      	bne.n	8013e38 <LinkedListAdd+0x28>
    {
        list->First = element;
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	683a      	ldr	r2, [r7, #0]
 8013e36:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	685b      	ldr	r3, [r3, #4]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d003      	beq.n	8013e48 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	685b      	ldr	r3, [r3, #4]
 8013e44:	683a      	ldr	r2, [r7, #0]
 8013e46:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8013e48:	683b      	ldr	r3, [r7, #0]
 8013e4a:	2200      	movs	r2, #0
 8013e4c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	683a      	ldr	r2, [r7, #0]
 8013e52:	605a      	str	r2, [r3, #4]

    return true;
 8013e54:	2301      	movs	r3, #1
}
 8013e56:	4618      	mov	r0, r3
 8013e58:	370c      	adds	r7, #12
 8013e5a:	46bd      	mov	sp, r7
 8013e5c:	bc80      	pop	{r7}
 8013e5e:	4770      	bx	lr

08013e60 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8013e60:	b480      	push	{r7}
 8013e62:	b085      	sub	sp, #20
 8013e64:	af00      	add	r7, sp, #0
 8013e66:	6078      	str	r0, [r7, #4]
 8013e68:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d002      	beq.n	8013e76 <LinkedListGetPrevious+0x16>
 8013e70:	683b      	ldr	r3, [r7, #0]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d101      	bne.n	8013e7a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8013e76:	2300      	movs	r3, #0
 8013e78:	e016      	b.n	8013ea8 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8013e80:	683a      	ldr	r2, [r7, #0]
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	429a      	cmp	r2, r3
 8013e86:	d00c      	beq.n	8013ea2 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013e88:	e002      	b.n	8013e90 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	681b      	ldr	r3, [r3, #0]
 8013e8e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d007      	beq.n	8013ea6 <LinkedListGetPrevious+0x46>
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	683a      	ldr	r2, [r7, #0]
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	d1f4      	bne.n	8013e8a <LinkedListGetPrevious+0x2a>
 8013ea0:	e001      	b.n	8013ea6 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8013ea2:	2300      	movs	r3, #0
 8013ea4:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8013ea6:	68fb      	ldr	r3, [r7, #12]
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3714      	adds	r7, #20
 8013eac:	46bd      	mov	sp, r7
 8013eae:	bc80      	pop	{r7}
 8013eb0:	4770      	bx	lr

08013eb2 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8013eb2:	b580      	push	{r7, lr}
 8013eb4:	b084      	sub	sp, #16
 8013eb6:	af00      	add	r7, sp, #0
 8013eb8:	6078      	str	r0, [r7, #4]
 8013eba:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d002      	beq.n	8013ec8 <LinkedListRemove+0x16>
 8013ec2:	683b      	ldr	r3, [r7, #0]
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d101      	bne.n	8013ecc <LinkedListRemove+0x1a>
    {
        return false;
 8013ec8:	2300      	movs	r3, #0
 8013eca:	e020      	b.n	8013f0e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8013ecc:	6839      	ldr	r1, [r7, #0]
 8013ece:	6878      	ldr	r0, [r7, #4]
 8013ed0:	f7ff ffc6 	bl	8013e60 <LinkedListGetPrevious>
 8013ed4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	681b      	ldr	r3, [r3, #0]
 8013eda:	683a      	ldr	r2, [r7, #0]
 8013edc:	429a      	cmp	r2, r3
 8013ede:	d103      	bne.n	8013ee8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8013ee0:	683b      	ldr	r3, [r7, #0]
 8013ee2:	681a      	ldr	r2, [r3, #0]
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	685b      	ldr	r3, [r3, #4]
 8013eec:	683a      	ldr	r2, [r7, #0]
 8013eee:	429a      	cmp	r2, r3
 8013ef0:	d102      	bne.n	8013ef8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	68fa      	ldr	r2, [r7, #12]
 8013ef6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8013ef8:	68fb      	ldr	r3, [r7, #12]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d003      	beq.n	8013f06 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8013efe:	683b      	ldr	r3, [r7, #0]
 8013f00:	681a      	ldr	r2, [r3, #0]
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8013f06:	683b      	ldr	r3, [r7, #0]
 8013f08:	2200      	movs	r2, #0
 8013f0a:	601a      	str	r2, [r3, #0]

    return true;
 8013f0c:	2301      	movs	r3, #1
}
 8013f0e:	4618      	mov	r0, r3
 8013f10:	3710      	adds	r7, #16
 8013f12:	46bd      	mov	sp, r7
 8013f14:	bd80      	pop	{r7, pc}

08013f16 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013f16:	b480      	push	{r7}
 8013f18:	b083      	sub	sp, #12
 8013f1a:	af00      	add	r7, sp, #0
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8013f20:	79fb      	ldrb	r3, [r7, #7]
 8013f22:	2b05      	cmp	r3, #5
 8013f24:	d004      	beq.n	8013f30 <IsSticky+0x1a>
 8013f26:	2b05      	cmp	r3, #5
 8013f28:	db04      	blt.n	8013f34 <IsSticky+0x1e>
 8013f2a:	3b08      	subs	r3, #8
 8013f2c:	2b02      	cmp	r3, #2
 8013f2e:	d801      	bhi.n	8013f34 <IsSticky+0x1e>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8013f30:	2301      	movs	r3, #1
 8013f32:	e000      	b.n	8013f36 <IsSticky+0x20>
        default:
            return false;
 8013f34:	2300      	movs	r3, #0
    }
}
 8013f36:	4618      	mov	r0, r3
 8013f38:	370c      	adds	r7, #12
 8013f3a:	46bd      	mov	sp, r7
 8013f3c:	bc80      	pop	{r7}
 8013f3e:	4770      	bx	lr

08013f40 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8013f40:	b480      	push	{r7}
 8013f42:	b083      	sub	sp, #12
 8013f44:	af00      	add	r7, sp, #0
 8013f46:	4603      	mov	r3, r0
 8013f48:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 8013f4a:	2300      	movs	r3, #0
    }
}
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	370c      	adds	r7, #12
 8013f50:	46bd      	mov	sp, r7
 8013f52:	bc80      	pop	{r7}
 8013f54:	4770      	bx	lr
	...

08013f58 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013f5c:	22fc      	movs	r2, #252	@ 0xfc
 8013f5e:	2100      	movs	r1, #0
 8013f60:	4804      	ldr	r0, [pc, #16]	@ (8013f74 <LoRaMacCommandsInit+0x1c>)
 8013f62:	f007 f823 	bl	801afac <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8013f66:	4803      	ldr	r0, [pc, #12]	@ (8013f74 <LoRaMacCommandsInit+0x1c>)
 8013f68:	f7ff ff3d 	bl	8013de6 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013f6c:	2300      	movs	r3, #0
}
 8013f6e:	4618      	mov	r0, r3
 8013f70:	bd80      	pop	{r7, pc}
 8013f72:	bf00      	nop
 8013f74:	20001fcc 	.word	0x20001fcc

08013f78 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b086      	sub	sp, #24
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	4603      	mov	r3, r0
 8013f80:	60b9      	str	r1, [r7, #8]
 8013f82:	607a      	str	r2, [r7, #4]
 8013f84:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8013f86:	68bb      	ldr	r3, [r7, #8]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d101      	bne.n	8013f90 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013f8c:	2301      	movs	r3, #1
 8013f8e:	e03b      	b.n	8014008 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8013f90:	f7ff feee 	bl	8013d70 <MallocNewMacCommandSlot>
 8013f94:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8013f96:	697b      	ldr	r3, [r7, #20]
 8013f98:	2b00      	cmp	r3, #0
 8013f9a:	d101      	bne.n	8013fa0 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8013f9c:	2302      	movs	r3, #2
 8013f9e:	e033      	b.n	8014008 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8013fa0:	6979      	ldr	r1, [r7, #20]
 8013fa2:	481b      	ldr	r0, [pc, #108]	@ (8014010 <LoRaMacCommandsAddCmd+0x98>)
 8013fa4:	f7ff ff34 	bl	8013e10 <LinkedListAdd>
 8013fa8:	4603      	mov	r3, r0
 8013faa:	f083 0301 	eor.w	r3, r3, #1
 8013fae:	b2db      	uxtb	r3, r3
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d001      	beq.n	8013fb8 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013fb4:	2305      	movs	r3, #5
 8013fb6:	e027      	b.n	8014008 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8013fb8:	697b      	ldr	r3, [r7, #20]
 8013fba:	7bfa      	ldrb	r2, [r7, #15]
 8013fbc:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8013fbe:	697b      	ldr	r3, [r7, #20]
 8013fc0:	687a      	ldr	r2, [r7, #4]
 8013fc2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8013fc4:	697b      	ldr	r3, [r7, #20]
 8013fc6:	3305      	adds	r3, #5
 8013fc8:	687a      	ldr	r2, [r7, #4]
 8013fca:	b292      	uxth	r2, r2
 8013fcc:	68b9      	ldr	r1, [r7, #8]
 8013fce:	4618      	mov	r0, r3
 8013fd0:	f006 ffb1 	bl	801af36 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8013fd4:	7bfb      	ldrb	r3, [r7, #15]
 8013fd6:	4618      	mov	r0, r3
 8013fd8:	f7ff ff9d 	bl	8013f16 <IsSticky>
 8013fdc:	4603      	mov	r3, r0
 8013fde:	461a      	mov	r2, r3
 8013fe0:	697b      	ldr	r3, [r7, #20]
 8013fe2:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8013fe4:	7bfb      	ldrb	r3, [r7, #15]
 8013fe6:	4618      	mov	r0, r3
 8013fe8:	f7ff ffaa 	bl	8013f40 <IsConfirmationRequired>
 8013fec:	4603      	mov	r3, r0
 8013fee:	461a      	mov	r2, r3
 8013ff0:	697b      	ldr	r3, [r7, #20]
 8013ff2:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8013ff4:	4b06      	ldr	r3, [pc, #24]	@ (8014010 <LoRaMacCommandsAddCmd+0x98>)
 8013ff6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	4413      	add	r3, r2
 8013ffe:	3301      	adds	r3, #1
 8014000:	4a03      	ldr	r2, [pc, #12]	@ (8014010 <LoRaMacCommandsAddCmd+0x98>)
 8014002:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8

    return LORAMAC_COMMANDS_SUCCESS;
 8014006:	2300      	movs	r3, #0
}
 8014008:	4618      	mov	r0, r3
 801400a:	3718      	adds	r7, #24
 801400c:	46bd      	mov	sp, r7
 801400e:	bd80      	pop	{r7, pc}
 8014010:	20001fcc 	.word	0x20001fcc

08014014 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8014014:	b580      	push	{r7, lr}
 8014016:	b082      	sub	sp, #8
 8014018:	af00      	add	r7, sp, #0
 801401a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	2b00      	cmp	r3, #0
 8014020:	d101      	bne.n	8014026 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014022:	2301      	movs	r3, #1
 8014024:	e021      	b.n	801406a <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8014026:	6879      	ldr	r1, [r7, #4]
 8014028:	4812      	ldr	r0, [pc, #72]	@ (8014074 <LoRaMacCommandsRemoveCmd+0x60>)
 801402a:	f7ff ff42 	bl	8013eb2 <LinkedListRemove>
 801402e:	4603      	mov	r3, r0
 8014030:	f083 0301 	eor.w	r3, r3, #1
 8014034:	b2db      	uxtb	r3, r3
 8014036:	2b00      	cmp	r3, #0
 8014038:	d001      	beq.n	801403e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801403a:	2303      	movs	r3, #3
 801403c:	e015      	b.n	801406a <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801403e:	4b0d      	ldr	r3, [pc, #52]	@ (8014074 <LoRaMacCommandsRemoveCmd+0x60>)
 8014040:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	689b      	ldr	r3, [r3, #8]
 8014048:	1ad3      	subs	r3, r2, r3
 801404a:	3b01      	subs	r3, #1
 801404c:	4a09      	ldr	r2, [pc, #36]	@ (8014074 <LoRaMacCommandsRemoveCmd+0x60>)
 801404e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8014052:	6878      	ldr	r0, [r7, #4]
 8014054:	f7ff feb4 	bl	8013dc0 <FreeMacCommandSlot>
 8014058:	4603      	mov	r3, r0
 801405a:	f083 0301 	eor.w	r3, r3, #1
 801405e:	b2db      	uxtb	r3, r3
 8014060:	2b00      	cmp	r3, #0
 8014062:	d001      	beq.n	8014068 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014064:	2305      	movs	r3, #5
 8014066:	e000      	b.n	801406a <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014068:	2300      	movs	r3, #0
}
 801406a:	4618      	mov	r0, r3
 801406c:	3708      	adds	r7, #8
 801406e:	46bd      	mov	sp, r7
 8014070:	bd80      	pop	{r7, pc}
 8014072:	bf00      	nop
 8014074:	20001fcc 	.word	0x20001fcc

08014078 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8014078:	b480      	push	{r7}
 801407a:	b085      	sub	sp, #20
 801407c:	af00      	add	r7, sp, #0
 801407e:	4603      	mov	r3, r0
 8014080:	6039      	str	r1, [r7, #0]
 8014082:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014084:	4b0e      	ldr	r3, [pc, #56]	@ (80140c0 <LoRaMacCommandsGetCmd+0x48>)
 8014086:	681b      	ldr	r3, [r3, #0]
 8014088:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 801408a:	e002      	b.n	8014092 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	681b      	ldr	r3, [r3, #0]
 8014090:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8014092:	68fb      	ldr	r3, [r7, #12]
 8014094:	2b00      	cmp	r3, #0
 8014096:	d004      	beq.n	80140a2 <LoRaMacCommandsGetCmd+0x2a>
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	791b      	ldrb	r3, [r3, #4]
 801409c:	79fa      	ldrb	r2, [r7, #7]
 801409e:	429a      	cmp	r2, r3
 80140a0:	d1f4      	bne.n	801408c <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 80140a2:	683b      	ldr	r3, [r7, #0]
 80140a4:	68fa      	ldr	r2, [r7, #12]
 80140a6:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d101      	bne.n	80140b2 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80140ae:	2303      	movs	r3, #3
 80140b0:	e000      	b.n	80140b4 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 80140b2:	2300      	movs	r3, #0
}
 80140b4:	4618      	mov	r0, r3
 80140b6:	3714      	adds	r7, #20
 80140b8:	46bd      	mov	sp, r7
 80140ba:	bc80      	pop	{r7}
 80140bc:	4770      	bx	lr
 80140be:	bf00      	nop
 80140c0:	20001fcc 	.word	0x20001fcc

080140c4 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 80140c4:	b580      	push	{r7, lr}
 80140c6:	b082      	sub	sp, #8
 80140c8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80140ca:	4b0f      	ldr	r3, [pc, #60]	@ (8014108 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80140d0:	e012      	b.n	80140f8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	7b1b      	ldrb	r3, [r3, #12]
 80140d6:	f083 0301 	eor.w	r3, r3, #1
 80140da:	b2db      	uxtb	r3, r3
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d008      	beq.n	80140f2 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 80140e6:	6878      	ldr	r0, [r7, #4]
 80140e8:	f7ff ff94 	bl	8014014 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 80140ec:	683b      	ldr	r3, [r7, #0]
 80140ee:	607b      	str	r3, [r7, #4]
 80140f0:	e002      	b.n	80140f8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	681b      	ldr	r3, [r3, #0]
 80140f6:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d1e9      	bne.n	80140d2 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80140fe:	2300      	movs	r3, #0
}
 8014100:	4618      	mov	r0, r3
 8014102:	3708      	adds	r7, #8
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}
 8014108:	20001fcc 	.word	0x20001fcc

0801410c <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 801410c:	b580      	push	{r7, lr}
 801410e:	b082      	sub	sp, #8
 8014110:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014112:	4b13      	ldr	r3, [pc, #76]	@ (8014160 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014114:	681b      	ldr	r3, [r3, #0]
 8014116:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014118:	e01a      	b.n	8014150 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	681b      	ldr	r3, [r3, #0]
 801411e:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	791b      	ldrb	r3, [r3, #4]
 8014124:	4618      	mov	r0, r3
 8014126:	f7ff fef6 	bl	8013f16 <IsSticky>
 801412a:	4603      	mov	r3, r0
 801412c:	2b00      	cmp	r3, #0
 801412e:	d00d      	beq.n	801414c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	791b      	ldrb	r3, [r3, #4]
 8014134:	4618      	mov	r0, r3
 8014136:	f7ff ff03 	bl	8013f40 <IsConfirmationRequired>
 801413a:	4603      	mov	r3, r0
 801413c:	f083 0301 	eor.w	r3, r3, #1
 8014140:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014142:	2b00      	cmp	r3, #0
 8014144:	d002      	beq.n	801414c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8014146:	6878      	ldr	r0, [r7, #4]
 8014148:	f7ff ff64 	bl	8014014 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801414c:	683b      	ldr	r3, [r7, #0]
 801414e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	2b00      	cmp	r3, #0
 8014154:	d1e1      	bne.n	801411a <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014156:	2300      	movs	r3, #0
}
 8014158:	4618      	mov	r0, r3
 801415a:	3708      	adds	r7, #8
 801415c:	46bd      	mov	sp, r7
 801415e:	bd80      	pop	{r7, pc}
 8014160:	20001fcc 	.word	0x20001fcc

08014164 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8014164:	b480      	push	{r7}
 8014166:	b083      	sub	sp, #12
 8014168:	af00      	add	r7, sp, #0
 801416a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	2b00      	cmp	r3, #0
 8014170:	d101      	bne.n	8014176 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014172:	2301      	movs	r3, #1
 8014174:	e005      	b.n	8014182 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8014176:	4b05      	ldr	r3, [pc, #20]	@ (801418c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8014178:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8014180:	2300      	movs	r3, #0
}
 8014182:	4618      	mov	r0, r3
 8014184:	370c      	adds	r7, #12
 8014186:	46bd      	mov	sp, r7
 8014188:	bc80      	pop	{r7}
 801418a:	4770      	bx	lr
 801418c:	20001fcc 	.word	0x20001fcc

08014190 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8014190:	b580      	push	{r7, lr}
 8014192:	b088      	sub	sp, #32
 8014194:	af00      	add	r7, sp, #0
 8014196:	60f8      	str	r0, [r7, #12]
 8014198:	60b9      	str	r1, [r7, #8]
 801419a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 801419c:	4b25      	ldr	r3, [pc, #148]	@ (8014234 <LoRaMacCommandsSerializeCmds+0xa4>)
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 80141a2:	2300      	movs	r3, #0
 80141a4:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d002      	beq.n	80141b2 <LoRaMacCommandsSerializeCmds+0x22>
 80141ac:	68bb      	ldr	r3, [r7, #8]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d126      	bne.n	8014200 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80141b2:	2301      	movs	r3, #1
 80141b4:	e039      	b.n	801422a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 80141b6:	7efb      	ldrb	r3, [r7, #27]
 80141b8:	68fa      	ldr	r2, [r7, #12]
 80141ba:	1ad2      	subs	r2, r2, r3
 80141bc:	69fb      	ldr	r3, [r7, #28]
 80141be:	689b      	ldr	r3, [r3, #8]
 80141c0:	3301      	adds	r3, #1
 80141c2:	429a      	cmp	r2, r3
 80141c4:	d320      	bcc.n	8014208 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 80141c6:	7efb      	ldrb	r3, [r7, #27]
 80141c8:	1c5a      	adds	r2, r3, #1
 80141ca:	76fa      	strb	r2, [r7, #27]
 80141cc:	461a      	mov	r2, r3
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	4413      	add	r3, r2
 80141d2:	69fa      	ldr	r2, [r7, #28]
 80141d4:	7912      	ldrb	r2, [r2, #4]
 80141d6:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 80141d8:	7efb      	ldrb	r3, [r7, #27]
 80141da:	687a      	ldr	r2, [r7, #4]
 80141dc:	18d0      	adds	r0, r2, r3
 80141de:	69fb      	ldr	r3, [r7, #28]
 80141e0:	1d59      	adds	r1, r3, #5
 80141e2:	69fb      	ldr	r3, [r7, #28]
 80141e4:	689b      	ldr	r3, [r3, #8]
 80141e6:	b29b      	uxth	r3, r3
 80141e8:	461a      	mov	r2, r3
 80141ea:	f006 fea4 	bl	801af36 <memcpy1>
            itr += curElement->PayloadSize;
 80141ee:	69fb      	ldr	r3, [r7, #28]
 80141f0:	689b      	ldr	r3, [r3, #8]
 80141f2:	b2da      	uxtb	r2, r3
 80141f4:	7efb      	ldrb	r3, [r7, #27]
 80141f6:	4413      	add	r3, r2
 80141f8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 80141fa:	69fb      	ldr	r3, [r7, #28]
 80141fc:	681b      	ldr	r3, [r3, #0]
 80141fe:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8014200:	69fb      	ldr	r3, [r7, #28]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d1d7      	bne.n	80141b6 <LoRaMacCommandsSerializeCmds+0x26>
 8014206:	e009      	b.n	801421c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8014208:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801420a:	e007      	b.n	801421c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801420c:	69fb      	ldr	r3, [r7, #28]
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8014212:	69f8      	ldr	r0, [r7, #28]
 8014214:	f7ff fefe 	bl	8014014 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8014218:	697b      	ldr	r3, [r7, #20]
 801421a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801421c:	69fb      	ldr	r3, [r7, #28]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d1f4      	bne.n	801420c <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8014222:	68b8      	ldr	r0, [r7, #8]
 8014224:	f7ff ff9e 	bl	8014164 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8014228:	2300      	movs	r3, #0
}
 801422a:	4618      	mov	r0, r3
 801422c:	3720      	adds	r7, #32
 801422e:	46bd      	mov	sp, r7
 8014230:	bd80      	pop	{r7, pc}
 8014232:	bf00      	nop
 8014234:	20001fcc 	.word	0x20001fcc

08014238 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8014238:	b480      	push	{r7}
 801423a:	b085      	sub	sp, #20
 801423c:	af00      	add	r7, sp, #0
 801423e:	4603      	mov	r3, r0
 8014240:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8014242:	2300      	movs	r3, #0
 8014244:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8014246:	79fb      	ldrb	r3, [r7, #7]
 8014248:	3b02      	subs	r3, #2
 801424a:	2b11      	cmp	r3, #17
 801424c:	d850      	bhi.n	80142f0 <LoRaMacCommandsGetCmdSize+0xb8>
 801424e:	a201      	add	r2, pc, #4	@ (adr r2, 8014254 <LoRaMacCommandsGetCmdSize+0x1c>)
 8014250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014254:	0801429d 	.word	0x0801429d
 8014258:	080142a3 	.word	0x080142a3
 801425c:	080142a9 	.word	0x080142a9
 8014260:	080142af 	.word	0x080142af
 8014264:	080142b5 	.word	0x080142b5
 8014268:	080142bb 	.word	0x080142bb
 801426c:	080142c1 	.word	0x080142c1
 8014270:	080142c7 	.word	0x080142c7
 8014274:	080142cd 	.word	0x080142cd
 8014278:	080142f1 	.word	0x080142f1
 801427c:	080142f1 	.word	0x080142f1
 8014280:	080142d3 	.word	0x080142d3
 8014284:	080142f1 	.word	0x080142f1
 8014288:	080142f1 	.word	0x080142f1
 801428c:	080142d9 	.word	0x080142d9
 8014290:	080142df 	.word	0x080142df
 8014294:	080142e5 	.word	0x080142e5
 8014298:	080142eb 	.word	0x080142eb
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 801429c:	2303      	movs	r3, #3
 801429e:	73fb      	strb	r3, [r7, #15]
            break;
 80142a0:	e027      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80142a2:	2305      	movs	r3, #5
 80142a4:	73fb      	strb	r3, [r7, #15]
            break;
 80142a6:	e024      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80142a8:	2302      	movs	r3, #2
 80142aa:	73fb      	strb	r3, [r7, #15]
            break;
 80142ac:	e021      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80142ae:	2305      	movs	r3, #5
 80142b0:	73fb      	strb	r3, [r7, #15]
            break;
 80142b2:	e01e      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80142b4:	2301      	movs	r3, #1
 80142b6:	73fb      	strb	r3, [r7, #15]
            break;
 80142b8:	e01b      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80142ba:	2306      	movs	r3, #6
 80142bc:	73fb      	strb	r3, [r7, #15]
            break;
 80142be:	e018      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80142c0:	2302      	movs	r3, #2
 80142c2:	73fb      	strb	r3, [r7, #15]
            break;
 80142c4:	e015      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80142c6:	2302      	movs	r3, #2
 80142c8:	73fb      	strb	r3, [r7, #15]
            break;
 80142ca:	e012      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80142cc:	2305      	movs	r3, #5
 80142ce:	73fb      	strb	r3, [r7, #15]
            break;
 80142d0:	e00f      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80142d2:	2306      	movs	r3, #6
 80142d4:	73fb      	strb	r3, [r7, #15]
            break;
 80142d6:	e00c      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80142d8:	2301      	movs	r3, #1
 80142da:	73fb      	strb	r3, [r7, #15]
            break;
 80142dc:	e009      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80142de:	2305      	movs	r3, #5
 80142e0:	73fb      	strb	r3, [r7, #15]
            break;
 80142e2:	e006      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80142e4:	2304      	movs	r3, #4
 80142e6:	73fb      	strb	r3, [r7, #15]
            break;
 80142e8:	e003      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80142ea:	2304      	movs	r3, #4
 80142ec:	73fb      	strb	r3, [r7, #15]
            break;
 80142ee:	e000      	b.n	80142f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80142f0:	bf00      	nop
        }
    }
    return cidSize;
 80142f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80142f4:	4618      	mov	r0, r3
 80142f6:	3714      	adds	r7, #20
 80142f8:	46bd      	mov	sp, r7
 80142fa:	bc80      	pop	{r7}
 80142fc:	4770      	bx	lr
 80142fe:	bf00      	nop

08014300 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8014300:	b480      	push	{r7}
 8014302:	b083      	sub	sp, #12
 8014304:	af00      	add	r7, sp, #0
 8014306:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	4a07      	ldr	r2, [pc, #28]	@ (8014328 <IncreaseBufferPointer+0x28>)
 801430c:	4293      	cmp	r3, r2
 801430e:	d102      	bne.n	8014316 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8014310:	4b06      	ldr	r3, [pc, #24]	@ (801432c <IncreaseBufferPointer+0x2c>)
 8014312:	607b      	str	r3, [r7, #4]
 8014314:	e002      	b.n	801431c <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	3304      	adds	r3, #4
 801431a:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801431c:	687b      	ldr	r3, [r7, #4]
}
 801431e:	4618      	mov	r0, r3
 8014320:	370c      	adds	r7, #12
 8014322:	46bd      	mov	sp, r7
 8014324:	bc80      	pop	{r7}
 8014326:	4770      	bx	lr
 8014328:	200020e4 	.word	0x200020e4
 801432c:	200020d4 	.word	0x200020d4

08014330 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8014330:	b480      	push	{r7}
 8014332:	b083      	sub	sp, #12
 8014334:	af00      	add	r7, sp, #0
 8014336:	4603      	mov	r3, r0
 8014338:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801433a:	79fb      	ldrb	r3, [r7, #7]
 801433c:	2b00      	cmp	r3, #0
 801433e:	d101      	bne.n	8014344 <IsListEmpty+0x14>
    {
        return true;
 8014340:	2301      	movs	r3, #1
 8014342:	e000      	b.n	8014346 <IsListEmpty+0x16>
    }
    return false;
 8014344:	2300      	movs	r3, #0
}
 8014346:	4618      	mov	r0, r3
 8014348:	370c      	adds	r7, #12
 801434a:	46bd      	mov	sp, r7
 801434c:	bc80      	pop	{r7}
 801434e:	4770      	bx	lr

08014350 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8014350:	b480      	push	{r7}
 8014352:	b083      	sub	sp, #12
 8014354:	af00      	add	r7, sp, #0
 8014356:	4603      	mov	r3, r0
 8014358:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801435a:	79fb      	ldrb	r3, [r7, #7]
 801435c:	2b04      	cmp	r3, #4
 801435e:	d901      	bls.n	8014364 <IsListFull+0x14>
    {
        return true;
 8014360:	2301      	movs	r3, #1
 8014362:	e000      	b.n	8014366 <IsListFull+0x16>
    }
    return false;
 8014364:	2300      	movs	r3, #0
}
 8014366:	4618      	mov	r0, r3
 8014368:	370c      	adds	r7, #12
 801436a:	46bd      	mov	sp, r7
 801436c:	bc80      	pop	{r7}
 801436e:	4770      	bx	lr

08014370 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8014370:	b580      	push	{r7, lr}
 8014372:	b086      	sub	sp, #24
 8014374:	af00      	add	r7, sp, #0
 8014376:	4603      	mov	r3, r0
 8014378:	60b9      	str	r1, [r7, #8]
 801437a:	607a      	str	r2, [r7, #4]
 801437c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801437e:	68bb      	ldr	r3, [r7, #8]
 8014380:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014382:	4b13      	ldr	r3, [pc, #76]	@ (80143d0 <GetElement+0x60>)
 8014384:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014388:	4618      	mov	r0, r3
 801438a:	f7ff ffd1 	bl	8014330 <IsListEmpty>
 801438e:	4603      	mov	r3, r0
 8014390:	2b00      	cmp	r3, #0
 8014392:	d001      	beq.n	8014398 <GetElement+0x28>
    {
        return NULL;
 8014394:	2300      	movs	r3, #0
 8014396:	e017      	b.n	80143c8 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8014398:	2300      	movs	r3, #0
 801439a:	74fb      	strb	r3, [r7, #19]
 801439c:	e00d      	b.n	80143ba <GetElement+0x4a>
    {
        if( element->Request == request )
 801439e:	697b      	ldr	r3, [r7, #20]
 80143a0:	781b      	ldrb	r3, [r3, #0]
 80143a2:	7bfa      	ldrb	r2, [r7, #15]
 80143a4:	429a      	cmp	r2, r3
 80143a6:	d101      	bne.n	80143ac <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80143a8:	697b      	ldr	r3, [r7, #20]
 80143aa:	e00d      	b.n	80143c8 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80143ac:	6978      	ldr	r0, [r7, #20]
 80143ae:	f7ff ffa7 	bl	8014300 <IncreaseBufferPointer>
 80143b2:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 80143b4:	7cfb      	ldrb	r3, [r7, #19]
 80143b6:	3301      	adds	r3, #1
 80143b8:	74fb      	strb	r3, [r7, #19]
 80143ba:	4b05      	ldr	r3, [pc, #20]	@ (80143d0 <GetElement+0x60>)
 80143bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80143c0:	7cfa      	ldrb	r2, [r7, #19]
 80143c2:	429a      	cmp	r2, r3
 80143c4:	d3eb      	bcc.n	801439e <GetElement+0x2e>
    }

    return NULL;
 80143c6:	2300      	movs	r3, #0
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3718      	adds	r7, #24
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}
 80143d0:	200020c8 	.word	0x200020c8

080143d4 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b082      	sub	sp, #8
 80143d8:	af00      	add	r7, sp, #0
 80143da:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80143dc:	4a0c      	ldr	r2, [pc, #48]	@ (8014410 <LoRaMacConfirmQueueInit+0x3c>)
 80143de:	687b      	ldr	r3, [r7, #4]
 80143e0:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80143e2:	4b0b      	ldr	r3, [pc, #44]	@ (8014410 <LoRaMacConfirmQueueInit+0x3c>)
 80143e4:	2200      	movs	r2, #0
 80143e6:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80143ea:	4b09      	ldr	r3, [pc, #36]	@ (8014410 <LoRaMacConfirmQueueInit+0x3c>)
 80143ec:	4a09      	ldr	r2, [pc, #36]	@ (8014414 <LoRaMacConfirmQueueInit+0x40>)
 80143ee:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80143f0:	4b07      	ldr	r3, [pc, #28]	@ (8014410 <LoRaMacConfirmQueueInit+0x3c>)
 80143f2:	4a08      	ldr	r2, [pc, #32]	@ (8014414 <LoRaMacConfirmQueueInit+0x40>)
 80143f4:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80143f6:	2214      	movs	r2, #20
 80143f8:	21ff      	movs	r1, #255	@ 0xff
 80143fa:	4806      	ldr	r0, [pc, #24]	@ (8014414 <LoRaMacConfirmQueueInit+0x40>)
 80143fc:	f006 fdd6 	bl	801afac <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014400:	4b03      	ldr	r3, [pc, #12]	@ (8014410 <LoRaMacConfirmQueueInit+0x3c>)
 8014402:	2201      	movs	r2, #1
 8014404:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8014408:	bf00      	nop
 801440a:	3708      	adds	r7, #8
 801440c:	46bd      	mov	sp, r7
 801440e:	bd80      	pop	{r7, pc}
 8014410:	200020c8 	.word	0x200020c8
 8014414:	200020d4 	.word	0x200020d4

08014418 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8014418:	b580      	push	{r7, lr}
 801441a:	b082      	sub	sp, #8
 801441c:	af00      	add	r7, sp, #0
 801441e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014420:	4b19      	ldr	r3, [pc, #100]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 8014422:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014426:	4618      	mov	r0, r3
 8014428:	f7ff ff92 	bl	8014350 <IsListFull>
 801442c:	4603      	mov	r3, r0
 801442e:	2b00      	cmp	r3, #0
 8014430:	d001      	beq.n	8014436 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8014432:	2300      	movs	r3, #0
 8014434:	e023      	b.n	801447e <LoRaMacConfirmQueueAdd+0x66>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8014436:	4b14      	ldr	r3, [pc, #80]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 8014438:	689b      	ldr	r3, [r3, #8]
 801443a:	687a      	ldr	r2, [r7, #4]
 801443c:	7812      	ldrb	r2, [r2, #0]
 801443e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8014440:	4b11      	ldr	r3, [pc, #68]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 8014442:	689b      	ldr	r3, [r3, #8]
 8014444:	687a      	ldr	r2, [r7, #4]
 8014446:	7852      	ldrb	r2, [r2, #1]
 8014448:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801444a:	4b0f      	ldr	r3, [pc, #60]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 801444c:	689b      	ldr	r3, [r3, #8]
 801444e:	687a      	ldr	r2, [r7, #4]
 8014450:	78d2      	ldrb	r2, [r2, #3]
 8014452:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8014454:	4b0c      	ldr	r3, [pc, #48]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 8014456:	689b      	ldr	r3, [r3, #8]
 8014458:	2200      	movs	r2, #0
 801445a:	709a      	strb	r2, [r3, #2]
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 801445c:	4b0a      	ldr	r3, [pc, #40]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 801445e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014462:	3301      	adds	r3, #1
 8014464:	b2da      	uxtb	r2, r3
 8014466:	4b08      	ldr	r3, [pc, #32]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 8014468:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801446c:	4b06      	ldr	r3, [pc, #24]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 801446e:	689b      	ldr	r3, [r3, #8]
 8014470:	4618      	mov	r0, r3
 8014472:	f7ff ff45 	bl	8014300 <IncreaseBufferPointer>
 8014476:	4603      	mov	r3, r0
 8014478:	4a03      	ldr	r2, [pc, #12]	@ (8014488 <LoRaMacConfirmQueueAdd+0x70>)
 801447a:	6093      	str	r3, [r2, #8]

    return true;
 801447c:	2301      	movs	r3, #1
}
 801447e:	4618      	mov	r0, r3
 8014480:	3708      	adds	r7, #8
 8014482:	46bd      	mov	sp, r7
 8014484:	bd80      	pop	{r7, pc}
 8014486:	bf00      	nop
 8014488:	200020c8 	.word	0x200020c8

0801448c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801448c:	b580      	push	{r7, lr}
 801448e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8014490:	4b0e      	ldr	r3, [pc, #56]	@ (80144cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8014492:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014496:	4618      	mov	r0, r3
 8014498:	f7ff ff4a 	bl	8014330 <IsListEmpty>
 801449c:	4603      	mov	r3, r0
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d001      	beq.n	80144a6 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 80144a2:	2300      	movs	r3, #0
 80144a4:	e010      	b.n	80144c8 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 80144a6:	4b09      	ldr	r3, [pc, #36]	@ (80144cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80144a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80144ac:	3b01      	subs	r3, #1
 80144ae:	b2da      	uxtb	r2, r3
 80144b0:	4b06      	ldr	r3, [pc, #24]	@ (80144cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80144b2:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 80144b6:	4b05      	ldr	r3, [pc, #20]	@ (80144cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80144b8:	685b      	ldr	r3, [r3, #4]
 80144ba:	4618      	mov	r0, r3
 80144bc:	f7ff ff20 	bl	8014300 <IncreaseBufferPointer>
 80144c0:	4603      	mov	r3, r0
 80144c2:	4a02      	ldr	r2, [pc, #8]	@ (80144cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80144c4:	6053      	str	r3, [r2, #4]

    return true;
 80144c6:	2301      	movs	r3, #1
}
 80144c8:	4618      	mov	r0, r3
 80144ca:	bd80      	pop	{r7, pc}
 80144cc:	200020c8 	.word	0x200020c8

080144d0 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80144d0:	b580      	push	{r7, lr}
 80144d2:	b084      	sub	sp, #16
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	4603      	mov	r3, r0
 80144d8:	460a      	mov	r2, r1
 80144da:	71fb      	strb	r3, [r7, #7]
 80144dc:	4613      	mov	r3, r2
 80144de:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80144e0:	2300      	movs	r3, #0
 80144e2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80144e4:	4b10      	ldr	r3, [pc, #64]	@ (8014528 <LoRaMacConfirmQueueSetStatus+0x58>)
 80144e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80144ea:	4618      	mov	r0, r3
 80144ec:	f7ff ff20 	bl	8014330 <IsListEmpty>
 80144f0:	4603      	mov	r3, r0
 80144f2:	f083 0301 	eor.w	r3, r3, #1
 80144f6:	b2db      	uxtb	r3, r3
 80144f8:	2b00      	cmp	r3, #0
 80144fa:	d011      	beq.n	8014520 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80144fc:	4b0a      	ldr	r3, [pc, #40]	@ (8014528 <LoRaMacConfirmQueueSetStatus+0x58>)
 80144fe:	6859      	ldr	r1, [r3, #4]
 8014500:	4b09      	ldr	r3, [pc, #36]	@ (8014528 <LoRaMacConfirmQueueSetStatus+0x58>)
 8014502:	689a      	ldr	r2, [r3, #8]
 8014504:	79bb      	ldrb	r3, [r7, #6]
 8014506:	4618      	mov	r0, r3
 8014508:	f7ff ff32 	bl	8014370 <GetElement>
 801450c:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d005      	beq.n	8014520 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	79fa      	ldrb	r2, [r7, #7]
 8014518:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801451a:	68fb      	ldr	r3, [r7, #12]
 801451c:	2201      	movs	r2, #1
 801451e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014520:	bf00      	nop
 8014522:	3710      	adds	r7, #16
 8014524:	46bd      	mov	sp, r7
 8014526:	bd80      	pop	{r7, pc}
 8014528:	200020c8 	.word	0x200020c8

0801452c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801452c:	b580      	push	{r7, lr}
 801452e:	b084      	sub	sp, #16
 8014530:	af00      	add	r7, sp, #0
 8014532:	4603      	mov	r3, r0
 8014534:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8014536:	2300      	movs	r3, #0
 8014538:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801453a:	4b10      	ldr	r3, [pc, #64]	@ (801457c <LoRaMacConfirmQueueGetStatus+0x50>)
 801453c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014540:	4618      	mov	r0, r3
 8014542:	f7ff fef5 	bl	8014330 <IsListEmpty>
 8014546:	4603      	mov	r3, r0
 8014548:	f083 0301 	eor.w	r3, r3, #1
 801454c:	b2db      	uxtb	r3, r3
 801454e:	2b00      	cmp	r3, #0
 8014550:	d00e      	beq.n	8014570 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014552:	4b0a      	ldr	r3, [pc, #40]	@ (801457c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014554:	6859      	ldr	r1, [r3, #4]
 8014556:	4b09      	ldr	r3, [pc, #36]	@ (801457c <LoRaMacConfirmQueueGetStatus+0x50>)
 8014558:	689a      	ldr	r2, [r3, #8]
 801455a:	79fb      	ldrb	r3, [r7, #7]
 801455c:	4618      	mov	r0, r3
 801455e:	f7ff ff07 	bl	8014370 <GetElement>
 8014562:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d002      	beq.n	8014570 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801456a:	68fb      	ldr	r3, [r7, #12]
 801456c:	785b      	ldrb	r3, [r3, #1]
 801456e:	e000      	b.n	8014572 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014570:	2301      	movs	r3, #1
}
 8014572:	4618      	mov	r0, r3
 8014574:	3710      	adds	r7, #16
 8014576:	46bd      	mov	sp, r7
 8014578:	bd80      	pop	{r7, pc}
 801457a:	bf00      	nop
 801457c:	200020c8 	.word	0x200020c8

08014580 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8014580:	b580      	push	{r7, lr}
 8014582:	b084      	sub	sp, #16
 8014584:	af00      	add	r7, sp, #0
 8014586:	4603      	mov	r3, r0
 8014588:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801458a:	4b16      	ldr	r3, [pc, #88]	@ (80145e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801458c:	685b      	ldr	r3, [r3, #4]
 801458e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8014590:	4a14      	ldr	r2, [pc, #80]	@ (80145e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8014592:	79fb      	ldrb	r3, [r7, #7]
 8014594:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8014598:	4b12      	ldr	r3, [pc, #72]	@ (80145e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801459a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801459e:	4618      	mov	r0, r3
 80145a0:	f7ff fec6 	bl	8014330 <IsListEmpty>
 80145a4:	4603      	mov	r3, r0
 80145a6:	f083 0301 	eor.w	r3, r3, #1
 80145aa:	b2db      	uxtb	r3, r3
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d015      	beq.n	80145dc <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 80145b0:	68fb      	ldr	r3, [r7, #12]
 80145b2:	79fa      	ldrb	r2, [r7, #7]
 80145b4:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 80145b6:	68fb      	ldr	r3, [r7, #12]
 80145b8:	78db      	ldrb	r3, [r3, #3]
 80145ba:	f083 0301 	eor.w	r3, r3, #1
 80145be:	b2db      	uxtb	r3, r3
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d002      	beq.n	80145ca <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	2201      	movs	r2, #1
 80145c8:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80145ca:	68f8      	ldr	r0, [r7, #12]
 80145cc:	f7ff fe98 	bl	8014300 <IncreaseBufferPointer>
 80145d0:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80145d2:	4b04      	ldr	r3, [pc, #16]	@ (80145e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80145d4:	689b      	ldr	r3, [r3, #8]
 80145d6:	68fa      	ldr	r2, [r7, #12]
 80145d8:	429a      	cmp	r2, r3
 80145da:	d1e9      	bne.n	80145b0 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80145dc:	bf00      	nop
 80145de:	3710      	adds	r7, #16
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}
 80145e4:	200020c8 	.word	0x200020c8

080145e8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80145e8:	b580      	push	{r7, lr}
 80145ea:	b082      	sub	sp, #8
 80145ec:	af00      	add	r7, sp, #0
 80145ee:	4603      	mov	r3, r0
 80145f0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80145f2:	4b09      	ldr	r3, [pc, #36]	@ (8014618 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80145f4:	6859      	ldr	r1, [r3, #4]
 80145f6:	4b08      	ldr	r3, [pc, #32]	@ (8014618 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80145f8:	689a      	ldr	r2, [r3, #8]
 80145fa:	79fb      	ldrb	r3, [r7, #7]
 80145fc:	4618      	mov	r0, r3
 80145fe:	f7ff feb7 	bl	8014370 <GetElement>
 8014602:	4603      	mov	r3, r0
 8014604:	2b00      	cmp	r3, #0
 8014606:	d001      	beq.n	801460c <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8014608:	2301      	movs	r3, #1
 801460a:	e000      	b.n	801460e <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 801460c:	2300      	movs	r3, #0
}
 801460e:	4618      	mov	r0, r3
 8014610:	3708      	adds	r7, #8
 8014612:	46bd      	mov	sp, r7
 8014614:	bd80      	pop	{r7, pc}
 8014616:	bf00      	nop
 8014618:	200020c8 	.word	0x200020c8

0801461c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b084      	sub	sp, #16
 8014620:	af00      	add	r7, sp, #0
 8014622:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014624:	4b25      	ldr	r3, [pc, #148]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014626:	f893 3020 	ldrb.w	r3, [r3, #32]
 801462a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 801462c:	2300      	movs	r3, #0
 801462e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014630:	f107 0308 	add.w	r3, r7, #8
 8014634:	2204      	movs	r2, #4
 8014636:	2100      	movs	r1, #0
 8014638:	4618      	mov	r0, r3
 801463a:	f006 fcb7 	bl	801afac <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 801463e:	2300      	movs	r3, #0
 8014640:	73fb      	strb	r3, [r7, #15]
 8014642:	e032      	b.n	80146aa <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014644:	4b1d      	ldr	r3, [pc, #116]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014646:	685b      	ldr	r3, [r3, #4]
 8014648:	781a      	ldrb	r2, [r3, #0]
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 801464e:	4b1b      	ldr	r3, [pc, #108]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014650:	685b      	ldr	r3, [r3, #4]
 8014652:	785a      	ldrb	r2, [r3, #1]
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8014658:	4b18      	ldr	r3, [pc, #96]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 801465a:	685b      	ldr	r3, [r3, #4]
 801465c:	789b      	ldrb	r3, [r3, #2]
 801465e:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014660:	7b7b      	ldrb	r3, [r7, #13]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d005      	beq.n	8014672 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8014666:	4b15      	ldr	r3, [pc, #84]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	689b      	ldr	r3, [r3, #8]
 801466c:	6878      	ldr	r0, [r7, #4]
 801466e:	4798      	blx	r3
 8014670:	e00b      	b.n	801468a <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8014672:	4b12      	ldr	r3, [pc, #72]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014674:	685b      	ldr	r3, [r3, #4]
 8014676:	781b      	ldrb	r3, [r3, #0]
 8014678:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801467a:	4b10      	ldr	r3, [pc, #64]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 801467c:	685b      	ldr	r3, [r3, #4]
 801467e:	785b      	ldrb	r3, [r3, #1]
 8014680:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8014682:	4b0e      	ldr	r3, [pc, #56]	@ (80146bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014684:	685b      	ldr	r3, [r3, #4]
 8014686:	78db      	ldrb	r3, [r3, #3]
 8014688:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801468a:	f7ff feff 	bl	801448c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801468e:	7b7b      	ldrb	r3, [r7, #13]
 8014690:	f083 0301 	eor.w	r3, r3, #1
 8014694:	b2db      	uxtb	r3, r3
 8014696:	2b00      	cmp	r3, #0
 8014698:	d004      	beq.n	80146a4 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801469a:	f107 0308 	add.w	r3, r7, #8
 801469e:	4618      	mov	r0, r3
 80146a0:	f7ff feba 	bl	8014418 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80146a4:	7bfb      	ldrb	r3, [r7, #15]
 80146a6:	3301      	adds	r3, #1
 80146a8:	73fb      	strb	r3, [r7, #15]
 80146aa:	7bfa      	ldrb	r2, [r7, #15]
 80146ac:	7bbb      	ldrb	r3, [r7, #14]
 80146ae:	429a      	cmp	r2, r3
 80146b0:	d3c8      	bcc.n	8014644 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 80146b2:	bf00      	nop
 80146b4:	bf00      	nop
 80146b6:	3710      	adds	r7, #16
 80146b8:	46bd      	mov	sp, r7
 80146ba:	bd80      	pop	{r7, pc}
 80146bc:	200020c8 	.word	0x200020c8

080146c0 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80146c0:	b480      	push	{r7}
 80146c2:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80146c4:	4b03      	ldr	r3, [pc, #12]	@ (80146d4 <LoRaMacConfirmQueueGetCnt+0x14>)
 80146c6:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 80146ca:	4618      	mov	r0, r3
 80146cc:	46bd      	mov	sp, r7
 80146ce:	bc80      	pop	{r7}
 80146d0:	4770      	bx	lr
 80146d2:	bf00      	nop
 80146d4:	200020c8 	.word	0x200020c8

080146d8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80146d8:	b580      	push	{r7, lr}
 80146da:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80146dc:	4b06      	ldr	r3, [pc, #24]	@ (80146f8 <LoRaMacConfirmQueueIsFull+0x20>)
 80146de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80146e2:	4618      	mov	r0, r3
 80146e4:	f7ff fe34 	bl	8014350 <IsListFull>
 80146e8:	4603      	mov	r3, r0
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	d001      	beq.n	80146f2 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80146ee:	2301      	movs	r3, #1
 80146f0:	e000      	b.n	80146f4 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80146f2:	2300      	movs	r3, #0
    }
}
 80146f4:	4618      	mov	r0, r3
 80146f6:	bd80      	pop	{r7, pc}
 80146f8:	200020c8 	.word	0x200020c8

080146fc <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b08e      	sub	sp, #56	@ 0x38
 8014700:	af00      	add	r7, sp, #0
 8014702:	60f8      	str	r0, [r7, #12]
 8014704:	607b      	str	r3, [r7, #4]
 8014706:	460b      	mov	r3, r1
 8014708:	817b      	strh	r3, [r7, #10]
 801470a:	4613      	mov	r3, r2
 801470c:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	2b00      	cmp	r3, #0
 8014712:	d101      	bne.n	8014718 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014714:	230a      	movs	r3, #10
 8014716:	e086      	b.n	8014826 <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8014718:	2300      	movs	r3, #0
 801471a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 801471e:	2301      	movs	r3, #1
 8014720:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8014722:	2300      	movs	r3, #0
 8014724:	623b      	str	r3, [r7, #32]
 8014726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801472a:	2200      	movs	r2, #0
 801472c:	601a      	str	r2, [r3, #0]
 801472e:	605a      	str	r2, [r3, #4]
 8014730:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8014732:	2300      	movs	r3, #0
 8014734:	613b      	str	r3, [r7, #16]
 8014736:	f107 0314 	add.w	r3, r7, #20
 801473a:	2200      	movs	r2, #0
 801473c:	601a      	str	r2, [r3, #0]
 801473e:	605a      	str	r2, [r3, #4]
 8014740:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8014742:	2301      	movs	r3, #1
 8014744:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8014746:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801474a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	b2db      	uxtb	r3, r3
 8014750:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	0a1b      	lsrs	r3, r3, #8
 8014756:	b2db      	uxtb	r3, r3
 8014758:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	0c1b      	lsrs	r3, r3, #16
 801475e:	b2db      	uxtb	r3, r3
 8014760:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	0e1b      	lsrs	r3, r3, #24
 8014766:	b2db      	uxtb	r3, r3
 8014768:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801476a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801476c:	b2db      	uxtb	r3, r3
 801476e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8014770:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014772:	0a1b      	lsrs	r3, r3, #8
 8014774:	b2db      	uxtb	r3, r3
 8014776:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8014778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801477a:	0c1b      	lsrs	r3, r3, #16
 801477c:	b2db      	uxtb	r3, r3
 801477e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8014780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014782:	0e1b      	lsrs	r3, r3, #24
 8014784:	b2db      	uxtb	r3, r3
 8014786:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8014788:	e048      	b.n	801481c <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 801478a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801478c:	b2db      	uxtb	r3, r3
 801478e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8014790:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014792:	3301      	adds	r3, #1
 8014794:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8014796:	f107 0320 	add.w	r3, r7, #32
 801479a:	7a7a      	ldrb	r2, [r7, #9]
 801479c:	f107 0010 	add.w	r0, r7, #16
 80147a0:	2110      	movs	r1, #16
 80147a2:	f7f8 fdbb 	bl	800d31c <SecureElementAesEncrypt>
 80147a6:	4603      	mov	r3, r0
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d001      	beq.n	80147b0 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80147ac:	230f      	movs	r3, #15
 80147ae:	e03a      	b.n	8014826 <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80147b0:	2300      	movs	r3, #0
 80147b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80147b6:	e01e      	b.n	80147f6 <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80147b8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80147bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80147c0:	4413      	add	r3, r2
 80147c2:	461a      	mov	r2, r3
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	4413      	add	r3, r2
 80147c8:	7819      	ldrb	r1, [r3, #0]
 80147ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80147ce:	3338      	adds	r3, #56	@ 0x38
 80147d0:	443b      	add	r3, r7
 80147d2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80147d6:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80147da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80147de:	4403      	add	r3, r0
 80147e0:	4618      	mov	r0, r3
 80147e2:	68fb      	ldr	r3, [r7, #12]
 80147e4:	4403      	add	r3, r0
 80147e6:	404a      	eors	r2, r1
 80147e8:	b2d2      	uxtb	r2, r2
 80147ea:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80147ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80147f0:	3301      	adds	r3, #1
 80147f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80147f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80147fa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80147fe:	2a10      	cmp	r2, #16
 8014800:	bfa8      	it	ge
 8014802:	2210      	movge	r2, #16
 8014804:	b212      	sxth	r2, r2
 8014806:	4293      	cmp	r3, r2
 8014808:	dbd6      	blt.n	80147b8 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 801480a:	897b      	ldrh	r3, [r7, #10]
 801480c:	3b10      	subs	r3, #16
 801480e:	b29b      	uxth	r3, r3
 8014810:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8014812:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014816:	3310      	adds	r3, #16
 8014818:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 801481c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014820:	2b00      	cmp	r3, #0
 8014822:	dcb2      	bgt.n	801478a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014824:	2300      	movs	r3, #0
}
 8014826:	4618      	mov	r0, r3
 8014828:	3738      	adds	r7, #56	@ 0x38
 801482a:	46bd      	mov	sp, r7
 801482c:	bd80      	pop	{r7, pc}

0801482e <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801482e:	b490      	push	{r4, r7}
 8014830:	b082      	sub	sp, #8
 8014832:	af00      	add	r7, sp, #0
 8014834:	4604      	mov	r4, r0
 8014836:	4608      	mov	r0, r1
 8014838:	4611      	mov	r1, r2
 801483a:	461a      	mov	r2, r3
 801483c:	4623      	mov	r3, r4
 801483e:	80fb      	strh	r3, [r7, #6]
 8014840:	4603      	mov	r3, r0
 8014842:	717b      	strb	r3, [r7, #5]
 8014844:	460b      	mov	r3, r1
 8014846:	713b      	strb	r3, [r7, #4]
 8014848:	4613      	mov	r3, r2
 801484a:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801484c:	69bb      	ldr	r3, [r7, #24]
 801484e:	2b00      	cmp	r3, #0
 8014850:	d101      	bne.n	8014856 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014852:	230a      	movs	r3, #10
 8014854:	e04e      	b.n	80148f4 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8014856:	69bb      	ldr	r3, [r7, #24]
 8014858:	2249      	movs	r2, #73	@ 0x49
 801485a:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 801485c:	69bb      	ldr	r3, [r7, #24]
 801485e:	3301      	adds	r3, #1
 8014860:	2200      	movs	r2, #0
 8014862:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8014864:	69bb      	ldr	r3, [r7, #24]
 8014866:	3302      	adds	r3, #2
 8014868:	2200      	movs	r2, #0
 801486a:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801486c:	69bb      	ldr	r3, [r7, #24]
 801486e:	3303      	adds	r3, #3
 8014870:	2200      	movs	r2, #0
 8014872:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8014874:	69bb      	ldr	r3, [r7, #24]
 8014876:	3304      	adds	r3, #4
 8014878:	2200      	movs	r2, #0
 801487a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801487c:	69bb      	ldr	r3, [r7, #24]
 801487e:	3305      	adds	r3, #5
 8014880:	78fa      	ldrb	r2, [r7, #3]
 8014882:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8014884:	69bb      	ldr	r3, [r7, #24]
 8014886:	3306      	adds	r3, #6
 8014888:	693a      	ldr	r2, [r7, #16]
 801488a:	b2d2      	uxtb	r2, r2
 801488c:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801488e:	693b      	ldr	r3, [r7, #16]
 8014890:	0a1a      	lsrs	r2, r3, #8
 8014892:	69bb      	ldr	r3, [r7, #24]
 8014894:	3307      	adds	r3, #7
 8014896:	b2d2      	uxtb	r2, r2
 8014898:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801489a:	693b      	ldr	r3, [r7, #16]
 801489c:	0c1a      	lsrs	r2, r3, #16
 801489e:	69bb      	ldr	r3, [r7, #24]
 80148a0:	3308      	adds	r3, #8
 80148a2:	b2d2      	uxtb	r2, r2
 80148a4:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80148a6:	693b      	ldr	r3, [r7, #16]
 80148a8:	0e1a      	lsrs	r2, r3, #24
 80148aa:	69bb      	ldr	r3, [r7, #24]
 80148ac:	3309      	adds	r3, #9
 80148ae:	b2d2      	uxtb	r2, r2
 80148b0:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80148b2:	69bb      	ldr	r3, [r7, #24]
 80148b4:	330a      	adds	r3, #10
 80148b6:	697a      	ldr	r2, [r7, #20]
 80148b8:	b2d2      	uxtb	r2, r2
 80148ba:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80148bc:	697b      	ldr	r3, [r7, #20]
 80148be:	0a1a      	lsrs	r2, r3, #8
 80148c0:	69bb      	ldr	r3, [r7, #24]
 80148c2:	330b      	adds	r3, #11
 80148c4:	b2d2      	uxtb	r2, r2
 80148c6:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80148c8:	697b      	ldr	r3, [r7, #20]
 80148ca:	0c1a      	lsrs	r2, r3, #16
 80148cc:	69bb      	ldr	r3, [r7, #24]
 80148ce:	330c      	adds	r3, #12
 80148d0:	b2d2      	uxtb	r2, r2
 80148d2:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80148d4:	697b      	ldr	r3, [r7, #20]
 80148d6:	0e1a      	lsrs	r2, r3, #24
 80148d8:	69bb      	ldr	r3, [r7, #24]
 80148da:	330d      	adds	r3, #13
 80148dc:	b2d2      	uxtb	r2, r2
 80148de:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80148e0:	69bb      	ldr	r3, [r7, #24]
 80148e2:	330e      	adds	r3, #14
 80148e4:	2200      	movs	r2, #0
 80148e6:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80148e8:	69bb      	ldr	r3, [r7, #24]
 80148ea:	330f      	adds	r3, #15
 80148ec:	88fa      	ldrh	r2, [r7, #6]
 80148ee:	b2d2      	uxtb	r2, r2
 80148f0:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80148f2:	2300      	movs	r3, #0
}
 80148f4:	4618      	mov	r0, r3
 80148f6:	3708      	adds	r7, #8
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bc90      	pop	{r4, r7}
 80148fc:	4770      	bx	lr

080148fe <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80148fe:	b590      	push	{r4, r7, lr}
 8014900:	b08b      	sub	sp, #44	@ 0x2c
 8014902:	af04      	add	r7, sp, #16
 8014904:	6078      	str	r0, [r7, #4]
 8014906:	4608      	mov	r0, r1
 8014908:	4611      	mov	r1, r2
 801490a:	461a      	mov	r2, r3
 801490c:	4603      	mov	r3, r0
 801490e:	807b      	strh	r3, [r7, #2]
 8014910:	460b      	mov	r3, r1
 8014912:	707b      	strb	r3, [r7, #1]
 8014914:	4613      	mov	r3, r2
 8014916:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8014918:	687b      	ldr	r3, [r7, #4]
 801491a:	2b00      	cmp	r3, #0
 801491c:	d002      	beq.n	8014924 <ComputeCmacB0+0x26>
 801491e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014920:	2b00      	cmp	r3, #0
 8014922:	d101      	bne.n	8014928 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014924:	230a      	movs	r3, #10
 8014926:	e024      	b.n	8014972 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014928:	887b      	ldrh	r3, [r7, #2]
 801492a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801492e:	d901      	bls.n	8014934 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014930:	230e      	movs	r3, #14
 8014932:	e01e      	b.n	8014972 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8014934:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8014938:	783a      	ldrb	r2, [r7, #0]
 801493a:	7879      	ldrb	r1, [r7, #1]
 801493c:	8878      	ldrh	r0, [r7, #2]
 801493e:	f107 0308 	add.w	r3, r7, #8
 8014942:	9302      	str	r3, [sp, #8]
 8014944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014946:	9301      	str	r3, [sp, #4]
 8014948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801494a:	9300      	str	r3, [sp, #0]
 801494c:	4623      	mov	r3, r4
 801494e:	f7ff ff6e 	bl	801482e <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8014952:	887a      	ldrh	r2, [r7, #2]
 8014954:	7879      	ldrb	r1, [r7, #1]
 8014956:	f107 0008 	add.w	r0, r7, #8
 801495a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801495c:	9300      	str	r3, [sp, #0]
 801495e:	460b      	mov	r3, r1
 8014960:	6879      	ldr	r1, [r7, #4]
 8014962:	f7f8 fc95 	bl	800d290 <SecureElementComputeAesCmac>
 8014966:	4603      	mov	r3, r0
 8014968:	2b00      	cmp	r3, #0
 801496a:	d001      	beq.n	8014970 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801496c:	230f      	movs	r3, #15
 801496e:	e000      	b.n	8014972 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014970:	2300      	movs	r3, #0
}
 8014972:	4618      	mov	r0, r3
 8014974:	371c      	adds	r7, #28
 8014976:	46bd      	mov	sp, r7
 8014978:	bd90      	pop	{r4, r7, pc}

0801497a <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801497a:	b590      	push	{r4, r7, lr}
 801497c:	b0cd      	sub	sp, #308	@ 0x134
 801497e:	af04      	add	r7, sp, #16
 8014980:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8014984:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8014988:	6020      	str	r0, [r4, #0]
 801498a:	460c      	mov	r4, r1
 801498c:	4610      	mov	r0, r2
 801498e:	4619      	mov	r1, r3
 8014990:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014994:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014998:	4622      	mov	r2, r4
 801499a:	801a      	strh	r2, [r3, #0]
 801499c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80149a0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80149a4:	4602      	mov	r2, r0
 80149a6:	701a      	strb	r2, [r3, #0]
 80149a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80149ac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80149b0:	460a      	mov	r2, r1
 80149b2:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80149b4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80149b8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d101      	bne.n	80149c6 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80149c2:	230a      	movs	r3, #10
 80149c4:	e063      	b.n	8014a8e <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80149c6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80149ca:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80149ce:	881b      	ldrh	r3, [r3, #0]
 80149d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80149d4:	d901      	bls.n	80149da <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80149d6:	230e      	movs	r3, #14
 80149d8:	e059      	b.n	8014a8e <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80149da:	f107 030c 	add.w	r3, r7, #12
 80149de:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80149e2:	2100      	movs	r1, #0
 80149e4:	4618      	mov	r0, r3
 80149e6:	f006 fae1 	bl	801afac <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80149ea:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80149ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80149f2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80149f6:	781a      	ldrb	r2, [r3, #0]
 80149f8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80149fc:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014a00:	7819      	ldrb	r1, [r3, #0]
 8014a02:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014a06:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014a0a:	8818      	ldrh	r0, [r3, #0]
 8014a0c:	f107 030c 	add.w	r3, r7, #12
 8014a10:	9302      	str	r3, [sp, #8]
 8014a12:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8014a16:	9301      	str	r3, [sp, #4]
 8014a18:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8014a1c:	9300      	str	r3, [sp, #0]
 8014a1e:	4623      	mov	r3, r4
 8014a20:	f7ff ff05 	bl	801482e <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8014a24:	f107 030c 	add.w	r3, r7, #12
 8014a28:	3310      	adds	r3, #16
 8014a2a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8014a2e:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8014a32:	8812      	ldrh	r2, [r2, #0]
 8014a34:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8014a38:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8014a3c:	6809      	ldr	r1, [r1, #0]
 8014a3e:	4618      	mov	r0, r3
 8014a40:	f006 fa79 	bl	801af36 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8014a44:	2306      	movs	r3, #6
 8014a46:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8014a4a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014a4e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014a52:	881b      	ldrh	r3, [r3, #0]
 8014a54:	3310      	adds	r3, #16
 8014a56:	4619      	mov	r1, r3
 8014a58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014a5c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014a60:	781b      	ldrb	r3, [r3, #0]
 8014a62:	f107 000c 	add.w	r0, r7, #12
 8014a66:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8014a6a:	f7f8 fc2b 	bl	800d2c4 <SecureElementVerifyAesCmac>
 8014a6e:	4603      	mov	r3, r0
 8014a70:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8014a74:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	d101      	bne.n	8014a80 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8014a7c:	2300      	movs	r3, #0
 8014a7e:	e006      	b.n	8014a8e <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8014a80:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014a84:	2b01      	cmp	r3, #1
 8014a86:	d101      	bne.n	8014a8c <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014a88:	2301      	movs	r3, #1
 8014a8a:	e000      	b.n	8014a8e <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a8c:	230f      	movs	r3, #15
}
 8014a8e:	4618      	mov	r0, r3
 8014a90:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bd90      	pop	{r4, r7, pc}

08014a98 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8014a98:	b480      	push	{r7}
 8014a9a:	b085      	sub	sp, #20
 8014a9c:	af00      	add	r7, sp, #0
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	6039      	str	r1, [r7, #0]
 8014aa2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8014aa4:	2300      	movs	r3, #0
 8014aa6:	73fb      	strb	r3, [r7, #15]
 8014aa8:	e011      	b.n	8014ace <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8014aaa:	7bfb      	ldrb	r3, [r7, #15]
 8014aac:	4a0c      	ldr	r2, [pc, #48]	@ (8014ae0 <GetKeyAddrItem+0x48>)
 8014aae:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8014ab2:	79fa      	ldrb	r2, [r7, #7]
 8014ab4:	429a      	cmp	r2, r3
 8014ab6:	d107      	bne.n	8014ac8 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8014ab8:	7bfb      	ldrb	r3, [r7, #15]
 8014aba:	009b      	lsls	r3, r3, #2
 8014abc:	4a08      	ldr	r2, [pc, #32]	@ (8014ae0 <GetKeyAddrItem+0x48>)
 8014abe:	441a      	add	r2, r3
 8014ac0:	683b      	ldr	r3, [r7, #0]
 8014ac2:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	e006      	b.n	8014ad6 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8014ac8:	7bfb      	ldrb	r3, [r7, #15]
 8014aca:	3301      	adds	r3, #1
 8014acc:	73fb      	strb	r3, [r7, #15]
 8014ace:	7bfb      	ldrb	r3, [r7, #15]
 8014ad0:	2b01      	cmp	r3, #1
 8014ad2:	d9ea      	bls.n	8014aaa <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8014ad4:	230c      	movs	r3, #12
}
 8014ad6:	4618      	mov	r0, r3
 8014ad8:	3714      	adds	r7, #20
 8014ada:	46bd      	mov	sp, r7
 8014adc:	bc80      	pop	{r7}
 8014ade:	4770      	bx	lr
 8014ae0:	20000134 	.word	0x20000134

08014ae4 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8014ae4:	b580      	push	{r7, lr}
 8014ae6:	b088      	sub	sp, #32
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	60b9      	str	r1, [r7, #8]
 8014aec:	607a      	str	r2, [r7, #4]
 8014aee:	461a      	mov	r2, r3
 8014af0:	4603      	mov	r3, r0
 8014af2:	73fb      	strb	r3, [r7, #15]
 8014af4:	4613      	mov	r3, r2
 8014af6:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8014af8:	2300      	movs	r3, #0
 8014afa:	613b      	str	r3, [r7, #16]
 8014afc:	f107 0314 	add.w	r3, r7, #20
 8014b00:	2200      	movs	r2, #0
 8014b02:	601a      	str	r2, [r3, #0]
 8014b04:	605a      	str	r2, [r3, #4]
 8014b06:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8014b08:	7bfb      	ldrb	r3, [r7, #15]
 8014b0a:	2b08      	cmp	r3, #8
 8014b0c:	d002      	beq.n	8014b14 <DeriveSessionKey10x+0x30>
 8014b0e:	2b09      	cmp	r3, #9
 8014b10:	d003      	beq.n	8014b1a <DeriveSessionKey10x+0x36>
 8014b12:	e005      	b.n	8014b20 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 8014b14:	2301      	movs	r3, #1
 8014b16:	743b      	strb	r3, [r7, #16]
            break;
 8014b18:	e004      	b.n	8014b24 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8014b1a:	2302      	movs	r3, #2
 8014b1c:	743b      	strb	r3, [r7, #16]
            break;
 8014b1e:	e001      	b.n	8014b24 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014b20:	230b      	movs	r3, #11
 8014b22:	e02a      	b.n	8014b7a <DeriveSessionKey10x+0x96>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8014b24:	68bb      	ldr	r3, [r7, #8]
 8014b26:	b2db      	uxtb	r3, r3
 8014b28:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014b2a:	68bb      	ldr	r3, [r7, #8]
 8014b2c:	0a1b      	lsrs	r3, r3, #8
 8014b2e:	b2db      	uxtb	r3, r3
 8014b30:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8014b32:	68bb      	ldr	r3, [r7, #8]
 8014b34:	0c1b      	lsrs	r3, r3, #16
 8014b36:	b2db      	uxtb	r3, r3
 8014b38:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	b2db      	uxtb	r3, r3
 8014b3e:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	0a1b      	lsrs	r3, r3, #8
 8014b44:	b2db      	uxtb	r3, r3
 8014b46:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	0c1b      	lsrs	r3, r3, #16
 8014b4c:	b2db      	uxtb	r3, r3
 8014b4e:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8014b50:	89bb      	ldrh	r3, [r7, #12]
 8014b52:	b2db      	uxtb	r3, r3
 8014b54:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8014b56:	89bb      	ldrh	r3, [r7, #12]
 8014b58:	0a1b      	lsrs	r3, r3, #8
 8014b5a:	b29b      	uxth	r3, r3
 8014b5c:	b2db      	uxtb	r3, r3
 8014b5e:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014b60:	7bfa      	ldrb	r2, [r7, #15]
 8014b62:	f107 0310 	add.w	r3, r7, #16
 8014b66:	2101      	movs	r1, #1
 8014b68:	4618      	mov	r0, r3
 8014b6a:	f7f8 fc57 	bl	800d41c <SecureElementDeriveAndStoreKey>
 8014b6e:	4603      	mov	r3, r0
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	d001      	beq.n	8014b78 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014b74:	230f      	movs	r3, #15
 8014b76:	e000      	b.n	8014b7a <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014b78:	2300      	movs	r3, #0
}
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	3720      	adds	r7, #32
 8014b7e:	46bd      	mov	sp, r7
 8014b80:	bd80      	pop	{r7, pc}
	...

08014b84 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8014b84:	b480      	push	{r7}
 8014b86:	b083      	sub	sp, #12
 8014b88:	af00      	add	r7, sp, #0
 8014b8a:	4603      	mov	r3, r0
 8014b8c:	6039      	str	r1, [r7, #0]
 8014b8e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8014b90:	683b      	ldr	r3, [r7, #0]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d101      	bne.n	8014b9a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014b96:	230a      	movs	r3, #10
 8014b98:	e029      	b.n	8014bee <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 8014b9a:	79fb      	ldrb	r3, [r7, #7]
 8014b9c:	3b01      	subs	r3, #1
 8014b9e:	2b03      	cmp	r3, #3
 8014ba0:	d822      	bhi.n	8014be8 <GetLastFcntDown+0x64>
 8014ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8014ba8 <GetLastFcntDown+0x24>)
 8014ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ba8:	08014bb9 	.word	0x08014bb9
 8014bac:	08014bc5 	.word	0x08014bc5
 8014bb0:	08014bd1 	.word	0x08014bd1
 8014bb4:	08014bdd 	.word	0x08014bdd
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8014bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8014bf8 <GetLastFcntDown+0x74>)
 8014bba:	681b      	ldr	r3, [r3, #0]
 8014bbc:	691a      	ldr	r2, [r3, #16]
 8014bbe:	683b      	ldr	r3, [r7, #0]
 8014bc0:	601a      	str	r2, [r3, #0]
            break;
 8014bc2:	e013      	b.n	8014bec <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8014bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8014bf8 <GetLastFcntDown+0x74>)
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	695a      	ldr	r2, [r3, #20]
 8014bca:	683b      	ldr	r3, [r7, #0]
 8014bcc:	601a      	str	r2, [r3, #0]
            break;
 8014bce:	e00d      	b.n	8014bec <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8014bd0:	4b09      	ldr	r3, [pc, #36]	@ (8014bf8 <GetLastFcntDown+0x74>)
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	699a      	ldr	r2, [r3, #24]
 8014bd6:	683b      	ldr	r3, [r7, #0]
 8014bd8:	601a      	str	r2, [r3, #0]
            break;
 8014bda:	e007      	b.n	8014bec <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8014bdc:	4b06      	ldr	r3, [pc, #24]	@ (8014bf8 <GetLastFcntDown+0x74>)
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	69da      	ldr	r2, [r3, #28]
 8014be2:	683b      	ldr	r3, [r7, #0]
 8014be4:	601a      	str	r2, [r3, #0]
            break;
 8014be6:	e001      	b.n	8014bec <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8014be8:	2305      	movs	r3, #5
 8014bea:	e000      	b.n	8014bee <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014bec:	2300      	movs	r3, #0
}
 8014bee:	4618      	mov	r0, r3
 8014bf0:	370c      	adds	r7, #12
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	bc80      	pop	{r7}
 8014bf6:	4770      	bx	lr
 8014bf8:	200020ec 	.word	0x200020ec

08014bfc <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014bfc:	b580      	push	{r7, lr}
 8014bfe:	b084      	sub	sp, #16
 8014c00:	af00      	add	r7, sp, #0
 8014c02:	4603      	mov	r3, r0
 8014c04:	6039      	str	r1, [r7, #0]
 8014c06:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014c08:	2300      	movs	r3, #0
 8014c0a:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8014c0c:	f107 020c 	add.w	r2, r7, #12
 8014c10:	79fb      	ldrb	r3, [r7, #7]
 8014c12:	4611      	mov	r1, r2
 8014c14:	4618      	mov	r0, r3
 8014c16:	f7ff ffb5 	bl	8014b84 <GetLastFcntDown>
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d001      	beq.n	8014c24 <CheckFCntDown+0x28>
    {
        return false;
 8014c20:	2300      	movs	r3, #0
 8014c22:	e00a      	b.n	8014c3a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	683a      	ldr	r2, [r7, #0]
 8014c28:	429a      	cmp	r2, r3
 8014c2a:	d803      	bhi.n	8014c34 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8014c2c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8014c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c32:	d101      	bne.n	8014c38 <CheckFCntDown+0x3c>
    {
        return true;
 8014c34:	2301      	movs	r3, #1
 8014c36:	e000      	b.n	8014c3a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014c38:	2300      	movs	r3, #0
    }
}
 8014c3a:	4618      	mov	r0, r3
 8014c3c:	3710      	adds	r7, #16
 8014c3e:	46bd      	mov	sp, r7
 8014c40:	bd80      	pop	{r7, pc}
	...

08014c44 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014c44:	b480      	push	{r7}
 8014c46:	b083      	sub	sp, #12
 8014c48:	af00      	add	r7, sp, #0
 8014c4a:	4603      	mov	r3, r0
 8014c4c:	6039      	str	r1, [r7, #0]
 8014c4e:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8014c50:	79fb      	ldrb	r3, [r7, #7]
 8014c52:	3b01      	subs	r3, #1
 8014c54:	2b03      	cmp	r3, #3
 8014c56:	d82b      	bhi.n	8014cb0 <UpdateFCntDown+0x6c>
 8014c58:	a201      	add	r2, pc, #4	@ (adr r2, 8014c60 <UpdateFCntDown+0x1c>)
 8014c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c5e:	bf00      	nop
 8014c60:	08014c71 	.word	0x08014c71
 8014c64:	08014c83 	.word	0x08014c83
 8014c68:	08014c95 	.word	0x08014c95
 8014c6c:	08014ca7 	.word	0x08014ca7
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8014c70:	4b12      	ldr	r3, [pc, #72]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	683a      	ldr	r2, [r7, #0]
 8014c76:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8014c78:	4b10      	ldr	r3, [pc, #64]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014c7a:	681b      	ldr	r3, [r3, #0]
 8014c7c:	683a      	ldr	r2, [r7, #0]
 8014c7e:	621a      	str	r2, [r3, #32]
            break;
 8014c80:	e017      	b.n	8014cb2 <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8014c82:	4b0e      	ldr	r3, [pc, #56]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014c84:	681b      	ldr	r3, [r3, #0]
 8014c86:	683a      	ldr	r2, [r7, #0]
 8014c88:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8014c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014c8c:	681b      	ldr	r3, [r3, #0]
 8014c8e:	683a      	ldr	r2, [r7, #0]
 8014c90:	621a      	str	r2, [r3, #32]
            break;
 8014c92:	e00e      	b.n	8014cb2 <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8014c94:	4b09      	ldr	r3, [pc, #36]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014c96:	681b      	ldr	r3, [r3, #0]
 8014c98:	683a      	ldr	r2, [r7, #0]
 8014c9a:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 8014c9c:	4b07      	ldr	r3, [pc, #28]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	683a      	ldr	r2, [r7, #0]
 8014ca2:	621a      	str	r2, [r3, #32]
            break;
 8014ca4:	e005      	b.n	8014cb2 <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8014ca6:	4b05      	ldr	r3, [pc, #20]	@ (8014cbc <UpdateFCntDown+0x78>)
 8014ca8:	681b      	ldr	r3, [r3, #0]
 8014caa:	683a      	ldr	r2, [r7, #0]
 8014cac:	61da      	str	r2, [r3, #28]
            break;
 8014cae:	e000      	b.n	8014cb2 <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8014cb0:	bf00      	nop
    }
}
 8014cb2:	bf00      	nop
 8014cb4:	370c      	adds	r7, #12
 8014cb6:	46bd      	mov	sp, r7
 8014cb8:	bc80      	pop	{r7}
 8014cba:	4770      	bx	lr
 8014cbc:	200020ec 	.word	0x200020ec

08014cc0 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8014cc0:	b480      	push	{r7}
 8014cc2:	b083      	sub	sp, #12
 8014cc4:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8014cc6:	4b18      	ldr	r3, [pc, #96]	@ (8014d28 <ResetFCnts+0x68>)
 8014cc8:	681b      	ldr	r3, [r3, #0]
 8014cca:	2200      	movs	r2, #0
 8014ccc:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014cce:	4b16      	ldr	r3, [pc, #88]	@ (8014d28 <ResetFCnts+0x68>)
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8014cd6:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014cd8:	4b13      	ldr	r3, [pc, #76]	@ (8014d28 <ResetFCnts+0x68>)
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8014ce0:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014ce2:	4b11      	ldr	r3, [pc, #68]	@ (8014d28 <ResetFCnts+0x68>)
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8014cea:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8014cec:	4b0e      	ldr	r3, [pc, #56]	@ (8014d28 <ResetFCnts+0x68>)
 8014cee:	681a      	ldr	r2, [r3, #0]
 8014cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8014d28 <ResetFCnts+0x68>)
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	6992      	ldr	r2, [r2, #24]
 8014cf6:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	607b      	str	r3, [r7, #4]
 8014cfc:	e00b      	b.n	8014d16 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 8014cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8014d28 <ResetFCnts+0x68>)
 8014d00:	681a      	ldr	r2, [r3, #0]
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	3306      	adds	r3, #6
 8014d06:	009b      	lsls	r3, r3, #2
 8014d08:	4413      	add	r3, r2
 8014d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8014d0e:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	3301      	adds	r3, #1
 8014d14:	607b      	str	r3, [r7, #4]
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	ddf0      	ble.n	8014cfe <ResetFCnts+0x3e>
    }
}
 8014d1c:	bf00      	nop
 8014d1e:	bf00      	nop
 8014d20:	370c      	adds	r7, #12
 8014d22:	46bd      	mov	sp, r7
 8014d24:	bc80      	pop	{r7}
 8014d26:	4770      	bx	lr
 8014d28:	200020ec 	.word	0x200020ec

08014d2c <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8014d2c:	b480      	push	{r7}
 8014d2e:	b083      	sub	sp, #12
 8014d30:	af00      	add	r7, sp, #0
 8014d32:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8014d34:	4b06      	ldr	r3, [pc, #24]	@ (8014d50 <IsJoinNonce10xOk+0x24>)
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	689b      	ldr	r3, [r3, #8]
 8014d3a:	687a      	ldr	r2, [r7, #4]
 8014d3c:	429a      	cmp	r2, r3
 8014d3e:	bf8c      	ite	hi
 8014d40:	2301      	movhi	r3, #1
 8014d42:	2300      	movls	r3, #0
 8014d44:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 8014d46:	4618      	mov	r0, r3
 8014d48:	370c      	adds	r7, #12
 8014d4a:	46bd      	mov	sp, r7
 8014d4c:	bc80      	pop	{r7}
 8014d4e:	4770      	bx	lr
 8014d50:	200020ec 	.word	0x200020ec

08014d54 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8014d54:	b580      	push	{r7, lr}
 8014d56:	b082      	sub	sp, #8
 8014d58:	af00      	add	r7, sp, #0
 8014d5a:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d101      	bne.n	8014d66 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8014d62:	2309      	movs	r3, #9
 8014d64:	e01c      	b.n	8014da0 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8014d66:	4a10      	ldr	r2, [pc, #64]	@ (8014da8 <LoRaMacCryptoInit+0x54>)
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8014d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8014da8 <LoRaMacCryptoInit+0x54>)
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	2228      	movs	r2, #40	@ 0x28
 8014d72:	2100      	movs	r1, #0
 8014d74:	4618      	mov	r0, r3
 8014d76:	f006 f919 	bl	801afac <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8014d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8014da8 <LoRaMacCryptoInit+0x54>)
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	2201      	movs	r2, #1
 8014d80:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8014d82:	4b09      	ldr	r3, [pc, #36]	@ (8014da8 <LoRaMacCryptoInit+0x54>)
 8014d84:	681b      	ldr	r3, [r3, #0]
 8014d86:	2201      	movs	r2, #1
 8014d88:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8014d8a:	4b07      	ldr	r3, [pc, #28]	@ (8014da8 <LoRaMacCryptoInit+0x54>)
 8014d8c:	681b      	ldr	r3, [r3, #0]
 8014d8e:	2201      	movs	r2, #1
 8014d90:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8014d92:	4b05      	ldr	r3, [pc, #20]	@ (8014da8 <LoRaMacCryptoInit+0x54>)
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	2200      	movs	r2, #0
 8014d98:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8014d9a:	f7ff ff91 	bl	8014cc0 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8014d9e:	2300      	movs	r3, #0
}
 8014da0:	4618      	mov	r0, r3
 8014da2:	3708      	adds	r7, #8
 8014da4:	46bd      	mov	sp, r7
 8014da6:	bd80      	pop	{r7, pc}
 8014da8:	200020ec 	.word	0x200020ec

08014dac <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8014dac:	b480      	push	{r7}
 8014dae:	b083      	sub	sp, #12
 8014db0:	af00      	add	r7, sp, #0
 8014db2:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8014db4:	4b04      	ldr	r3, [pc, #16]	@ (8014dc8 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8014db6:	681b      	ldr	r3, [r3, #0]
 8014db8:	687a      	ldr	r2, [r7, #4]
 8014dba:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8014dbc:	2300      	movs	r3, #0
}
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	370c      	adds	r7, #12
 8014dc2:	46bd      	mov	sp, r7
 8014dc4:	bc80      	pop	{r7}
 8014dc6:	4770      	bx	lr
 8014dc8:	200020ec 	.word	0x200020ec

08014dcc <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8014dcc:	b480      	push	{r7}
 8014dce:	b083      	sub	sp, #12
 8014dd0:	af00      	add	r7, sp, #0
 8014dd2:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d101      	bne.n	8014dde <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014dda:	230a      	movs	r3, #10
 8014ddc:	e006      	b.n	8014dec <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8014dde:	4b06      	ldr	r3, [pc, #24]	@ (8014df8 <LoRaMacCryptoGetFCntUp+0x2c>)
 8014de0:	681b      	ldr	r3, [r3, #0]
 8014de2:	68db      	ldr	r3, [r3, #12]
 8014de4:	1c5a      	adds	r2, r3, #1
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8014dea:	2300      	movs	r3, #0
}
 8014dec:	4618      	mov	r0, r3
 8014dee:	370c      	adds	r7, #12
 8014df0:	46bd      	mov	sp, r7
 8014df2:	bc80      	pop	{r7}
 8014df4:	4770      	bx	lr
 8014df6:	bf00      	nop
 8014df8:	200020ec 	.word	0x200020ec

08014dfc <LoRaMacCryptoGetFCntDown>:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8014dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014e00:	b08a      	sub	sp, #40	@ 0x28
 8014e02:	af00      	add	r7, sp, #0
 8014e04:	613a      	str	r2, [r7, #16]
 8014e06:	60fb      	str	r3, [r7, #12]
 8014e08:	4603      	mov	r3, r0
 8014e0a:	75fb      	strb	r3, [r7, #23]
 8014e0c:	460b      	mov	r3, r1
 8014e0e:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 8014e10:	2300      	movs	r3, #0
 8014e12:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 8014e14:	2300      	movs	r3, #0
 8014e16:	627b      	str	r3, [r7, #36]	@ 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8014e18:	2313      	movs	r3, #19
 8014e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    if( currentDown == NULL )
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	d101      	bne.n	8014e28 <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014e24:	230a      	movs	r3, #10
 8014e26:	e057      	b.n	8014ed8 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8014e28:	f107 021c 	add.w	r2, r7, #28
 8014e2c:	7dfb      	ldrb	r3, [r7, #23]
 8014e2e:	4611      	mov	r1, r2
 8014e30:	4618      	mov	r0, r3
 8014e32:	f7ff fea7 	bl	8014b84 <GetLastFcntDown>
 8014e36:	4603      	mov	r3, r0
 8014e38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8014e3c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d002      	beq.n	8014e4a <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 8014e44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014e48:	e046      	b.n	8014ed8 <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8014e4a:	69fb      	ldr	r3, [r7, #28]
 8014e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e50:	d103      	bne.n	8014e5a <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	693a      	ldr	r2, [r7, #16]
 8014e56:	601a      	str	r2, [r3, #0]
 8014e58:	e01e      	b.n	8014e98 <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8014e5a:	69fb      	ldr	r3, [r7, #28]
 8014e5c:	b29b      	uxth	r3, r3
 8014e5e:	693a      	ldr	r2, [r7, #16]
 8014e60:	1ad3      	subs	r3, r2, r3
 8014e62:	627b      	str	r3, [r7, #36]	@ 0x24

        if( fCntDiff > 0 )
 8014e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	dd05      	ble.n	8014e76 <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8014e6a:	69fa      	ldr	r2, [r7, #28]
 8014e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e6e:	441a      	add	r2, r3
 8014e70:	68fb      	ldr	r3, [r7, #12]
 8014e72:	601a      	str	r2, [r3, #0]
 8014e74:	e010      	b.n	8014e98 <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 8014e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d104      	bne.n	8014e86 <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8014e7c:	69fa      	ldr	r2, [r7, #28]
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8014e82:	2307      	movs	r3, #7
 8014e84:	e028      	b.n	8014ed8 <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014e86:	69fb      	ldr	r3, [r7, #28]
 8014e88:	0c1b      	lsrs	r3, r3, #16
 8014e8a:	041b      	lsls	r3, r3, #16
 8014e8c:	693a      	ldr	r2, [r7, #16]
 8014e8e:	4413      	add	r3, r2
 8014e90:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014e98:	4b12      	ldr	r3, [pc, #72]	@ (8014ee4 <LoRaMacCryptoGetFCntDown+0xe8>)
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	789b      	ldrb	r3, [r3, #2]
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d119      	bne.n	8014ed6 <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8014ea2:	68fb      	ldr	r3, [r7, #12]
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	2200      	movs	r2, #0
 8014ea8:	603b      	str	r3, [r7, #0]
 8014eaa:	607a      	str	r2, [r7, #4]
 8014eac:	69fb      	ldr	r3, [r7, #28]
 8014eae:	2200      	movs	r2, #0
 8014eb0:	469a      	mov	sl, r3
 8014eb2:	4693      	mov	fp, r2
 8014eb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014eb8:	4611      	mov	r1, r2
 8014eba:	ebb1 040a 	subs.w	r4, r1, sl
 8014ebe:	eb63 050b 	sbc.w	r5, r3, fp
 8014ec2:	8abb      	ldrh	r3, [r7, #20]
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	4698      	mov	r8, r3
 8014ec8:	4691      	mov	r9, r2
 8014eca:	4544      	cmp	r4, r8
 8014ecc:	eb75 0309 	sbcs.w	r3, r5, r9
 8014ed0:	db01      	blt.n	8014ed6 <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8014ed2:	2308      	movs	r3, #8
 8014ed4:	e000      	b.n	8014ed8 <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014ed6:	2300      	movs	r3, #0
}
 8014ed8:	4618      	mov	r0, r3
 8014eda:	3728      	adds	r7, #40	@ 0x28
 8014edc:	46bd      	mov	sp, r7
 8014ede:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8014ee2:	bf00      	nop
 8014ee4:	200020ec 	.word	0x200020ec

08014ee8 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8014ee8:	b480      	push	{r7}
 8014eea:	b085      	sub	sp, #20
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	d101      	bne.n	8014efa <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014ef6:	230a      	movs	r3, #10
 8014ef8:	e019      	b.n	8014f2e <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014efa:	2300      	movs	r3, #0
 8014efc:	60fb      	str	r3, [r7, #12]
 8014efe:	e012      	b.n	8014f26 <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8014f00:	4b0d      	ldr	r3, [pc, #52]	@ (8014f38 <LoRaMacCryptoSetMulticastReference+0x50>)
 8014f02:	6819      	ldr	r1, [r3, #0]
 8014f04:	68fa      	ldr	r2, [r7, #12]
 8014f06:	4613      	mov	r3, r2
 8014f08:	005b      	lsls	r3, r3, #1
 8014f0a:	4413      	add	r3, r2
 8014f0c:	011b      	lsls	r3, r3, #4
 8014f0e:	461a      	mov	r2, r3
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	4413      	add	r3, r2
 8014f14:	68fa      	ldr	r2, [r7, #12]
 8014f16:	3206      	adds	r2, #6
 8014f18:	0092      	lsls	r2, r2, #2
 8014f1a:	440a      	add	r2, r1
 8014f1c:	3204      	adds	r2, #4
 8014f1e:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	3301      	adds	r3, #1
 8014f24:	60fb      	str	r3, [r7, #12]
 8014f26:	68fb      	ldr	r3, [r7, #12]
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	dde9      	ble.n	8014f00 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014f2c:	2300      	movs	r3, #0
}
 8014f2e:	4618      	mov	r0, r3
 8014f30:	3714      	adds	r7, #20
 8014f32:	46bd      	mov	sp, r7
 8014f34:	bc80      	pop	{r7}
 8014f36:	4770      	bx	lr
 8014f38:	200020ec 	.word	0x200020ec

08014f3c <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8014f3c:	b580      	push	{r7, lr}
 8014f3e:	b082      	sub	sp, #8
 8014f40:	af00      	add	r7, sp, #0
 8014f42:	4603      	mov	r3, r0
 8014f44:	6039      	str	r1, [r7, #0]
 8014f46:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8014f48:	79fb      	ldrb	r3, [r7, #7]
 8014f4a:	6839      	ldr	r1, [r7, #0]
 8014f4c:	4618      	mov	r0, r3
 8014f4e:	f7f8 f941 	bl	800d1d4 <SecureElementSetKey>
 8014f52:	4603      	mov	r3, r0
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d001      	beq.n	8014f5c <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014f58:	230f      	movs	r3, #15
 8014f5a:	e021      	b.n	8014fa0 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8014f5c:	79fb      	ldrb	r3, [r7, #7]
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d11d      	bne.n	8014f9e <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014f62:	4b11      	ldr	r3, [pc, #68]	@ (8014fa8 <LoRaMacCryptoSetKey+0x6c>)
 8014f64:	681b      	ldr	r3, [r3, #0]
 8014f66:	789b      	ldrb	r3, [r3, #2]
 8014f68:	210b      	movs	r1, #11
 8014f6a:	4618      	mov	r0, r3
 8014f6c:	f000 fa5c 	bl	8015428 <LoRaMacCryptoDeriveLifeTimeKey>
 8014f70:	4603      	mov	r3, r0
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d001      	beq.n	8014f7a <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014f76:	230f      	movs	r3, #15
 8014f78:	e012      	b.n	8014fa0 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014f7a:	210c      	movs	r1, #12
 8014f7c:	2000      	movs	r0, #0
 8014f7e:	f000 fa53 	bl	8015428 <LoRaMacCryptoDeriveLifeTimeKey>
 8014f82:	4603      	mov	r3, r0
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d001      	beq.n	8014f8c <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014f88:	230f      	movs	r3, #15
 8014f8a:	e009      	b.n	8014fa0 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014f8c:	210a      	movs	r1, #10
 8014f8e:	2000      	movs	r0, #0
 8014f90:	f000 fa4a 	bl	8015428 <LoRaMacCryptoDeriveLifeTimeKey>
 8014f94:	4603      	mov	r3, r0
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d001      	beq.n	8014f9e <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014f9a:	230f      	movs	r3, #15
 8014f9c:	e000      	b.n	8014fa0 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014f9e:	2300      	movs	r3, #0
}
 8014fa0:	4618      	mov	r0, r3
 8014fa2:	3708      	adds	r7, #8
 8014fa4:	46bd      	mov	sp, r7
 8014fa6:	bd80      	pop	{r7, pc}
 8014fa8:	200020ec 	.word	0x200020ec

08014fac <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014fac:	b580      	push	{r7, lr}
 8014fae:	b086      	sub	sp, #24
 8014fb0:	af02      	add	r7, sp, #8
 8014fb2:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	2b00      	cmp	r3, #0
 8014fb8:	d101      	bne.n	8014fbe <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014fba:	230a      	movs	r3, #10
 8014fbc:	e033      	b.n	8015026 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8014fbe:	2301      	movs	r3, #1
 8014fc0:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8014fc2:	2300      	movs	r3, #0
 8014fc4:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8014fc6:	f107 0308 	add.w	r3, r7, #8
 8014fca:	4618      	mov	r0, r3
 8014fcc:	f7f8 fadc 	bl	800d588 <SecureElementRandomNumber>
    CryptoNvm->DevNonce = devNonce;
 8014fd0:	68ba      	ldr	r2, [r7, #8]
 8014fd2:	4b17      	ldr	r3, [pc, #92]	@ (8015030 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	b292      	uxth	r2, r2
 8014fd8:	809a      	strh	r2, [r3, #4]
#else
    CryptoNvm->DevNonce++;
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8014fda:	4b15      	ldr	r3, [pc, #84]	@ (8015030 <LoRaMacCryptoPrepareJoinRequest+0x84>)
 8014fdc:	681b      	ldr	r3, [r3, #0]
 8014fde:	889a      	ldrh	r2, [r3, #4]
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014fe4:	6878      	ldr	r0, [r7, #4]
 8014fe6:	f000 fc17 	bl	8015818 <LoRaMacSerializerJoinRequest>
 8014fea:	4603      	mov	r3, r0
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d001      	beq.n	8014ff4 <LoRaMacCryptoPrepareJoinRequest+0x48>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014ff0:	2311      	movs	r3, #17
 8014ff2:	e018      	b.n	8015026 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	6819      	ldr	r1, [r3, #0]
 8014ff8:	687b      	ldr	r3, [r7, #4]
 8014ffa:	3318      	adds	r3, #24
 8014ffc:	7bfa      	ldrb	r2, [r7, #15]
 8014ffe:	9300      	str	r3, [sp, #0]
 8015000:	4613      	mov	r3, r2
 8015002:	2213      	movs	r2, #19
 8015004:	2000      	movs	r0, #0
 8015006:	f7f8 f943 	bl	800d290 <SecureElementComputeAesCmac>
 801500a:	4603      	mov	r3, r0
 801500c:	2b00      	cmp	r3, #0
 801500e:	d001      	beq.n	8015014 <LoRaMacCryptoPrepareJoinRequest+0x68>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015010:	230f      	movs	r3, #15
 8015012:	e008      	b.n	8015026 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015014:	6878      	ldr	r0, [r7, #4]
 8015016:	f000 fbff 	bl	8015818 <LoRaMacSerializerJoinRequest>
 801501a:	4603      	mov	r3, r0
 801501c:	2b00      	cmp	r3, #0
 801501e:	d001      	beq.n	8015024 <LoRaMacCryptoPrepareJoinRequest+0x78>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015020:	2311      	movs	r3, #17
 8015022:	e000      	b.n	8015026 <LoRaMacCryptoPrepareJoinRequest+0x7a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015024:	2300      	movs	r3, #0
}
 8015026:	4618      	mov	r0, r3
 8015028:	3710      	adds	r7, #16
 801502a:	46bd      	mov	sp, r7
 801502c:	bd80      	pop	{r7, pc}
 801502e:	bf00      	nop
 8015030:	200020ec 	.word	0x200020ec

08015034 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8015034:	b590      	push	{r4, r7, lr}
 8015036:	b097      	sub	sp, #92	@ 0x5c
 8015038:	af04      	add	r7, sp, #16
 801503a:	4603      	mov	r3, r0
 801503c:	60b9      	str	r1, [r7, #8]
 801503e:	607a      	str	r2, [r7, #4]
 8015040:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	2b00      	cmp	r3, #0
 8015046:	d002      	beq.n	801504e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8015048:	68bb      	ldr	r3, [r7, #8]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d101      	bne.n	8015052 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801504e:	230a      	movs	r3, #10
 8015050:	e0d3      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015052:	2313      	movs	r3, #19
 8015054:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8015058:	2300      	movs	r3, #0
 801505a:	617b      	str	r3, [r7, #20]
 801505c:	f107 0318 	add.w	r3, r7, #24
 8015060:	221d      	movs	r2, #29
 8015062:	2100      	movs	r1, #0
 8015064:	4618      	mov	r0, r3
 8015066:	f00b fd2c 	bl	8020ac2 <memset>
    uint8_t versionMinor         = 0;
 801506a:	2300      	movs	r3, #0
 801506c:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 801506e:	4b65      	ldr	r3, [pc, #404]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	889b      	ldrh	r3, [r3, #4]
 8015074:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	681c      	ldr	r4, [r3, #0]
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	791b      	ldrb	r3, [r3, #4]
 8015080:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8015084:	7bf8      	ldrb	r0, [r7, #15]
 8015086:	f107 0213 	add.w	r2, r7, #19
 801508a:	9202      	str	r2, [sp, #8]
 801508c:	f107 0214 	add.w	r2, r7, #20
 8015090:	9201      	str	r2, [sp, #4]
 8015092:	9300      	str	r3, [sp, #0]
 8015094:	4623      	mov	r3, r4
 8015096:	460a      	mov	r2, r1
 8015098:	68b9      	ldr	r1, [r7, #8]
 801509a:	f7f8 f9ff 	bl	800d49c <SecureElementProcessJoinAccept>
 801509e:	4603      	mov	r3, r0
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d001      	beq.n	80150a8 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80150a4:	230f      	movs	r3, #15
 80150a6:	e0a8      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	6818      	ldr	r0, [r3, #0]
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	791b      	ldrb	r3, [r3, #4]
 80150b0:	461a      	mov	r2, r3
 80150b2:	f107 0314 	add.w	r3, r7, #20
 80150b6:	4619      	mov	r1, r3
 80150b8:	f005 ff3d 	bl	801af36 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80150bc:	6878      	ldr	r0, [r7, #4]
 80150be:	f000 f9ee 	bl	801549e <LoRaMacParserJoinAccept>
 80150c2:	4603      	mov	r3, r0
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	d001      	beq.n	80150cc <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80150c8:	2310      	movs	r3, #16
 80150ca:	e096      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 80150cc:	2300      	movs	r3, #0
 80150ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	799b      	ldrb	r3, [r3, #6]
 80150d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	79db      	ldrb	r3, [r3, #7]
 80150dc:	021b      	lsls	r3, r3, #8
 80150de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80150e0:	4313      	orrs	r3, r2
 80150e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	7a1b      	ldrb	r3, [r3, #8]
 80150e8:	041b      	lsls	r3, r3, #16
 80150ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80150ec:	4313      	orrs	r3, r2
 80150ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 80150f0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80150f2:	f7ff fe1b 	bl	8014d2c <IsJoinNonce10xOk>
 80150f6:	4603      	mov	r3, r0
 80150f8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 80150fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015100:	2b00      	cmp	r3, #0
 8015102:	d010      	beq.n	8015126 <LoRaMacCryptoHandleJoinAccept+0xf2>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8015104:	4b3f      	ldr	r3, [pc, #252]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8015106:	681b      	ldr	r3, [r3, #0]
 8015108:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801510a:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 801510c:	7cfb      	ldrb	r3, [r7, #19]
 801510e:	210b      	movs	r1, #11
 8015110:	4618      	mov	r0, r3
 8015112:	f000 f989 	bl	8015428 <LoRaMacCryptoDeriveLifeTimeKey>
 8015116:	4603      	mov	r3, r0
 8015118:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801511c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015120:	2b00      	cmp	r3, #0
 8015122:	d005      	beq.n	8015130 <LoRaMacCryptoHandleJoinAccept+0xfc>
 8015124:	e001      	b.n	801512a <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8015126:	2303      	movs	r3, #3
 8015128:	e067      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        return retval;
 801512a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801512e:	e064      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8015130:	210c      	movs	r1, #12
 8015132:	2000      	movs	r0, #0
 8015134:	f000 f978 	bl	8015428 <LoRaMacCryptoDeriveLifeTimeKey>
 8015138:	4603      	mov	r3, r0
 801513a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801513e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015142:	2b00      	cmp	r3, #0
 8015144:	d002      	beq.n	801514c <LoRaMacCryptoHandleJoinAccept+0x118>
    {
        return retval;
 8015146:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801514a:	e056      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 801514c:	210a      	movs	r1, #10
 801514e:	2000      	movs	r0, #0
 8015150:	f000 f96a 	bl	8015428 <LoRaMacCryptoDeriveLifeTimeKey>
 8015154:	4603      	mov	r3, r0
 8015156:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801515a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801515e:	2b00      	cmp	r3, #0
 8015160:	d002      	beq.n	8015168 <LoRaMacCryptoHandleJoinAccept+0x134>
    {
        return retval;
 8015162:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015166:	e048      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	7a5b      	ldrb	r3, [r3, #9]
 801516c:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	7a9b      	ldrb	r3, [r3, #10]
 8015172:	021b      	lsls	r3, r3, #8
 8015174:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015176:	4313      	orrs	r3, r2
 8015178:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	7adb      	ldrb	r3, [r3, #11]
 801517e:	041b      	lsls	r3, r3, #16
 8015180:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015182:	4313      	orrs	r3, r2
 8015184:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8015186:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801518a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801518c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801518e:	2009      	movs	r0, #9
 8015190:	f7ff fca8 	bl	8014ae4 <DeriveSessionKey10x>
 8015194:	4603      	mov	r3, r0
 8015196:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801519a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801519e:	2b00      	cmp	r3, #0
 80151a0:	d002      	beq.n	80151a8 <LoRaMacCryptoHandleJoinAccept+0x174>
        {
            return retval;
 80151a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80151a6:	e028      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 80151a8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80151ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80151ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80151b0:	2008      	movs	r0, #8
 80151b2:	f7ff fc97 	bl	8014ae4 <DeriveSessionKey10x>
 80151b6:	4603      	mov	r3, r0
 80151b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80151bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	d002      	beq.n	80151ca <LoRaMacCryptoHandleJoinAccept+0x196>
        {
            return retval;
 80151c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80151c8:	e017      	b.n	80151fa <LoRaMacCryptoHandleJoinAccept+0x1c6>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 80151ca:	4b0e      	ldr	r3, [pc, #56]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80151cc:	681b      	ldr	r3, [r3, #0]
 80151ce:	7cfa      	ldrb	r2, [r7, #19]
 80151d0:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 80151d2:	4b0c      	ldr	r3, [pc, #48]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80151d4:	681b      	ldr	r3, [r3, #0]
 80151d6:	2200      	movs	r2, #0
 80151d8:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 80151da:	4b0a      	ldr	r3, [pc, #40]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80151dc:	681b      	ldr	r3, [r3, #0]
 80151de:	f04f 32ff 	mov.w	r2, #4294967295
 80151e2:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80151e4:	4b07      	ldr	r3, [pc, #28]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	f04f 32ff 	mov.w	r2, #4294967295
 80151ec:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80151ee:	4b05      	ldr	r3, [pc, #20]	@ (8015204 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80151f0:	681b      	ldr	r3, [r3, #0]
 80151f2:	f04f 32ff 	mov.w	r2, #4294967295
 80151f6:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 80151f8:	2300      	movs	r3, #0
}
 80151fa:	4618      	mov	r0, r3
 80151fc:	374c      	adds	r7, #76	@ 0x4c
 80151fe:	46bd      	mov	sp, r7
 8015200:	bd90      	pop	{r4, r7, pc}
 8015202:	bf00      	nop
 8015204:	200020ec 	.word	0x200020ec

08015208 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8015208:	b590      	push	{r4, r7, lr}
 801520a:	b08b      	sub	sp, #44	@ 0x2c
 801520c:	af04      	add	r7, sp, #16
 801520e:	60f8      	str	r0, [r7, #12]
 8015210:	607b      	str	r3, [r7, #4]
 8015212:	460b      	mov	r3, r1
 8015214:	72fb      	strb	r3, [r7, #11]
 8015216:	4613      	mov	r3, r2
 8015218:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801521a:	2313      	movs	r3, #19
 801521c:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801521e:	2309      	movs	r3, #9
 8015220:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8015222:	687b      	ldr	r3, [r7, #4]
 8015224:	2b00      	cmp	r3, #0
 8015226:	d101      	bne.n	801522c <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015228:	230a      	movs	r3, #10
 801522a:	e05e      	b.n	80152ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 801522c:	4b31      	ldr	r3, [pc, #196]	@ (80152f4 <LoRaMacCryptoSecureMessage+0xec>)
 801522e:	681b      	ldr	r3, [r3, #0]
 8015230:	68db      	ldr	r3, [r3, #12]
 8015232:	68fa      	ldr	r2, [r7, #12]
 8015234:	429a      	cmp	r2, r3
 8015236:	d201      	bcs.n	801523c <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015238:	2306      	movs	r3, #6
 801523a:	e056      	b.n	80152ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 801523c:	687b      	ldr	r3, [r7, #4]
 801523e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015242:	2b00      	cmp	r3, #0
 8015244:	d101      	bne.n	801524a <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015246:	2308      	movs	r3, #8
 8015248:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 801524a:	4b2a      	ldr	r3, [pc, #168]	@ (80152f4 <LoRaMacCryptoSecureMessage+0xec>)
 801524c:	681b      	ldr	r3, [r3, #0]
 801524e:	68db      	ldr	r3, [r3, #12]
 8015250:	68fa      	ldr	r2, [r7, #12]
 8015252:	429a      	cmp	r2, r3
 8015254:	d916      	bls.n	8015284 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015260:	b219      	sxth	r1, r3
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	689c      	ldr	r4, [r3, #8]
 8015266:	7dfa      	ldrb	r2, [r7, #23]
 8015268:	68fb      	ldr	r3, [r7, #12]
 801526a:	9301      	str	r3, [sp, #4]
 801526c:	2300      	movs	r3, #0
 801526e:	9300      	str	r3, [sp, #0]
 8015270:	4623      	mov	r3, r4
 8015272:	f7ff fa43 	bl	80146fc <PayloadEncrypt>
 8015276:	4603      	mov	r3, r0
 8015278:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801527a:	7dbb      	ldrb	r3, [r7, #22]
 801527c:	2b00      	cmp	r3, #0
 801527e:	d001      	beq.n	8015284 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8015280:	7dbb      	ldrb	r3, [r7, #22]
 8015282:	e032      	b.n	80152ea <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015284:	6878      	ldr	r0, [r7, #4]
 8015286:	f000 fb49 	bl	801591c <LoRaMacSerializerData>
 801528a:	4603      	mov	r3, r0
 801528c:	2b00      	cmp	r3, #0
 801528e:	d001      	beq.n	8015294 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015290:	2311      	movs	r3, #17
 8015292:	e02a      	b.n	80152ea <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015294:	2308      	movs	r3, #8
 8015296:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	6818      	ldr	r0, [r3, #0]
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	791b      	ldrb	r3, [r3, #4]
 80152a0:	3b04      	subs	r3, #4
 80152a2:	b299      	uxth	r1, r3
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	689b      	ldr	r3, [r3, #8]
 80152a8:	687a      	ldr	r2, [r7, #4]
 80152aa:	322c      	adds	r2, #44	@ 0x2c
 80152ac:	7dfc      	ldrb	r4, [r7, #23]
 80152ae:	9203      	str	r2, [sp, #12]
 80152b0:	68fa      	ldr	r2, [r7, #12]
 80152b2:	9202      	str	r2, [sp, #8]
 80152b4:	9301      	str	r3, [sp, #4]
 80152b6:	2300      	movs	r3, #0
 80152b8:	9300      	str	r3, [sp, #0]
 80152ba:	2300      	movs	r3, #0
 80152bc:	4622      	mov	r2, r4
 80152be:	f7ff fb1e 	bl	80148fe <ComputeCmacB0>
 80152c2:	4603      	mov	r3, r0
 80152c4:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80152c6:	7dbb      	ldrb	r3, [r7, #22]
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d001      	beq.n	80152d0 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 80152cc:	7dbb      	ldrb	r3, [r7, #22]
 80152ce:	e00c      	b.n	80152ea <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80152d0:	6878      	ldr	r0, [r7, #4]
 80152d2:	f000 fb23 	bl	801591c <LoRaMacSerializerData>
 80152d6:	4603      	mov	r3, r0
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d001      	beq.n	80152e0 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80152dc:	2311      	movs	r3, #17
 80152de:	e004      	b.n	80152ea <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 80152e0:	4b04      	ldr	r3, [pc, #16]	@ (80152f4 <LoRaMacCryptoSecureMessage+0xec>)
 80152e2:	681b      	ldr	r3, [r3, #0]
 80152e4:	68fa      	ldr	r2, [r7, #12]
 80152e6:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 80152e8:	2300      	movs	r3, #0
}
 80152ea:	4618      	mov	r0, r3
 80152ec:	371c      	adds	r7, #28
 80152ee:	46bd      	mov	sp, r7
 80152f0:	bd90      	pop	{r4, r7, pc}
 80152f2:	bf00      	nop
 80152f4:	200020ec 	.word	0x200020ec

080152f8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80152f8:	b590      	push	{r4, r7, lr}
 80152fa:	b08b      	sub	sp, #44	@ 0x2c
 80152fc:	af04      	add	r7, sp, #16
 80152fe:	60b9      	str	r1, [r7, #8]
 8015300:	607b      	str	r3, [r7, #4]
 8015302:	4603      	mov	r3, r0
 8015304:	73fb      	strb	r3, [r7, #15]
 8015306:	4613      	mov	r3, r2
 8015308:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801530a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801530c:	2b00      	cmp	r3, #0
 801530e:	d101      	bne.n	8015314 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015310:	230a      	movs	r3, #10
 8015312:	e083      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8015314:	7bbb      	ldrb	r3, [r7, #14]
 8015316:	6879      	ldr	r1, [r7, #4]
 8015318:	4618      	mov	r0, r3
 801531a:	f7ff fc6f 	bl	8014bfc <CheckFCntDown>
 801531e:	4603      	mov	r3, r0
 8015320:	f083 0301 	eor.w	r3, r3, #1
 8015324:	b2db      	uxtb	r3, r3
 8015326:	2b00      	cmp	r3, #0
 8015328:	d001      	beq.n	801532e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801532a:	2306      	movs	r3, #6
 801532c:	e076      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801532e:	2313      	movs	r3, #19
 8015330:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015332:	2309      	movs	r3, #9
 8015334:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8015336:	2308      	movs	r3, #8
 8015338:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801533a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801533c:	f000 f97a 	bl	8015634 <LoRaMacParserData>
 8015340:	4603      	mov	r3, r0
 8015342:	2b00      	cmp	r3, #0
 8015344:	d001      	beq.n	801534a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015346:	2310      	movs	r3, #16
 8015348:	e068      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801534a:	f107 0210 	add.w	r2, r7, #16
 801534e:	7bfb      	ldrb	r3, [r7, #15]
 8015350:	4611      	mov	r1, r2
 8015352:	4618      	mov	r0, r3
 8015354:	f7ff fba0 	bl	8014a98 <GetKeyAddrItem>
 8015358:	4603      	mov	r3, r0
 801535a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801535c:	7d7b      	ldrb	r3, [r7, #21]
 801535e:	2b00      	cmp	r3, #0
 8015360:	d001      	beq.n	8015366 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8015362:	7d7b      	ldrb	r3, [r7, #21]
 8015364:	e05a      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8015366:	693b      	ldr	r3, [r7, #16]
 8015368:	785b      	ldrb	r3, [r3, #1]
 801536a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801536c:	693b      	ldr	r3, [r7, #16]
 801536e:	789b      	ldrb	r3, [r3, #2]
 8015370:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8015372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015374:	689b      	ldr	r3, [r3, #8]
 8015376:	68ba      	ldr	r2, [r7, #8]
 8015378:	429a      	cmp	r2, r3
 801537a:	d001      	beq.n	8015380 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801537c:	2302      	movs	r3, #2
 801537e:	e04d      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8015380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015382:	7b1b      	ldrb	r3, [r3, #12]
 8015384:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8015388:	b2db      	uxtb	r3, r3
 801538a:	2b00      	cmp	r3, #0
 801538c:	bf14      	ite	ne
 801538e:	2301      	movne	r3, #1
 8015390:	2300      	moveq	r3, #0
 8015392:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8015394:	4b23      	ldr	r3, [pc, #140]	@ (8015424 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8015396:	681b      	ldr	r3, [r3, #0]
 8015398:	789b      	ldrb	r3, [r3, #2]
 801539a:	2b00      	cmp	r3, #0
 801539c:	d101      	bne.n	80153a2 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801539e:	2300      	movs	r3, #0
 80153a0:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80153a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153a4:	6818      	ldr	r0, [r3, #0]
 80153a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153a8:	791b      	ldrb	r3, [r3, #4]
 80153aa:	3b04      	subs	r3, #4
 80153ac:	b299      	uxth	r1, r3
 80153ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153b2:	7dbc      	ldrb	r4, [r7, #22]
 80153b4:	7d3a      	ldrb	r2, [r7, #20]
 80153b6:	9303      	str	r3, [sp, #12]
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	9302      	str	r3, [sp, #8]
 80153bc:	68bb      	ldr	r3, [r7, #8]
 80153be:	9301      	str	r3, [sp, #4]
 80153c0:	2301      	movs	r3, #1
 80153c2:	9300      	str	r3, [sp, #0]
 80153c4:	4623      	mov	r3, r4
 80153c6:	f7ff fad8 	bl	801497a <VerifyCmacB0>
 80153ca:	4603      	mov	r3, r0
 80153cc:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80153ce:	7d7b      	ldrb	r3, [r7, #21]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	d001      	beq.n	80153d8 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 80153d4:	7d7b      	ldrb	r3, [r7, #21]
 80153d6:	e021      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80153d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d101      	bne.n	80153e6 <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 80153e2:	2308      	movs	r3, #8
 80153e4:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80153e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153e8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80153ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80153f0:	b219      	sxth	r1, r3
 80153f2:	7dfa      	ldrb	r2, [r7, #23]
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	9301      	str	r3, [sp, #4]
 80153f8:	2301      	movs	r3, #1
 80153fa:	9300      	str	r3, [sp, #0]
 80153fc:	68bb      	ldr	r3, [r7, #8]
 80153fe:	f7ff f97d 	bl	80146fc <PayloadEncrypt>
 8015402:	4603      	mov	r3, r0
 8015404:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015406:	7d7b      	ldrb	r3, [r7, #21]
 8015408:	2b00      	cmp	r3, #0
 801540a:	d001      	beq.n	8015410 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 801540c:	7d7b      	ldrb	r3, [r7, #21]
 801540e:	e005      	b.n	801541c <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8015410:	7bbb      	ldrb	r3, [r7, #14]
 8015412:	6879      	ldr	r1, [r7, #4]
 8015414:	4618      	mov	r0, r3
 8015416:	f7ff fc15 	bl	8014c44 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801541a:	2300      	movs	r3, #0
}
 801541c:	4618      	mov	r0, r3
 801541e:	371c      	adds	r7, #28
 8015420:	46bd      	mov	sp, r7
 8015422:	bd90      	pop	{r4, r7, pc}
 8015424:	200020ec 	.word	0x200020ec

08015428 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b088      	sub	sp, #32
 801542c:	af00      	add	r7, sp, #0
 801542e:	4603      	mov	r3, r0
 8015430:	460a      	mov	r2, r1
 8015432:	71fb      	strb	r3, [r7, #7]
 8015434:	4613      	mov	r3, r2
 8015436:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8015438:	2300      	movs	r3, #0
 801543a:	60fb      	str	r3, [r7, #12]
 801543c:	f107 0310 	add.w	r3, r7, #16
 8015440:	2200      	movs	r2, #0
 8015442:	601a      	str	r2, [r3, #0]
 8015444:	605a      	str	r2, [r3, #4]
 8015446:	609a      	str	r2, [r3, #8]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8015448:	2300      	movs	r3, #0
 801544a:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 801544c:	79bb      	ldrb	r3, [r7, #6]
 801544e:	2b0c      	cmp	r3, #12
 8015450:	d00b      	beq.n	801546a <LoRaMacCryptoDeriveLifeTimeKey+0x42>
 8015452:	2b0c      	cmp	r3, #12
 8015454:	dc0f      	bgt.n	8015476 <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
 8015456:	2b0a      	cmp	r3, #10
 8015458:	d00a      	beq.n	8015470 <LoRaMacCryptoDeriveLifeTimeKey+0x48>
 801545a:	2b0b      	cmp	r3, #11
 801545c:	d10b      	bne.n	8015476 <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 801545e:	79fb      	ldrb	r3, [r7, #7]
 8015460:	2b01      	cmp	r3, #1
 8015462:	d10a      	bne.n	801547a <LoRaMacCryptoDeriveLifeTimeKey+0x52>
            {
                compBase[0] = 0x20;
 8015464:	2320      	movs	r3, #32
 8015466:	733b      	strb	r3, [r7, #12]
            }
            break;
 8015468:	e007      	b.n	801547a <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 801546a:	230b      	movs	r3, #11
 801546c:	77fb      	strb	r3, [r7, #31]
            break;
 801546e:	e005      	b.n	801547c <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8015470:	2330      	movs	r3, #48	@ 0x30
 8015472:	733b      	strb	r3, [r7, #12]
            break;
 8015474:	e002      	b.n	801547c <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8015476:	230b      	movs	r3, #11
 8015478:	e00d      	b.n	8015496 <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
            break;
 801547a:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 801547c:	79ba      	ldrb	r2, [r7, #6]
 801547e:	7ff9      	ldrb	r1, [r7, #31]
 8015480:	f107 030c 	add.w	r3, r7, #12
 8015484:	4618      	mov	r0, r3
 8015486:	f7f7 ffc9 	bl	800d41c <SecureElementDeriveAndStoreKey>
 801548a:	4603      	mov	r3, r0
 801548c:	2b00      	cmp	r3, #0
 801548e:	d001      	beq.n	8015494 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015490:	230f      	movs	r3, #15
 8015492:	e000      	b.n	8015496 <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015494:	2300      	movs	r3, #0
}
 8015496:	4618      	mov	r0, r3
 8015498:	3720      	adds	r7, #32
 801549a:	46bd      	mov	sp, r7
 801549c:	bd80      	pop	{r7, pc}

0801549e <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 801549e:	b580      	push	{r7, lr}
 80154a0:	b084      	sub	sp, #16
 80154a2:	af00      	add	r7, sp, #0
 80154a4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80154a6:	687b      	ldr	r3, [r7, #4]
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d003      	beq.n	80154b4 <LoRaMacParserJoinAccept+0x16>
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	681b      	ldr	r3, [r3, #0]
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d101      	bne.n	80154b8 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80154b4:	2302      	movs	r3, #2
 80154b6:	e0b9      	b.n	801562c <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80154b8:	2300      	movs	r3, #0
 80154ba:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	681a      	ldr	r2, [r3, #0]
 80154c0:	89fb      	ldrh	r3, [r7, #14]
 80154c2:	1c59      	adds	r1, r3, #1
 80154c4:	81f9      	strh	r1, [r7, #14]
 80154c6:	4413      	add	r3, r2
 80154c8:	781a      	ldrb	r2, [r3, #0]
 80154ca:	687b      	ldr	r3, [r7, #4]
 80154cc:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	1d98      	adds	r0, r3, #6
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	681a      	ldr	r2, [r3, #0]
 80154d6:	89fb      	ldrh	r3, [r7, #14]
 80154d8:	4413      	add	r3, r2
 80154da:	2203      	movs	r2, #3
 80154dc:	4619      	mov	r1, r3
 80154de:	f005 fd2a 	bl	801af36 <memcpy1>
    bufItr = bufItr + 3;
 80154e2:	89fb      	ldrh	r3, [r7, #14]
 80154e4:	3303      	adds	r3, #3
 80154e6:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	f103 0009 	add.w	r0, r3, #9
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	681a      	ldr	r2, [r3, #0]
 80154f2:	89fb      	ldrh	r3, [r7, #14]
 80154f4:	4413      	add	r3, r2
 80154f6:	2203      	movs	r2, #3
 80154f8:	4619      	mov	r1, r3
 80154fa:	f005 fd1c 	bl	801af36 <memcpy1>
    bufItr = bufItr + 3;
 80154fe:	89fb      	ldrh	r3, [r7, #14]
 8015500:	3303      	adds	r3, #3
 8015502:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	681a      	ldr	r2, [r3, #0]
 8015508:	89fb      	ldrh	r3, [r7, #14]
 801550a:	1c59      	adds	r1, r3, #1
 801550c:	81f9      	strh	r1, [r7, #14]
 801550e:	4413      	add	r3, r2
 8015510:	781b      	ldrb	r3, [r3, #0]
 8015512:	461a      	mov	r2, r3
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	681a      	ldr	r2, [r3, #0]
 801551c:	89fb      	ldrh	r3, [r7, #14]
 801551e:	1c59      	adds	r1, r3, #1
 8015520:	81f9      	strh	r1, [r7, #14]
 8015522:	4413      	add	r3, r2
 8015524:	781b      	ldrb	r3, [r3, #0]
 8015526:	021a      	lsls	r2, r3, #8
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	68db      	ldr	r3, [r3, #12]
 801552c:	431a      	orrs	r2, r3
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015532:	687b      	ldr	r3, [r7, #4]
 8015534:	681a      	ldr	r2, [r3, #0]
 8015536:	89fb      	ldrh	r3, [r7, #14]
 8015538:	1c59      	adds	r1, r3, #1
 801553a:	81f9      	strh	r1, [r7, #14]
 801553c:	4413      	add	r3, r2
 801553e:	781b      	ldrb	r3, [r3, #0]
 8015540:	041a      	lsls	r2, r3, #16
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	68db      	ldr	r3, [r3, #12]
 8015546:	431a      	orrs	r2, r3
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	681a      	ldr	r2, [r3, #0]
 8015550:	89fb      	ldrh	r3, [r7, #14]
 8015552:	1c59      	adds	r1, r3, #1
 8015554:	81f9      	strh	r1, [r7, #14]
 8015556:	4413      	add	r3, r2
 8015558:	781b      	ldrb	r3, [r3, #0]
 801555a:	061a      	lsls	r2, r3, #24
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	68db      	ldr	r3, [r3, #12]
 8015560:	431a      	orrs	r2, r3
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	681a      	ldr	r2, [r3, #0]
 801556a:	89fb      	ldrh	r3, [r7, #14]
 801556c:	1c59      	adds	r1, r3, #1
 801556e:	81f9      	strh	r1, [r7, #14]
 8015570:	4413      	add	r3, r2
 8015572:	781a      	ldrb	r2, [r3, #0]
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	681a      	ldr	r2, [r3, #0]
 801557c:	89fb      	ldrh	r3, [r7, #14]
 801557e:	1c59      	adds	r1, r3, #1
 8015580:	81f9      	strh	r1, [r7, #14]
 8015582:	4413      	add	r3, r2
 8015584:	781a      	ldrb	r2, [r3, #0]
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	791b      	ldrb	r3, [r3, #4]
 801558e:	1f1a      	subs	r2, r3, #4
 8015590:	89fb      	ldrh	r3, [r7, #14]
 8015592:	1ad3      	subs	r3, r2, r3
 8015594:	2b10      	cmp	r3, #16
 8015596:	d10e      	bne.n	80155b6 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	f103 0012 	add.w	r0, r3, #18
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	681a      	ldr	r2, [r3, #0]
 80155a2:	89fb      	ldrh	r3, [r7, #14]
 80155a4:	4413      	add	r3, r2
 80155a6:	2210      	movs	r2, #16
 80155a8:	4619      	mov	r1, r3
 80155aa:	f005 fcc4 	bl	801af36 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80155ae:	89fb      	ldrh	r3, [r7, #14]
 80155b0:	3310      	adds	r3, #16
 80155b2:	81fb      	strh	r3, [r7, #14]
 80155b4:	e008      	b.n	80155c8 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	791b      	ldrb	r3, [r3, #4]
 80155ba:	1f1a      	subs	r2, r3, #4
 80155bc:	89fb      	ldrh	r3, [r7, #14]
 80155be:	1ad3      	subs	r3, r2, r3
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	dd01      	ble.n	80155c8 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80155c4:	2301      	movs	r3, #1
 80155c6:	e031      	b.n	801562c <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	681a      	ldr	r2, [r3, #0]
 80155cc:	89fb      	ldrh	r3, [r7, #14]
 80155ce:	1c59      	adds	r1, r3, #1
 80155d0:	81f9      	strh	r1, [r7, #14]
 80155d2:	4413      	add	r3, r2
 80155d4:	781b      	ldrb	r3, [r3, #0]
 80155d6:	461a      	mov	r2, r3
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	681a      	ldr	r2, [r3, #0]
 80155e0:	89fb      	ldrh	r3, [r7, #14]
 80155e2:	1c59      	adds	r1, r3, #1
 80155e4:	81f9      	strh	r1, [r7, #14]
 80155e6:	4413      	add	r3, r2
 80155e8:	781b      	ldrb	r3, [r3, #0]
 80155ea:	021a      	lsls	r2, r3, #8
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80155f0:	431a      	orrs	r2, r3
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	681a      	ldr	r2, [r3, #0]
 80155fa:	89fb      	ldrh	r3, [r7, #14]
 80155fc:	1c59      	adds	r1, r3, #1
 80155fe:	81f9      	strh	r1, [r7, #14]
 8015600:	4413      	add	r3, r2
 8015602:	781b      	ldrb	r3, [r3, #0]
 8015604:	041a      	lsls	r2, r3, #16
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801560a:	431a      	orrs	r2, r3
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	681a      	ldr	r2, [r3, #0]
 8015614:	89fb      	ldrh	r3, [r7, #14]
 8015616:	1c59      	adds	r1, r3, #1
 8015618:	81f9      	strh	r1, [r7, #14]
 801561a:	4413      	add	r3, r2
 801561c:	781b      	ldrb	r3, [r3, #0]
 801561e:	061a      	lsls	r2, r3, #24
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015624:	431a      	orrs	r2, r3
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 801562a:	2300      	movs	r3, #0
}
 801562c:	4618      	mov	r0, r3
 801562e:	3710      	adds	r7, #16
 8015630:	46bd      	mov	sp, r7
 8015632:	bd80      	pop	{r7, pc}

08015634 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8015634:	b580      	push	{r7, lr}
 8015636:	b084      	sub	sp, #16
 8015638:	af00      	add	r7, sp, #0
 801563a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	2b00      	cmp	r3, #0
 8015640:	d003      	beq.n	801564a <LoRaMacParserData+0x16>
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	681b      	ldr	r3, [r3, #0]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d101      	bne.n	801564e <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801564a:	2302      	movs	r3, #2
 801564c:	e0e0      	b.n	8015810 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 801564e:	2300      	movs	r3, #0
 8015650:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	681a      	ldr	r2, [r3, #0]
 8015656:	89fb      	ldrh	r3, [r7, #14]
 8015658:	1c59      	adds	r1, r3, #1
 801565a:	81f9      	strh	r1, [r7, #14]
 801565c:	4413      	add	r3, r2
 801565e:	781a      	ldrb	r2, [r3, #0]
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	681a      	ldr	r2, [r3, #0]
 8015668:	89fb      	ldrh	r3, [r7, #14]
 801566a:	1c59      	adds	r1, r3, #1
 801566c:	81f9      	strh	r1, [r7, #14]
 801566e:	4413      	add	r3, r2
 8015670:	781b      	ldrb	r3, [r3, #0]
 8015672:	461a      	mov	r2, r3
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	681a      	ldr	r2, [r3, #0]
 801567c:	89fb      	ldrh	r3, [r7, #14]
 801567e:	1c59      	adds	r1, r3, #1
 8015680:	81f9      	strh	r1, [r7, #14]
 8015682:	4413      	add	r3, r2
 8015684:	781b      	ldrb	r3, [r3, #0]
 8015686:	021a      	lsls	r2, r3, #8
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	689b      	ldr	r3, [r3, #8]
 801568c:	431a      	orrs	r2, r3
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	681a      	ldr	r2, [r3, #0]
 8015696:	89fb      	ldrh	r3, [r7, #14]
 8015698:	1c59      	adds	r1, r3, #1
 801569a:	81f9      	strh	r1, [r7, #14]
 801569c:	4413      	add	r3, r2
 801569e:	781b      	ldrb	r3, [r3, #0]
 80156a0:	041a      	lsls	r2, r3, #16
 80156a2:	687b      	ldr	r3, [r7, #4]
 80156a4:	689b      	ldr	r3, [r3, #8]
 80156a6:	431a      	orrs	r2, r3
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	681a      	ldr	r2, [r3, #0]
 80156b0:	89fb      	ldrh	r3, [r7, #14]
 80156b2:	1c59      	adds	r1, r3, #1
 80156b4:	81f9      	strh	r1, [r7, #14]
 80156b6:	4413      	add	r3, r2
 80156b8:	781b      	ldrb	r3, [r3, #0]
 80156ba:	061a      	lsls	r2, r3, #24
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	689b      	ldr	r3, [r3, #8]
 80156c0:	431a      	orrs	r2, r3
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	681a      	ldr	r2, [r3, #0]
 80156ca:	89fb      	ldrh	r3, [r7, #14]
 80156cc:	1c59      	adds	r1, r3, #1
 80156ce:	81f9      	strh	r1, [r7, #14]
 80156d0:	4413      	add	r3, r2
 80156d2:	781a      	ldrb	r2, [r3, #0]
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	681a      	ldr	r2, [r3, #0]
 80156dc:	89fb      	ldrh	r3, [r7, #14]
 80156de:	1c59      	adds	r1, r3, #1
 80156e0:	81f9      	strh	r1, [r7, #14]
 80156e2:	4413      	add	r3, r2
 80156e4:	781b      	ldrb	r3, [r3, #0]
 80156e6:	461a      	mov	r2, r3
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	681a      	ldr	r2, [r3, #0]
 80156f0:	89fb      	ldrh	r3, [r7, #14]
 80156f2:	1c59      	adds	r1, r3, #1
 80156f4:	81f9      	strh	r1, [r7, #14]
 80156f6:	4413      	add	r3, r2
 80156f8:	781b      	ldrb	r3, [r3, #0]
 80156fa:	0219      	lsls	r1, r3, #8
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	89db      	ldrh	r3, [r3, #14]
 8015700:	b21a      	sxth	r2, r3
 8015702:	b20b      	sxth	r3, r1
 8015704:	4313      	orrs	r3, r2
 8015706:	b21b      	sxth	r3, r3
 8015708:	b29a      	uxth	r2, r3
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	f103 0010 	add.w	r0, r3, #16
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	681a      	ldr	r2, [r3, #0]
 8015718:	89fb      	ldrh	r3, [r7, #14]
 801571a:	18d1      	adds	r1, r2, r3
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	7b1b      	ldrb	r3, [r3, #12]
 8015720:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015724:	b2db      	uxtb	r3, r3
 8015726:	461a      	mov	r2, r3
 8015728:	f005 fc05 	bl	801af36 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	7b1b      	ldrb	r3, [r3, #12]
 8015730:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015734:	b2db      	uxtb	r3, r3
 8015736:	461a      	mov	r2, r3
 8015738:	89fb      	ldrh	r3, [r7, #14]
 801573a:	4413      	add	r3, r2
 801573c:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	2200      	movs	r2, #0
 8015742:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	2200      	movs	r2, #0
 801574a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	791b      	ldrb	r3, [r3, #4]
 8015752:	461a      	mov	r2, r3
 8015754:	89fb      	ldrh	r3, [r7, #14]
 8015756:	1ad3      	subs	r3, r2, r3
 8015758:	2b04      	cmp	r3, #4
 801575a:	dd27      	ble.n	80157ac <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	681a      	ldr	r2, [r3, #0]
 8015760:	89fb      	ldrh	r3, [r7, #14]
 8015762:	1c59      	adds	r1, r3, #1
 8015764:	81f9      	strh	r1, [r7, #14]
 8015766:	4413      	add	r3, r2
 8015768:	781a      	ldrb	r2, [r3, #0]
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	791a      	ldrb	r2, [r3, #4]
 8015774:	89fb      	ldrh	r3, [r7, #14]
 8015776:	b2db      	uxtb	r3, r3
 8015778:	1ad3      	subs	r3, r2, r3
 801577a:	b2db      	uxtb	r3, r3
 801577c:	3b04      	subs	r3, #4
 801577e:	b2da      	uxtb	r2, r3
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	681a      	ldr	r2, [r3, #0]
 801578e:	89fb      	ldrh	r3, [r7, #14]
 8015790:	18d1      	adds	r1, r2, r3
 8015792:	687b      	ldr	r3, [r7, #4]
 8015794:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015798:	461a      	mov	r2, r3
 801579a:	f005 fbcc 	bl	801af36 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80157a4:	461a      	mov	r2, r3
 80157a6:	89fb      	ldrh	r3, [r7, #14]
 80157a8:	4413      	add	r3, r2
 80157aa:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	681a      	ldr	r2, [r3, #0]
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	791b      	ldrb	r3, [r3, #4]
 80157b4:	3b04      	subs	r3, #4
 80157b6:	4413      	add	r3, r2
 80157b8:	781b      	ldrb	r3, [r3, #0]
 80157ba:	461a      	mov	r2, r3
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	6819      	ldr	r1, [r3, #0]
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	791b      	ldrb	r3, [r3, #4]
 80157cc:	3b03      	subs	r3, #3
 80157ce:	440b      	add	r3, r1
 80157d0:	781b      	ldrb	r3, [r3, #0]
 80157d2:	021b      	lsls	r3, r3, #8
 80157d4:	431a      	orrs	r2, r3
 80157d6:	687b      	ldr	r3, [r7, #4]
 80157d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	6819      	ldr	r1, [r3, #0]
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	791b      	ldrb	r3, [r3, #4]
 80157e6:	3b02      	subs	r3, #2
 80157e8:	440b      	add	r3, r1
 80157ea:	781b      	ldrb	r3, [r3, #0]
 80157ec:	041b      	lsls	r3, r3, #16
 80157ee:	431a      	orrs	r2, r3
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	6819      	ldr	r1, [r3, #0]
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	791b      	ldrb	r3, [r3, #4]
 8015800:	3b01      	subs	r3, #1
 8015802:	440b      	add	r3, r1
 8015804:	781b      	ldrb	r3, [r3, #0]
 8015806:	061b      	lsls	r3, r3, #24
 8015808:	431a      	orrs	r2, r3
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 801580e:	2300      	movs	r3, #0
}
 8015810:	4618      	mov	r0, r3
 8015812:	3710      	adds	r7, #16
 8015814:	46bd      	mov	sp, r7
 8015816:	bd80      	pop	{r7, pc}

08015818 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8015818:	b580      	push	{r7, lr}
 801581a:	b084      	sub	sp, #16
 801581c:	af00      	add	r7, sp, #0
 801581e:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015820:	687b      	ldr	r3, [r7, #4]
 8015822:	2b00      	cmp	r3, #0
 8015824:	d003      	beq.n	801582e <LoRaMacSerializerJoinRequest+0x16>
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	681b      	ldr	r3, [r3, #0]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d101      	bne.n	8015832 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801582e:	2301      	movs	r3, #1
 8015830:	e070      	b.n	8015914 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8015832:	2300      	movs	r3, #0
 8015834:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	791b      	ldrb	r3, [r3, #4]
 801583a:	2b16      	cmp	r3, #22
 801583c:	d801      	bhi.n	8015842 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801583e:	2302      	movs	r3, #2
 8015840:	e068      	b.n	8015914 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	681a      	ldr	r2, [r3, #0]
 8015846:	89fb      	ldrh	r3, [r7, #14]
 8015848:	1c59      	adds	r1, r3, #1
 801584a:	81f9      	strh	r1, [r7, #14]
 801584c:	4413      	add	r3, r2
 801584e:	687a      	ldr	r2, [r7, #4]
 8015850:	7952      	ldrb	r2, [r2, #5]
 8015852:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	681a      	ldr	r2, [r3, #0]
 8015858:	89fb      	ldrh	r3, [r7, #14]
 801585a:	18d0      	adds	r0, r2, r3
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	3306      	adds	r3, #6
 8015860:	2208      	movs	r2, #8
 8015862:	4619      	mov	r1, r3
 8015864:	f005 fb82 	bl	801af6c <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8015868:	89fb      	ldrh	r3, [r7, #14]
 801586a:	3308      	adds	r3, #8
 801586c:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 801586e:	687b      	ldr	r3, [r7, #4]
 8015870:	681a      	ldr	r2, [r3, #0]
 8015872:	89fb      	ldrh	r3, [r7, #14]
 8015874:	18d0      	adds	r0, r2, r3
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	330e      	adds	r3, #14
 801587a:	2208      	movs	r2, #8
 801587c:	4619      	mov	r1, r3
 801587e:	f005 fb75 	bl	801af6c <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8015882:	89fb      	ldrh	r3, [r7, #14]
 8015884:	3308      	adds	r3, #8
 8015886:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	8ad9      	ldrh	r1, [r3, #22]
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	681a      	ldr	r2, [r3, #0]
 8015890:	89fb      	ldrh	r3, [r7, #14]
 8015892:	1c58      	adds	r0, r3, #1
 8015894:	81f8      	strh	r0, [r7, #14]
 8015896:	4413      	add	r3, r2
 8015898:	b2ca      	uxtb	r2, r1
 801589a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	8adb      	ldrh	r3, [r3, #22]
 80158a0:	0a1b      	lsrs	r3, r3, #8
 80158a2:	b299      	uxth	r1, r3
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	681a      	ldr	r2, [r3, #0]
 80158a8:	89fb      	ldrh	r3, [r7, #14]
 80158aa:	1c58      	adds	r0, r3, #1
 80158ac:	81f8      	strh	r0, [r7, #14]
 80158ae:	4413      	add	r3, r2
 80158b0:	b2ca      	uxtb	r2, r1
 80158b2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	6999      	ldr	r1, [r3, #24]
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	681a      	ldr	r2, [r3, #0]
 80158bc:	89fb      	ldrh	r3, [r7, #14]
 80158be:	1c58      	adds	r0, r3, #1
 80158c0:	81f8      	strh	r0, [r7, #14]
 80158c2:	4413      	add	r3, r2
 80158c4:	b2ca      	uxtb	r2, r1
 80158c6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	699b      	ldr	r3, [r3, #24]
 80158cc:	0a19      	lsrs	r1, r3, #8
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	681a      	ldr	r2, [r3, #0]
 80158d2:	89fb      	ldrh	r3, [r7, #14]
 80158d4:	1c58      	adds	r0, r3, #1
 80158d6:	81f8      	strh	r0, [r7, #14]
 80158d8:	4413      	add	r3, r2
 80158da:	b2ca      	uxtb	r2, r1
 80158dc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	699b      	ldr	r3, [r3, #24]
 80158e2:	0c19      	lsrs	r1, r3, #16
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	681a      	ldr	r2, [r3, #0]
 80158e8:	89fb      	ldrh	r3, [r7, #14]
 80158ea:	1c58      	adds	r0, r3, #1
 80158ec:	81f8      	strh	r0, [r7, #14]
 80158ee:	4413      	add	r3, r2
 80158f0:	b2ca      	uxtb	r2, r1
 80158f2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	699b      	ldr	r3, [r3, #24]
 80158f8:	0e19      	lsrs	r1, r3, #24
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	681a      	ldr	r2, [r3, #0]
 80158fe:	89fb      	ldrh	r3, [r7, #14]
 8015900:	1c58      	adds	r0, r3, #1
 8015902:	81f8      	strh	r0, [r7, #14]
 8015904:	4413      	add	r3, r2
 8015906:	b2ca      	uxtb	r2, r1
 8015908:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801590a:	89fb      	ldrh	r3, [r7, #14]
 801590c:	b2da      	uxtb	r2, r3
 801590e:	687b      	ldr	r3, [r7, #4]
 8015910:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8015912:	2300      	movs	r3, #0
}
 8015914:	4618      	mov	r0, r3
 8015916:	3710      	adds	r7, #16
 8015918:	46bd      	mov	sp, r7
 801591a:	bd80      	pop	{r7, pc}

0801591c <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801591c:	b580      	push	{r7, lr}
 801591e:	b084      	sub	sp, #16
 8015920:	af00      	add	r7, sp, #0
 8015922:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	2b00      	cmp	r3, #0
 8015928:	d003      	beq.n	8015932 <LoRaMacSerializerData+0x16>
 801592a:	687b      	ldr	r3, [r7, #4]
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d101      	bne.n	8015936 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8015932:	2301      	movs	r3, #1
 8015934:	e0e3      	b.n	8015afe <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 8015936:	2300      	movs	r3, #0
 8015938:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 801593a:	2308      	movs	r3, #8
 801593c:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	7b1b      	ldrb	r3, [r3, #12]
 8015942:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015946:	b2db      	uxtb	r3, r3
 8015948:	461a      	mov	r2, r3
 801594a:	89bb      	ldrh	r3, [r7, #12]
 801594c:	4413      	add	r3, r2
 801594e:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015956:	2b00      	cmp	r3, #0
 8015958:	d002      	beq.n	8015960 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 801595a:	89bb      	ldrh	r3, [r7, #12]
 801595c:	3301      	adds	r3, #1
 801595e:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015966:	461a      	mov	r2, r3
 8015968:	89bb      	ldrh	r3, [r7, #12]
 801596a:	4413      	add	r3, r2
 801596c:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 801596e:	89bb      	ldrh	r3, [r7, #12]
 8015970:	3304      	adds	r3, #4
 8015972:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	791b      	ldrb	r3, [r3, #4]
 8015978:	461a      	mov	r2, r3
 801597a:	89bb      	ldrh	r3, [r7, #12]
 801597c:	4293      	cmp	r3, r2
 801597e:	d901      	bls.n	8015984 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015980:	2302      	movs	r3, #2
 8015982:	e0bc      	b.n	8015afe <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	681a      	ldr	r2, [r3, #0]
 8015988:	89fb      	ldrh	r3, [r7, #14]
 801598a:	1c59      	adds	r1, r3, #1
 801598c:	81f9      	strh	r1, [r7, #14]
 801598e:	4413      	add	r3, r2
 8015990:	687a      	ldr	r2, [r7, #4]
 8015992:	7952      	ldrb	r2, [r2, #5]
 8015994:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	6899      	ldr	r1, [r3, #8]
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	681a      	ldr	r2, [r3, #0]
 801599e:	89fb      	ldrh	r3, [r7, #14]
 80159a0:	1c58      	adds	r0, r3, #1
 80159a2:	81f8      	strh	r0, [r7, #14]
 80159a4:	4413      	add	r3, r2
 80159a6:	b2ca      	uxtb	r2, r1
 80159a8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	689b      	ldr	r3, [r3, #8]
 80159ae:	0a19      	lsrs	r1, r3, #8
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	681a      	ldr	r2, [r3, #0]
 80159b4:	89fb      	ldrh	r3, [r7, #14]
 80159b6:	1c58      	adds	r0, r3, #1
 80159b8:	81f8      	strh	r0, [r7, #14]
 80159ba:	4413      	add	r3, r2
 80159bc:	b2ca      	uxtb	r2, r1
 80159be:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	689b      	ldr	r3, [r3, #8]
 80159c4:	0c19      	lsrs	r1, r3, #16
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	681a      	ldr	r2, [r3, #0]
 80159ca:	89fb      	ldrh	r3, [r7, #14]
 80159cc:	1c58      	adds	r0, r3, #1
 80159ce:	81f8      	strh	r0, [r7, #14]
 80159d0:	4413      	add	r3, r2
 80159d2:	b2ca      	uxtb	r2, r1
 80159d4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	689b      	ldr	r3, [r3, #8]
 80159da:	0e19      	lsrs	r1, r3, #24
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	681a      	ldr	r2, [r3, #0]
 80159e0:	89fb      	ldrh	r3, [r7, #14]
 80159e2:	1c58      	adds	r0, r3, #1
 80159e4:	81f8      	strh	r0, [r7, #14]
 80159e6:	4413      	add	r3, r2
 80159e8:	b2ca      	uxtb	r2, r1
 80159ea:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	681a      	ldr	r2, [r3, #0]
 80159f0:	89fb      	ldrh	r3, [r7, #14]
 80159f2:	1c59      	adds	r1, r3, #1
 80159f4:	81f9      	strh	r1, [r7, #14]
 80159f6:	4413      	add	r3, r2
 80159f8:	687a      	ldr	r2, [r7, #4]
 80159fa:	7b12      	ldrb	r2, [r2, #12]
 80159fc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	89d9      	ldrh	r1, [r3, #14]
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	681a      	ldr	r2, [r3, #0]
 8015a06:	89fb      	ldrh	r3, [r7, #14]
 8015a08:	1c58      	adds	r0, r3, #1
 8015a0a:	81f8      	strh	r0, [r7, #14]
 8015a0c:	4413      	add	r3, r2
 8015a0e:	b2ca      	uxtb	r2, r1
 8015a10:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	89db      	ldrh	r3, [r3, #14]
 8015a16:	0a1b      	lsrs	r3, r3, #8
 8015a18:	b299      	uxth	r1, r3
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	681a      	ldr	r2, [r3, #0]
 8015a1e:	89fb      	ldrh	r3, [r7, #14]
 8015a20:	1c58      	adds	r0, r3, #1
 8015a22:	81f8      	strh	r0, [r7, #14]
 8015a24:	4413      	add	r3, r2
 8015a26:	b2ca      	uxtb	r2, r1
 8015a28:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	681a      	ldr	r2, [r3, #0]
 8015a2e:	89fb      	ldrh	r3, [r7, #14]
 8015a30:	18d0      	adds	r0, r2, r3
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	f103 0110 	add.w	r1, r3, #16
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	7b1b      	ldrb	r3, [r3, #12]
 8015a3c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015a40:	b2db      	uxtb	r3, r3
 8015a42:	461a      	mov	r2, r3
 8015a44:	f005 fa77 	bl	801af36 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	7b1b      	ldrb	r3, [r3, #12]
 8015a4c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8015a50:	b2db      	uxtb	r3, r3
 8015a52:	461a      	mov	r2, r3
 8015a54:	89fb      	ldrh	r3, [r7, #14]
 8015a56:	4413      	add	r3, r2
 8015a58:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d009      	beq.n	8015a78 <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	681a      	ldr	r2, [r3, #0]
 8015a68:	89fb      	ldrh	r3, [r7, #14]
 8015a6a:	1c59      	adds	r1, r3, #1
 8015a6c:	81f9      	strh	r1, [r7, #14]
 8015a6e:	4413      	add	r3, r2
 8015a70:	687a      	ldr	r2, [r7, #4]
 8015a72:	f892 2020 	ldrb.w	r2, [r2, #32]
 8015a76:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	681a      	ldr	r2, [r3, #0]
 8015a7c:	89fb      	ldrh	r3, [r7, #14]
 8015a7e:	18d0      	adds	r0, r2, r3
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8015a84:	687b      	ldr	r3, [r7, #4]
 8015a86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a8a:	461a      	mov	r2, r3
 8015a8c:	f005 fa53 	bl	801af36 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a96:	461a      	mov	r2, r3
 8015a98:	89fb      	ldrh	r3, [r7, #14]
 8015a9a:	4413      	add	r3, r2
 8015a9c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	681a      	ldr	r2, [r3, #0]
 8015aa6:	89fb      	ldrh	r3, [r7, #14]
 8015aa8:	1c58      	adds	r0, r3, #1
 8015aaa:	81f8      	strh	r0, [r7, #14]
 8015aac:	4413      	add	r3, r2
 8015aae:	b2ca      	uxtb	r2, r1
 8015ab0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ab6:	0a19      	lsrs	r1, r3, #8
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681a      	ldr	r2, [r3, #0]
 8015abc:	89fb      	ldrh	r3, [r7, #14]
 8015abe:	1c58      	adds	r0, r3, #1
 8015ac0:	81f8      	strh	r0, [r7, #14]
 8015ac2:	4413      	add	r3, r2
 8015ac4:	b2ca      	uxtb	r2, r1
 8015ac6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015acc:	0c19      	lsrs	r1, r3, #16
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	681a      	ldr	r2, [r3, #0]
 8015ad2:	89fb      	ldrh	r3, [r7, #14]
 8015ad4:	1c58      	adds	r0, r3, #1
 8015ad6:	81f8      	strh	r0, [r7, #14]
 8015ad8:	4413      	add	r3, r2
 8015ada:	b2ca      	uxtb	r2, r1
 8015adc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015ae2:	0e19      	lsrs	r1, r3, #24
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	681a      	ldr	r2, [r3, #0]
 8015ae8:	89fb      	ldrh	r3, [r7, #14]
 8015aea:	1c58      	adds	r0, r3, #1
 8015aec:	81f8      	strh	r0, [r7, #14]
 8015aee:	4413      	add	r3, r2
 8015af0:	b2ca      	uxtb	r2, r1
 8015af2:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8015af4:	89fb      	ldrh	r3, [r7, #14]
 8015af6:	b2da      	uxtb	r2, r3
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8015afc:	2300      	movs	r3, #0
}
 8015afe:	4618      	mov	r0, r3
 8015b00:	3710      	adds	r7, #16
 8015b02:	46bd      	mov	sp, r7
 8015b04:	bd80      	pop	{r7, pc}

08015b06 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8015b06:	b480      	push	{r7}
 8015b08:	b083      	sub	sp, #12
 8015b0a:	af00      	add	r7, sp, #0
 8015b0c:	4603      	mov	r3, r0
 8015b0e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015b10:	79fb      	ldrb	r3, [r7, #7]
 8015b12:	2b08      	cmp	r3, #8
 8015b14:	d00a      	beq.n	8015b2c <RegionIsActive+0x26>
 8015b16:	2b08      	cmp	r3, #8
 8015b18:	dc0a      	bgt.n	8015b30 <RegionIsActive+0x2a>
 8015b1a:	2b01      	cmp	r3, #1
 8015b1c:	d002      	beq.n	8015b24 <RegionIsActive+0x1e>
 8015b1e:	2b05      	cmp	r3, #5
 8015b20:	d002      	beq.n	8015b28 <RegionIsActive+0x22>
 8015b22:	e005      	b.n	8015b30 <RegionIsActive+0x2a>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 8015b24:	2301      	movs	r3, #1
 8015b26:	e004      	b.n	8015b32 <RegionIsActive+0x2c>
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 8015b28:	2301      	movs	r3, #1
 8015b2a:	e002      	b.n	8015b32 <RegionIsActive+0x2c>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8015b2c:	2301      	movs	r3, #1
 8015b2e:	e000      	b.n	8015b32 <RegionIsActive+0x2c>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8015b30:	2300      	movs	r3, #0
        }
    }
}
 8015b32:	4618      	mov	r0, r3
 8015b34:	370c      	adds	r7, #12
 8015b36:	46bd      	mov	sp, r7
 8015b38:	bc80      	pop	{r7}
 8015b3a:	4770      	bx	lr

08015b3c <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8015b3c:	b580      	push	{r7, lr}
 8015b3e:	b084      	sub	sp, #16
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	4603      	mov	r3, r0
 8015b44:	6039      	str	r1, [r7, #0]
 8015b46:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8015b48:	2300      	movs	r3, #0
 8015b4a:	60bb      	str	r3, [r7, #8]
    switch( region )
 8015b4c:	79fb      	ldrb	r3, [r7, #7]
 8015b4e:	2b08      	cmp	r3, #8
 8015b50:	d012      	beq.n	8015b78 <RegionGetPhyParam+0x3c>
 8015b52:	2b08      	cmp	r3, #8
 8015b54:	dc16      	bgt.n	8015b84 <RegionGetPhyParam+0x48>
 8015b56:	2b01      	cmp	r3, #1
 8015b58:	d002      	beq.n	8015b60 <RegionGetPhyParam+0x24>
 8015b5a:	2b05      	cmp	r3, #5
 8015b5c:	d006      	beq.n	8015b6c <RegionGetPhyParam+0x30>
 8015b5e:	e011      	b.n	8015b84 <RegionGetPhyParam+0x48>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 8015b60:	6838      	ldr	r0, [r7, #0]
 8015b62:	f000 fb55 	bl	8016210 <RegionAU915GetPhyParam>
 8015b66:	4603      	mov	r3, r0
 8015b68:	60fb      	str	r3, [r7, #12]
 8015b6a:	e00d      	b.n	8015b88 <RegionGetPhyParam+0x4c>
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 8015b6c:	6838      	ldr	r0, [r7, #0]
 8015b6e:	f002 fe07 	bl	8018780 <RegionEU868GetPhyParam>
 8015b72:	4603      	mov	r3, r0
 8015b74:	60fb      	str	r3, [r7, #12]
 8015b76:	e007      	b.n	8015b88 <RegionGetPhyParam+0x4c>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8015b78:	6838      	ldr	r0, [r7, #0]
 8015b7a:	f003 ffdb 	bl	8019b34 <RegionUS915GetPhyParam>
 8015b7e:	4603      	mov	r3, r0
 8015b80:	60fb      	str	r3, [r7, #12]
 8015b82:	e001      	b.n	8015b88 <RegionGetPhyParam+0x4c>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8015b84:	68bb      	ldr	r3, [r7, #8]
 8015b86:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8015b88:	68fb      	ldr	r3, [r7, #12]
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	3710      	adds	r7, #16
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	bd80      	pop	{r7, pc}

08015b92 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8015b92:	b580      	push	{r7, lr}
 8015b94:	b082      	sub	sp, #8
 8015b96:	af00      	add	r7, sp, #0
 8015b98:	4603      	mov	r3, r0
 8015b9a:	6039      	str	r1, [r7, #0]
 8015b9c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015b9e:	79fb      	ldrb	r3, [r7, #7]
 8015ba0:	2b08      	cmp	r3, #8
 8015ba2:	d00e      	beq.n	8015bc2 <RegionSetBandTxDone+0x30>
 8015ba4:	2b08      	cmp	r3, #8
 8015ba6:	dc10      	bgt.n	8015bca <RegionSetBandTxDone+0x38>
 8015ba8:	2b01      	cmp	r3, #1
 8015baa:	d002      	beq.n	8015bb2 <RegionSetBandTxDone+0x20>
 8015bac:	2b05      	cmp	r3, #5
 8015bae:	d004      	beq.n	8015bba <RegionSetBandTxDone+0x28>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8015bb0:	e00b      	b.n	8015bca <RegionSetBandTxDone+0x38>
        AU915_SET_BAND_TX_DONE( );
 8015bb2:	6838      	ldr	r0, [r7, #0]
 8015bb4:	f000 fcc0 	bl	8016538 <RegionAU915SetBandTxDone>
 8015bb8:	e008      	b.n	8015bcc <RegionSetBandTxDone+0x3a>
        EU868_SET_BAND_TX_DONE( );
 8015bba:	6838      	ldr	r0, [r7, #0]
 8015bbc:	f002 ff2c 	bl	8018a18 <RegionEU868SetBandTxDone>
 8015bc0:	e004      	b.n	8015bcc <RegionSetBandTxDone+0x3a>
        US915_SET_BAND_TX_DONE( );
 8015bc2:	6838      	ldr	r0, [r7, #0]
 8015bc4:	f004 f918 	bl	8019df8 <RegionUS915SetBandTxDone>
 8015bc8:	e000      	b.n	8015bcc <RegionSetBandTxDone+0x3a>
            return;
 8015bca:	bf00      	nop
        }
    }
}
 8015bcc:	3708      	adds	r7, #8
 8015bce:	46bd      	mov	sp, r7
 8015bd0:	bd80      	pop	{r7, pc}

08015bd2 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8015bd2:	b580      	push	{r7, lr}
 8015bd4:	b082      	sub	sp, #8
 8015bd6:	af00      	add	r7, sp, #0
 8015bd8:	4603      	mov	r3, r0
 8015bda:	6039      	str	r1, [r7, #0]
 8015bdc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015bde:	79fb      	ldrb	r3, [r7, #7]
 8015be0:	2b08      	cmp	r3, #8
 8015be2:	d00e      	beq.n	8015c02 <RegionInitDefaults+0x30>
 8015be4:	2b08      	cmp	r3, #8
 8015be6:	dc10      	bgt.n	8015c0a <RegionInitDefaults+0x38>
 8015be8:	2b01      	cmp	r3, #1
 8015bea:	d002      	beq.n	8015bf2 <RegionInitDefaults+0x20>
 8015bec:	2b05      	cmp	r3, #5
 8015bee:	d004      	beq.n	8015bfa <RegionInitDefaults+0x28>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015bf0:	e00b      	b.n	8015c0a <RegionInitDefaults+0x38>
        AU915_INIT_DEFAULTS( );
 8015bf2:	6838      	ldr	r0, [r7, #0]
 8015bf4:	f000 fccc 	bl	8016590 <RegionAU915InitDefaults>
 8015bf8:	e008      	b.n	8015c0c <RegionInitDefaults+0x3a>
        EU868_INIT_DEFAULTS( );
 8015bfa:	6838      	ldr	r0, [r7, #0]
 8015bfc:	f002 ff38 	bl	8018a70 <RegionEU868InitDefaults>
 8015c00:	e004      	b.n	8015c0c <RegionInitDefaults+0x3a>
        US915_INIT_DEFAULTS( );
 8015c02:	6838      	ldr	r0, [r7, #0]
 8015c04:	f004 f924 	bl	8019e50 <RegionUS915InitDefaults>
 8015c08:	e000      	b.n	8015c0c <RegionInitDefaults+0x3a>
            break;
 8015c0a:	bf00      	nop
        }
    }
}
 8015c0c:	bf00      	nop
 8015c0e:	3708      	adds	r7, #8
 8015c10:	46bd      	mov	sp, r7
 8015c12:	bd80      	pop	{r7, pc}

08015c14 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b082      	sub	sp, #8
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	4603      	mov	r3, r0
 8015c1c:	6039      	str	r1, [r7, #0]
 8015c1e:	71fb      	strb	r3, [r7, #7]
 8015c20:	4613      	mov	r3, r2
 8015c22:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8015c24:	79fb      	ldrb	r3, [r7, #7]
 8015c26:	2b08      	cmp	r3, #8
 8015c28:	d014      	beq.n	8015c54 <RegionVerify+0x40>
 8015c2a:	2b08      	cmp	r3, #8
 8015c2c:	dc19      	bgt.n	8015c62 <RegionVerify+0x4e>
 8015c2e:	2b01      	cmp	r3, #1
 8015c30:	d002      	beq.n	8015c38 <RegionVerify+0x24>
 8015c32:	2b05      	cmp	r3, #5
 8015c34:	d007      	beq.n	8015c46 <RegionVerify+0x32>
 8015c36:	e014      	b.n	8015c62 <RegionVerify+0x4e>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 8015c38:	79bb      	ldrb	r3, [r7, #6]
 8015c3a:	4619      	mov	r1, r3
 8015c3c:	6838      	ldr	r0, [r7, #0]
 8015c3e:	f000 fdd9 	bl	80167f4 <RegionAU915Verify>
 8015c42:	4603      	mov	r3, r0
 8015c44:	e00e      	b.n	8015c64 <RegionVerify+0x50>
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8015c46:	79bb      	ldrb	r3, [r7, #6]
 8015c48:	4619      	mov	r1, r3
 8015c4a:	6838      	ldr	r0, [r7, #0]
 8015c4c:	f002 ffae 	bl	8018bac <RegionEU868Verify>
 8015c50:	4603      	mov	r3, r0
 8015c52:	e007      	b.n	8015c64 <RegionVerify+0x50>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8015c54:	79bb      	ldrb	r3, [r7, #6]
 8015c56:	4619      	mov	r1, r3
 8015c58:	6838      	ldr	r0, [r7, #0]
 8015c5a:	f004 fa2b 	bl	801a0b4 <RegionUS915Verify>
 8015c5e:	4603      	mov	r3, r0
 8015c60:	e000      	b.n	8015c64 <RegionVerify+0x50>
        RU864_VERIFY( );
        default:
        {
            return false;
 8015c62:	2300      	movs	r3, #0
        }
    }
}
 8015c64:	4618      	mov	r0, r3
 8015c66:	3708      	adds	r7, #8
 8015c68:	46bd      	mov	sp, r7
 8015c6a:	bd80      	pop	{r7, pc}

08015c6c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8015c6c:	b580      	push	{r7, lr}
 8015c6e:	b082      	sub	sp, #8
 8015c70:	af00      	add	r7, sp, #0
 8015c72:	4603      	mov	r3, r0
 8015c74:	6039      	str	r1, [r7, #0]
 8015c76:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015c78:	79fb      	ldrb	r3, [r7, #7]
 8015c7a:	2b08      	cmp	r3, #8
 8015c7c:	d00e      	beq.n	8015c9c <RegionApplyCFList+0x30>
 8015c7e:	2b08      	cmp	r3, #8
 8015c80:	dc10      	bgt.n	8015ca4 <RegionApplyCFList+0x38>
 8015c82:	2b01      	cmp	r3, #1
 8015c84:	d002      	beq.n	8015c8c <RegionApplyCFList+0x20>
 8015c86:	2b05      	cmp	r3, #5
 8015c88:	d004      	beq.n	8015c94 <RegionApplyCFList+0x28>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8015c8a:	e00b      	b.n	8015ca4 <RegionApplyCFList+0x38>
        AU915_APPLY_CF_LIST( );
 8015c8c:	6838      	ldr	r0, [r7, #0]
 8015c8e:	f000 fe3f 	bl	8016910 <RegionAU915ApplyCFList>
 8015c92:	e008      	b.n	8015ca6 <RegionApplyCFList+0x3a>
        EU868_APPLY_CF_LIST( );
 8015c94:	6838      	ldr	r0, [r7, #0]
 8015c96:	f003 f805 	bl	8018ca4 <RegionEU868ApplyCFList>
 8015c9a:	e004      	b.n	8015ca6 <RegionApplyCFList+0x3a>
        US915_APPLY_CF_LIST( );
 8015c9c:	6838      	ldr	r0, [r7, #0]
 8015c9e:	f004 fa71 	bl	801a184 <RegionUS915ApplyCFList>
 8015ca2:	e000      	b.n	8015ca6 <RegionApplyCFList+0x3a>
            break;
 8015ca4:	bf00      	nop
        }
    }
}
 8015ca6:	bf00      	nop
 8015ca8:	3708      	adds	r7, #8
 8015caa:	46bd      	mov	sp, r7
 8015cac:	bd80      	pop	{r7, pc}

08015cae <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8015cae:	b580      	push	{r7, lr}
 8015cb0:	b082      	sub	sp, #8
 8015cb2:	af00      	add	r7, sp, #0
 8015cb4:	4603      	mov	r3, r0
 8015cb6:	6039      	str	r1, [r7, #0]
 8015cb8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015cba:	79fb      	ldrb	r3, [r7, #7]
 8015cbc:	2b08      	cmp	r3, #8
 8015cbe:	d010      	beq.n	8015ce2 <RegionChanMaskSet+0x34>
 8015cc0:	2b08      	cmp	r3, #8
 8015cc2:	dc13      	bgt.n	8015cec <RegionChanMaskSet+0x3e>
 8015cc4:	2b01      	cmp	r3, #1
 8015cc6:	d002      	beq.n	8015cce <RegionChanMaskSet+0x20>
 8015cc8:	2b05      	cmp	r3, #5
 8015cca:	d005      	beq.n	8015cd8 <RegionChanMaskSet+0x2a>
 8015ccc:	e00e      	b.n	8015cec <RegionChanMaskSet+0x3e>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8015cce:	6838      	ldr	r0, [r7, #0]
 8015cd0:	f000 fe92 	bl	80169f8 <RegionAU915ChanMaskSet>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	e00a      	b.n	8015cee <RegionChanMaskSet+0x40>
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 8015cd8:	6838      	ldr	r0, [r7, #0]
 8015cda:	f003 f857 	bl	8018d8c <RegionEU868ChanMaskSet>
 8015cde:	4603      	mov	r3, r0
 8015ce0:	e005      	b.n	8015cee <RegionChanMaskSet+0x40>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 8015ce2:	6838      	ldr	r0, [r7, #0]
 8015ce4:	f004 fac2 	bl	801a26c <RegionUS915ChanMaskSet>
 8015ce8:	4603      	mov	r3, r0
 8015cea:	e000      	b.n	8015cee <RegionChanMaskSet+0x40>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8015cec:	2300      	movs	r3, #0
        }
    }
}
 8015cee:	4618      	mov	r0, r3
 8015cf0:	3708      	adds	r7, #8
 8015cf2:	46bd      	mov	sp, r7
 8015cf4:	bd80      	pop	{r7, pc}

08015cf6 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8015cf6:	b580      	push	{r7, lr}
 8015cf8:	b082      	sub	sp, #8
 8015cfa:	af00      	add	r7, sp, #0
 8015cfc:	603b      	str	r3, [r7, #0]
 8015cfe:	4603      	mov	r3, r0
 8015d00:	71fb      	strb	r3, [r7, #7]
 8015d02:	460b      	mov	r3, r1
 8015d04:	71bb      	strb	r3, [r7, #6]
 8015d06:	4613      	mov	r3, r2
 8015d08:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015d0a:	79fb      	ldrb	r3, [r7, #7]
 8015d0c:	2b08      	cmp	r3, #8
 8015d0e:	d016      	beq.n	8015d3e <RegionComputeRxWindowParameters+0x48>
 8015d10:	2b08      	cmp	r3, #8
 8015d12:	dc1c      	bgt.n	8015d4e <RegionComputeRxWindowParameters+0x58>
 8015d14:	2b01      	cmp	r3, #1
 8015d16:	d002      	beq.n	8015d1e <RegionComputeRxWindowParameters+0x28>
 8015d18:	2b05      	cmp	r3, #5
 8015d1a:	d008      	beq.n	8015d2e <RegionComputeRxWindowParameters+0x38>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8015d1c:	e017      	b.n	8015d4e <RegionComputeRxWindowParameters+0x58>
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015d1e:	7979      	ldrb	r1, [r7, #5]
 8015d20:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015d24:	693b      	ldr	r3, [r7, #16]
 8015d26:	683a      	ldr	r2, [r7, #0]
 8015d28:	f000 fec0 	bl	8016aac <RegionAU915ComputeRxWindowParameters>
 8015d2c:	e010      	b.n	8015d50 <RegionComputeRxWindowParameters+0x5a>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015d2e:	7979      	ldrb	r1, [r7, #5]
 8015d30:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015d34:	693b      	ldr	r3, [r7, #16]
 8015d36:	683a      	ldr	r2, [r7, #0]
 8015d38:	f003 f852 	bl	8018de0 <RegionEU868ComputeRxWindowParameters>
 8015d3c:	e008      	b.n	8015d50 <RegionComputeRxWindowParameters+0x5a>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8015d3e:	7979      	ldrb	r1, [r7, #5]
 8015d40:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8015d44:	693b      	ldr	r3, [r7, #16]
 8015d46:	683a      	ldr	r2, [r7, #0]
 8015d48:	f004 fafa 	bl	801a340 <RegionUS915ComputeRxWindowParameters>
 8015d4c:	e000      	b.n	8015d50 <RegionComputeRxWindowParameters+0x5a>
            break;
 8015d4e:	bf00      	nop
        }
    }
}
 8015d50:	bf00      	nop
 8015d52:	3708      	adds	r7, #8
 8015d54:	46bd      	mov	sp, r7
 8015d56:	bd80      	pop	{r7, pc}

08015d58 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8015d58:	b580      	push	{r7, lr}
 8015d5a:	b084      	sub	sp, #16
 8015d5c:	af00      	add	r7, sp, #0
 8015d5e:	4603      	mov	r3, r0
 8015d60:	60b9      	str	r1, [r7, #8]
 8015d62:	607a      	str	r2, [r7, #4]
 8015d64:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015d66:	7bfb      	ldrb	r3, [r7, #15]
 8015d68:	2b08      	cmp	r3, #8
 8015d6a:	d012      	beq.n	8015d92 <RegionRxConfig+0x3a>
 8015d6c:	2b08      	cmp	r3, #8
 8015d6e:	dc16      	bgt.n	8015d9e <RegionRxConfig+0x46>
 8015d70:	2b01      	cmp	r3, #1
 8015d72:	d002      	beq.n	8015d7a <RegionRxConfig+0x22>
 8015d74:	2b05      	cmp	r3, #5
 8015d76:	d006      	beq.n	8015d86 <RegionRxConfig+0x2e>
 8015d78:	e011      	b.n	8015d9e <RegionRxConfig+0x46>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 8015d7a:	6879      	ldr	r1, [r7, #4]
 8015d7c:	68b8      	ldr	r0, [r7, #8]
 8015d7e:	f000 fedf 	bl	8016b40 <RegionAU915RxConfig>
 8015d82:	4603      	mov	r3, r0
 8015d84:	e00c      	b.n	8015da0 <RegionRxConfig+0x48>
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8015d86:	6879      	ldr	r1, [r7, #4]
 8015d88:	68b8      	ldr	r0, [r7, #8]
 8015d8a:	f003 f883 	bl	8018e94 <RegionEU868RxConfig>
 8015d8e:	4603      	mov	r3, r0
 8015d90:	e006      	b.n	8015da0 <RegionRxConfig+0x48>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8015d92:	6879      	ldr	r1, [r7, #4]
 8015d94:	68b8      	ldr	r0, [r7, #8]
 8015d96:	f004 fb1d 	bl	801a3d4 <RegionUS915RxConfig>
 8015d9a:	4603      	mov	r3, r0
 8015d9c:	e000      	b.n	8015da0 <RegionRxConfig+0x48>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8015d9e:	2300      	movs	r3, #0
        }
    }
}
 8015da0:	4618      	mov	r0, r3
 8015da2:	3710      	adds	r7, #16
 8015da4:	46bd      	mov	sp, r7
 8015da6:	bd80      	pop	{r7, pc}

08015da8 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b084      	sub	sp, #16
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	60b9      	str	r1, [r7, #8]
 8015db0:	607a      	str	r2, [r7, #4]
 8015db2:	603b      	str	r3, [r7, #0]
 8015db4:	4603      	mov	r3, r0
 8015db6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015db8:	7bfb      	ldrb	r3, [r7, #15]
 8015dba:	2b08      	cmp	r3, #8
 8015dbc:	d014      	beq.n	8015de8 <RegionTxConfig+0x40>
 8015dbe:	2b08      	cmp	r3, #8
 8015dc0:	dc19      	bgt.n	8015df6 <RegionTxConfig+0x4e>
 8015dc2:	2b01      	cmp	r3, #1
 8015dc4:	d002      	beq.n	8015dcc <RegionTxConfig+0x24>
 8015dc6:	2b05      	cmp	r3, #5
 8015dc8:	d007      	beq.n	8015dda <RegionTxConfig+0x32>
 8015dca:	e014      	b.n	8015df6 <RegionTxConfig+0x4e>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 8015dcc:	683a      	ldr	r2, [r7, #0]
 8015dce:	6879      	ldr	r1, [r7, #4]
 8015dd0:	68b8      	ldr	r0, [r7, #8]
 8015dd2:	f000 ff39 	bl	8016c48 <RegionAU915TxConfig>
 8015dd6:	4603      	mov	r3, r0
 8015dd8:	e00e      	b.n	8015df8 <RegionTxConfig+0x50>
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8015dda:	683a      	ldr	r2, [r7, #0]
 8015ddc:	6879      	ldr	r1, [r7, #4]
 8015dde:	68b8      	ldr	r0, [r7, #8]
 8015de0:	f003 f928 	bl	8019034 <RegionEU868TxConfig>
 8015de4:	4603      	mov	r3, r0
 8015de6:	e007      	b.n	8015df8 <RegionTxConfig+0x50>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8015de8:	683a      	ldr	r2, [r7, #0]
 8015dea:	6879      	ldr	r1, [r7, #4]
 8015dec:	68b8      	ldr	r0, [r7, #8]
 8015dee:	f004 fb75 	bl	801a4dc <RegionUS915TxConfig>
 8015df2:	4603      	mov	r3, r0
 8015df4:	e000      	b.n	8015df8 <RegionTxConfig+0x50>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8015df6:	2300      	movs	r3, #0
        }
    }
}
 8015df8:	4618      	mov	r0, r3
 8015dfa:	3710      	adds	r7, #16
 8015dfc:	46bd      	mov	sp, r7
 8015dfe:	bd80      	pop	{r7, pc}

08015e00 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b086      	sub	sp, #24
 8015e04:	af02      	add	r7, sp, #8
 8015e06:	60b9      	str	r1, [r7, #8]
 8015e08:	607a      	str	r2, [r7, #4]
 8015e0a:	603b      	str	r3, [r7, #0]
 8015e0c:	4603      	mov	r3, r0
 8015e0e:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015e10:	7bfb      	ldrb	r3, [r7, #15]
 8015e12:	2b08      	cmp	r3, #8
 8015e14:	d01a      	beq.n	8015e4c <RegionLinkAdrReq+0x4c>
 8015e16:	2b08      	cmp	r3, #8
 8015e18:	dc22      	bgt.n	8015e60 <RegionLinkAdrReq+0x60>
 8015e1a:	2b01      	cmp	r3, #1
 8015e1c:	d002      	beq.n	8015e24 <RegionLinkAdrReq+0x24>
 8015e1e:	2b05      	cmp	r3, #5
 8015e20:	d00a      	beq.n	8015e38 <RegionLinkAdrReq+0x38>
 8015e22:	e01d      	b.n	8015e60 <RegionLinkAdrReq+0x60>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 8015e24:	69fb      	ldr	r3, [r7, #28]
 8015e26:	9300      	str	r3, [sp, #0]
 8015e28:	69bb      	ldr	r3, [r7, #24]
 8015e2a:	683a      	ldr	r2, [r7, #0]
 8015e2c:	6879      	ldr	r1, [r7, #4]
 8015e2e:	68b8      	ldr	r0, [r7, #8]
 8015e30:	f000 ffae 	bl	8016d90 <RegionAU915LinkAdrReq>
 8015e34:	4603      	mov	r3, r0
 8015e36:	e014      	b.n	8015e62 <RegionLinkAdrReq+0x62>
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8015e38:	69fb      	ldr	r3, [r7, #28]
 8015e3a:	9300      	str	r3, [sp, #0]
 8015e3c:	69bb      	ldr	r3, [r7, #24]
 8015e3e:	683a      	ldr	r2, [r7, #0]
 8015e40:	6879      	ldr	r1, [r7, #4]
 8015e42:	68b8      	ldr	r0, [r7, #8]
 8015e44:	f003 f9c6 	bl	80191d4 <RegionEU868LinkAdrReq>
 8015e48:	4603      	mov	r3, r0
 8015e4a:	e00a      	b.n	8015e62 <RegionLinkAdrReq+0x62>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8015e4c:	69fb      	ldr	r3, [r7, #28]
 8015e4e:	9300      	str	r3, [sp, #0]
 8015e50:	69bb      	ldr	r3, [r7, #24]
 8015e52:	683a      	ldr	r2, [r7, #0]
 8015e54:	6879      	ldr	r1, [r7, #4]
 8015e56:	68b8      	ldr	r0, [r7, #8]
 8015e58:	f004 fbec 	bl	801a634 <RegionUS915LinkAdrReq>
 8015e5c:	4603      	mov	r3, r0
 8015e5e:	e000      	b.n	8015e62 <RegionLinkAdrReq+0x62>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8015e60:	2300      	movs	r3, #0
        }
    }
}
 8015e62:	4618      	mov	r0, r3
 8015e64:	3710      	adds	r7, #16
 8015e66:	46bd      	mov	sp, r7
 8015e68:	bd80      	pop	{r7, pc}

08015e6a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015e6a:	b580      	push	{r7, lr}
 8015e6c:	b082      	sub	sp, #8
 8015e6e:	af00      	add	r7, sp, #0
 8015e70:	4603      	mov	r3, r0
 8015e72:	6039      	str	r1, [r7, #0]
 8015e74:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015e76:	79fb      	ldrb	r3, [r7, #7]
 8015e78:	2b08      	cmp	r3, #8
 8015e7a:	d010      	beq.n	8015e9e <RegionRxParamSetupReq+0x34>
 8015e7c:	2b08      	cmp	r3, #8
 8015e7e:	dc13      	bgt.n	8015ea8 <RegionRxParamSetupReq+0x3e>
 8015e80:	2b01      	cmp	r3, #1
 8015e82:	d002      	beq.n	8015e8a <RegionRxParamSetupReq+0x20>
 8015e84:	2b05      	cmp	r3, #5
 8015e86:	d005      	beq.n	8015e94 <RegionRxParamSetupReq+0x2a>
 8015e88:	e00e      	b.n	8015ea8 <RegionRxParamSetupReq+0x3e>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8015e8a:	6838      	ldr	r0, [r7, #0]
 8015e8c:	f001 f9a4 	bl	80171d8 <RegionAU915RxParamSetupReq>
 8015e90:	4603      	mov	r3, r0
 8015e92:	e00a      	b.n	8015eaa <RegionRxParamSetupReq+0x40>
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8015e94:	6838      	ldr	r0, [r7, #0]
 8015e96:	f003 fabf 	bl	8019418 <RegionEU868RxParamSetupReq>
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	e005      	b.n	8015eaa <RegionRxParamSetupReq+0x40>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8015e9e:	6838      	ldr	r0, [r7, #0]
 8015ea0:	f004 fdec 	bl	801aa7c <RegionUS915RxParamSetupReq>
 8015ea4:	4603      	mov	r3, r0
 8015ea6:	e000      	b.n	8015eaa <RegionRxParamSetupReq+0x40>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015ea8:	2300      	movs	r3, #0
        }
    }
}
 8015eaa:	4618      	mov	r0, r3
 8015eac:	3708      	adds	r7, #8
 8015eae:	46bd      	mov	sp, r7
 8015eb0:	bd80      	pop	{r7, pc}

08015eb2 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8015eb2:	b580      	push	{r7, lr}
 8015eb4:	b082      	sub	sp, #8
 8015eb6:	af00      	add	r7, sp, #0
 8015eb8:	4603      	mov	r3, r0
 8015eba:	6039      	str	r1, [r7, #0]
 8015ebc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015ebe:	79fb      	ldrb	r3, [r7, #7]
 8015ec0:	2b08      	cmp	r3, #8
 8015ec2:	d010      	beq.n	8015ee6 <RegionNewChannelReq+0x34>
 8015ec4:	2b08      	cmp	r3, #8
 8015ec6:	dc13      	bgt.n	8015ef0 <RegionNewChannelReq+0x3e>
 8015ec8:	2b01      	cmp	r3, #1
 8015eca:	d002      	beq.n	8015ed2 <RegionNewChannelReq+0x20>
 8015ecc:	2b05      	cmp	r3, #5
 8015ece:	d005      	beq.n	8015edc <RegionNewChannelReq+0x2a>
 8015ed0:	e00e      	b.n	8015ef0 <RegionNewChannelReq+0x3e>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 8015ed2:	6838      	ldr	r0, [r7, #0]
 8015ed4:	f001 f9c6 	bl	8017264 <RegionAU915NewChannelReq>
 8015ed8:	4603      	mov	r3, r0
 8015eda:	e00a      	b.n	8015ef2 <RegionNewChannelReq+0x40>
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8015edc:	6838      	ldr	r0, [r7, #0]
 8015ede:	f003 fad9 	bl	8019494 <RegionEU868NewChannelReq>
 8015ee2:	4603      	mov	r3, r0
 8015ee4:	e005      	b.n	8015ef2 <RegionNewChannelReq+0x40>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8015ee6:	6838      	ldr	r0, [r7, #0]
 8015ee8:	f004 fe14 	bl	801ab14 <RegionUS915NewChannelReq>
 8015eec:	4603      	mov	r3, r0
 8015eee:	e000      	b.n	8015ef2 <RegionNewChannelReq+0x40>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015ef0:	2300      	movs	r3, #0
        }
    }
}
 8015ef2:	4618      	mov	r0, r3
 8015ef4:	3708      	adds	r7, #8
 8015ef6:	46bd      	mov	sp, r7
 8015ef8:	bd80      	pop	{r7, pc}

08015efa <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8015efa:	b580      	push	{r7, lr}
 8015efc:	b082      	sub	sp, #8
 8015efe:	af00      	add	r7, sp, #0
 8015f00:	4603      	mov	r3, r0
 8015f02:	6039      	str	r1, [r7, #0]
 8015f04:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015f06:	79fb      	ldrb	r3, [r7, #7]
 8015f08:	2b08      	cmp	r3, #8
 8015f0a:	d010      	beq.n	8015f2e <RegionTxParamSetupReq+0x34>
 8015f0c:	2b08      	cmp	r3, #8
 8015f0e:	dc13      	bgt.n	8015f38 <RegionTxParamSetupReq+0x3e>
 8015f10:	2b01      	cmp	r3, #1
 8015f12:	d002      	beq.n	8015f1a <RegionTxParamSetupReq+0x20>
 8015f14:	2b05      	cmp	r3, #5
 8015f16:	d005      	beq.n	8015f24 <RegionTxParamSetupReq+0x2a>
 8015f18:	e00e      	b.n	8015f38 <RegionTxParamSetupReq+0x3e>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 8015f1a:	6838      	ldr	r0, [r7, #0]
 8015f1c:	f001 f9ad 	bl	801727a <RegionAU915TxParamSetupReq>
 8015f20:	4603      	mov	r3, r0
 8015f22:	e00a      	b.n	8015f3a <RegionTxParamSetupReq+0x40>
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8015f24:	6838      	ldr	r0, [r7, #0]
 8015f26:	f003 fb13 	bl	8019550 <RegionEU868TxParamSetupReq>
 8015f2a:	4603      	mov	r3, r0
 8015f2c:	e005      	b.n	8015f3a <RegionTxParamSetupReq+0x40>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8015f2e:	6838      	ldr	r0, [r7, #0]
 8015f30:	f004 fdfb 	bl	801ab2a <RegionUS915TxParamSetupReq>
 8015f34:	4603      	mov	r3, r0
 8015f36:	e000      	b.n	8015f3a <RegionTxParamSetupReq+0x40>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015f38:	2300      	movs	r3, #0
        }
    }
}
 8015f3a:	4618      	mov	r0, r3
 8015f3c:	3708      	adds	r7, #8
 8015f3e:	46bd      	mov	sp, r7
 8015f40:	bd80      	pop	{r7, pc}

08015f42 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8015f42:	b580      	push	{r7, lr}
 8015f44:	b082      	sub	sp, #8
 8015f46:	af00      	add	r7, sp, #0
 8015f48:	4603      	mov	r3, r0
 8015f4a:	6039      	str	r1, [r7, #0]
 8015f4c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015f4e:	79fb      	ldrb	r3, [r7, #7]
 8015f50:	2b08      	cmp	r3, #8
 8015f52:	d010      	beq.n	8015f76 <RegionDlChannelReq+0x34>
 8015f54:	2b08      	cmp	r3, #8
 8015f56:	dc13      	bgt.n	8015f80 <RegionDlChannelReq+0x3e>
 8015f58:	2b01      	cmp	r3, #1
 8015f5a:	d002      	beq.n	8015f62 <RegionDlChannelReq+0x20>
 8015f5c:	2b05      	cmp	r3, #5
 8015f5e:	d005      	beq.n	8015f6c <RegionDlChannelReq+0x2a>
 8015f60:	e00e      	b.n	8015f80 <RegionDlChannelReq+0x3e>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 8015f62:	6838      	ldr	r0, [r7, #0]
 8015f64:	f001 f993 	bl	801728e <RegionAU915DlChannelReq>
 8015f68:	4603      	mov	r3, r0
 8015f6a:	e00a      	b.n	8015f82 <RegionDlChannelReq+0x40>
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8015f6c:	6838      	ldr	r0, [r7, #0]
 8015f6e:	f003 fafb 	bl	8019568 <RegionEU868DlChannelReq>
 8015f72:	4603      	mov	r3, r0
 8015f74:	e005      	b.n	8015f82 <RegionDlChannelReq+0x40>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8015f76:	6838      	ldr	r0, [r7, #0]
 8015f78:	f004 fde2 	bl	801ab40 <RegionUS915DlChannelReq>
 8015f7c:	4603      	mov	r3, r0
 8015f7e:	e000      	b.n	8015f82 <RegionDlChannelReq+0x40>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015f80:	2300      	movs	r3, #0
        }
    }
}
 8015f82:	4618      	mov	r0, r3
 8015f84:	3708      	adds	r7, #8
 8015f86:	46bd      	mov	sp, r7
 8015f88:	bd80      	pop	{r7, pc}

08015f8a <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8015f8a:	b580      	push	{r7, lr}
 8015f8c:	b082      	sub	sp, #8
 8015f8e:	af00      	add	r7, sp, #0
 8015f90:	4603      	mov	r3, r0
 8015f92:	71fb      	strb	r3, [r7, #7]
 8015f94:	460b      	mov	r3, r1
 8015f96:	71bb      	strb	r3, [r7, #6]
 8015f98:	4613      	mov	r3, r2
 8015f9a:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015f9c:	79fb      	ldrb	r3, [r7, #7]
 8015f9e:	2b08      	cmp	r3, #8
 8015fa0:	d018      	beq.n	8015fd4 <RegionAlternateDr+0x4a>
 8015fa2:	2b08      	cmp	r3, #8
 8015fa4:	dc1f      	bgt.n	8015fe6 <RegionAlternateDr+0x5c>
 8015fa6:	2b01      	cmp	r3, #1
 8015fa8:	d002      	beq.n	8015fb0 <RegionAlternateDr+0x26>
 8015faa:	2b05      	cmp	r3, #5
 8015fac:	d009      	beq.n	8015fc2 <RegionAlternateDr+0x38>
 8015fae:	e01a      	b.n	8015fe6 <RegionAlternateDr+0x5c>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 8015fb0:	797a      	ldrb	r2, [r7, #5]
 8015fb2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015fb6:	4611      	mov	r1, r2
 8015fb8:	4618      	mov	r0, r3
 8015fba:	f001 f973 	bl	80172a4 <RegionAU915AlternateDr>
 8015fbe:	4603      	mov	r3, r0
 8015fc0:	e012      	b.n	8015fe8 <RegionAlternateDr+0x5e>
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8015fc2:	797a      	ldrb	r2, [r7, #5]
 8015fc4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015fc8:	4611      	mov	r1, r2
 8015fca:	4618      	mov	r0, r3
 8015fcc:	f003 fb16 	bl	80195fc <RegionEU868AlternateDr>
 8015fd0:	4603      	mov	r3, r0
 8015fd2:	e009      	b.n	8015fe8 <RegionAlternateDr+0x5e>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8015fd4:	797a      	ldrb	r2, [r7, #5]
 8015fd6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015fda:	4611      	mov	r1, r2
 8015fdc:	4618      	mov	r0, r3
 8015fde:	f004 fdbb 	bl	801ab58 <RegionUS915AlternateDr>
 8015fe2:	4603      	mov	r3, r0
 8015fe4:	e000      	b.n	8015fe8 <RegionAlternateDr+0x5e>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8015fe6:	2300      	movs	r3, #0
        }
    }
}
 8015fe8:	4618      	mov	r0, r3
 8015fea:	3708      	adds	r7, #8
 8015fec:	46bd      	mov	sp, r7
 8015fee:	bd80      	pop	{r7, pc}

08015ff0 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015ff0:	b580      	push	{r7, lr}
 8015ff2:	b084      	sub	sp, #16
 8015ff4:	af00      	add	r7, sp, #0
 8015ff6:	60b9      	str	r1, [r7, #8]
 8015ff8:	607a      	str	r2, [r7, #4]
 8015ffa:	603b      	str	r3, [r7, #0]
 8015ffc:	4603      	mov	r3, r0
 8015ffe:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016000:	7bfb      	ldrb	r3, [r7, #15]
 8016002:	2b08      	cmp	r3, #8
 8016004:	d016      	beq.n	8016034 <RegionNextChannel+0x44>
 8016006:	2b08      	cmp	r3, #8
 8016008:	dc1c      	bgt.n	8016044 <RegionNextChannel+0x54>
 801600a:	2b01      	cmp	r3, #1
 801600c:	d002      	beq.n	8016014 <RegionNextChannel+0x24>
 801600e:	2b05      	cmp	r3, #5
 8016010:	d008      	beq.n	8016024 <RegionNextChannel+0x34>
 8016012:	e017      	b.n	8016044 <RegionNextChannel+0x54>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 8016014:	69bb      	ldr	r3, [r7, #24]
 8016016:	683a      	ldr	r2, [r7, #0]
 8016018:	6879      	ldr	r1, [r7, #4]
 801601a:	68b8      	ldr	r0, [r7, #8]
 801601c:	f001 f97e 	bl	801731c <RegionAU915NextChannel>
 8016020:	4603      	mov	r3, r0
 8016022:	e010      	b.n	8016046 <RegionNextChannel+0x56>
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8016024:	69bb      	ldr	r3, [r7, #24]
 8016026:	683a      	ldr	r2, [r7, #0]
 8016028:	6879      	ldr	r1, [r7, #4]
 801602a:	68b8      	ldr	r0, [r7, #8]
 801602c:	f003 faf6 	bl	801961c <RegionEU868NextChannel>
 8016030:	4603      	mov	r3, r0
 8016032:	e008      	b.n	8016046 <RegionNextChannel+0x56>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8016034:	69bb      	ldr	r3, [r7, #24]
 8016036:	683a      	ldr	r2, [r7, #0]
 8016038:	6879      	ldr	r1, [r7, #4]
 801603a:	68b8      	ldr	r0, [r7, #8]
 801603c:	f004 fdc8 	bl	801abd0 <RegionUS915NextChannel>
 8016040:	4603      	mov	r3, r0
 8016042:	e000      	b.n	8016046 <RegionNextChannel+0x56>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8016044:	2309      	movs	r3, #9
        }
    }
}
 8016046:	4618      	mov	r0, r3
 8016048:	3710      	adds	r7, #16
 801604a:	46bd      	mov	sp, r7
 801604c:	bd80      	pop	{r7, pc}

0801604e <RegionSetContinuousWave>:
    }
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 801604e:	b580      	push	{r7, lr}
 8016050:	b082      	sub	sp, #8
 8016052:	af00      	add	r7, sp, #0
 8016054:	4603      	mov	r3, r0
 8016056:	6039      	str	r1, [r7, #0]
 8016058:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801605a:	79fb      	ldrb	r3, [r7, #7]
 801605c:	2b08      	cmp	r3, #8
 801605e:	d00e      	beq.n	801607e <RegionSetContinuousWave+0x30>
 8016060:	2b08      	cmp	r3, #8
 8016062:	dc10      	bgt.n	8016086 <RegionSetContinuousWave+0x38>
 8016064:	2b01      	cmp	r3, #1
 8016066:	d002      	beq.n	801606e <RegionSetContinuousWave+0x20>
 8016068:	2b05      	cmp	r3, #5
 801606a:	d004      	beq.n	8016076 <RegionSetContinuousWave+0x28>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 801606c:	e00b      	b.n	8016086 <RegionSetContinuousWave+0x38>
        AU915_SET_CONTINUOUS_WAVE( );
 801606e:	6838      	ldr	r0, [r7, #0]
 8016070:	f001 fa48 	bl	8017504 <RegionAU915SetContinuousWave>
 8016074:	e008      	b.n	8016088 <RegionSetContinuousWave+0x3a>
        EU868_SET_CONTINUOUS_WAVE( );
 8016076:	6838      	ldr	r0, [r7, #0]
 8016078:	f003 fc4a 	bl	8019910 <RegionEU868SetContinuousWave>
 801607c:	e004      	b.n	8016088 <RegionSetContinuousWave+0x3a>
        US915_SET_CONTINUOUS_WAVE( );
 801607e:	6838      	ldr	r0, [r7, #0]
 8016080:	f004 fe9a 	bl	801adb8 <RegionUS915SetContinuousWave>
 8016084:	e000      	b.n	8016088 <RegionSetContinuousWave+0x3a>
            break;
 8016086:	bf00      	nop
        }
    }
}
 8016088:	bf00      	nop
 801608a:	3708      	adds	r7, #8
 801608c:	46bd      	mov	sp, r7
 801608e:	bd80      	pop	{r7, pc}

08016090 <RegionApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8016090:	b590      	push	{r4, r7, lr}
 8016092:	b083      	sub	sp, #12
 8016094:	af00      	add	r7, sp, #0
 8016096:	4604      	mov	r4, r0
 8016098:	4608      	mov	r0, r1
 801609a:	4611      	mov	r1, r2
 801609c:	461a      	mov	r2, r3
 801609e:	4623      	mov	r3, r4
 80160a0:	71fb      	strb	r3, [r7, #7]
 80160a2:	4603      	mov	r3, r0
 80160a4:	71bb      	strb	r3, [r7, #6]
 80160a6:	460b      	mov	r3, r1
 80160a8:	717b      	strb	r3, [r7, #5]
 80160aa:	4613      	mov	r3, r2
 80160ac:	713b      	strb	r3, [r7, #4]
    switch( region )
 80160ae:	79fb      	ldrb	r3, [r7, #7]
 80160b0:	2b08      	cmp	r3, #8
 80160b2:	d01a      	beq.n	80160ea <RegionApplyDrOffset+0x5a>
 80160b4:	2b08      	cmp	r3, #8
 80160b6:	dc22      	bgt.n	80160fe <RegionApplyDrOffset+0x6e>
 80160b8:	2b01      	cmp	r3, #1
 80160ba:	d002      	beq.n	80160c2 <RegionApplyDrOffset+0x32>
 80160bc:	2b05      	cmp	r3, #5
 80160be:	d00a      	beq.n	80160d6 <RegionApplyDrOffset+0x46>
 80160c0:	e01d      	b.n	80160fe <RegionApplyDrOffset+0x6e>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 80160c2:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80160c6:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80160ca:	79bb      	ldrb	r3, [r7, #6]
 80160cc:	4618      	mov	r0, r3
 80160ce:	f001 fa67 	bl	80175a0 <RegionAU915ApplyDrOffset>
 80160d2:	4603      	mov	r3, r0
 80160d4:	e014      	b.n	8016100 <RegionApplyDrOffset+0x70>
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 80160d6:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80160da:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80160de:	79bb      	ldrb	r3, [r7, #6]
 80160e0:	4618      	mov	r0, r3
 80160e2:	f003 fc63 	bl	80199ac <RegionEU868ApplyDrOffset>
 80160e6:	4603      	mov	r3, r0
 80160e8:	e00a      	b.n	8016100 <RegionApplyDrOffset+0x70>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 80160ea:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80160ee:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80160f2:	79bb      	ldrb	r3, [r7, #6]
 80160f4:	4618      	mov	r0, r3
 80160f6:	f004 feb5 	bl	801ae64 <RegionUS915ApplyDrOffset>
 80160fa:	4603      	mov	r3, r0
 80160fc:	e000      	b.n	8016100 <RegionApplyDrOffset+0x70>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80160fe:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8016100:	4618      	mov	r0, r3
 8016102:	370c      	adds	r7, #12
 8016104:	46bd      	mov	sp, r7
 8016106:	bd90      	pop	{r4, r7, pc}

08016108 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8016108:	b480      	push	{r7}
 801610a:	b083      	sub	sp, #12
 801610c:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801610e:	4b04      	ldr	r3, [pc, #16]	@ (8016120 <RegionGetVersion+0x18>)
 8016110:	607b      	str	r3, [r7, #4]

    return version;
 8016112:	687b      	ldr	r3, [r7, #4]
}
 8016114:	4618      	mov	r0, r3
 8016116:	370c      	adds	r7, #12
 8016118:	46bd      	mov	sp, r7
 801611a:	bc80      	pop	{r7}
 801611c:	4770      	bx	lr
 801611e:	bf00      	nop
 8016120:	01010003 	.word	0x01010003

08016124 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 8016124:	b580      	push	{r7, lr}
 8016126:	b082      	sub	sp, #8
 8016128:	af00      	add	r7, sp, #0
 801612a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801612c:	4b18      	ldr	r3, [pc, #96]	@ (8016190 <VerifyRfFreq+0x6c>)
 801612e:	6a1b      	ldr	r3, [r3, #32]
 8016130:	6878      	ldr	r0, [r7, #4]
 8016132:	4798      	blx	r3
 8016134:	4603      	mov	r3, r0
 8016136:	f083 0301 	eor.w	r3, r3, #1
 801613a:	b2db      	uxtb	r3, r3
 801613c:	2b00      	cmp	r3, #0
 801613e:	d001      	beq.n	8016144 <VerifyRfFreq+0x20>
    {
        return false;
 8016140:	2300      	movs	r3, #0
 8016142:	e021      	b.n	8016188 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	4a13      	ldr	r2, [pc, #76]	@ (8016194 <VerifyRfFreq+0x70>)
 8016148:	4293      	cmp	r3, r2
 801614a:	d910      	bls.n	801616e <VerifyRfFreq+0x4a>
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	4a12      	ldr	r2, [pc, #72]	@ (8016198 <VerifyRfFreq+0x74>)
 8016150:	4293      	cmp	r3, r2
 8016152:	d80c      	bhi.n	801616e <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8016154:	687a      	ldr	r2, [r7, #4]
 8016156:	4b11      	ldr	r3, [pc, #68]	@ (801619c <VerifyRfFreq+0x78>)
 8016158:	4413      	add	r3, r2
 801615a:	4a11      	ldr	r2, [pc, #68]	@ (80161a0 <VerifyRfFreq+0x7c>)
 801615c:	fba2 1203 	umull	r1, r2, r2, r3
 8016160:	0c92      	lsrs	r2, r2, #18
 8016162:	4910      	ldr	r1, [pc, #64]	@ (80161a4 <VerifyRfFreq+0x80>)
 8016164:	fb01 f202 	mul.w	r2, r1, r2
 8016168:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 801616a:	2a00      	cmp	r2, #0
 801616c:	d001      	beq.n	8016172 <VerifyRfFreq+0x4e>
    {
        return false;
 801616e:	2300      	movs	r3, #0
 8016170:	e00a      	b.n	8016188 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	4a0c      	ldr	r2, [pc, #48]	@ (80161a8 <VerifyRfFreq+0x84>)
 8016176:	4293      	cmp	r3, r2
 8016178:	d903      	bls.n	8016182 <VerifyRfFreq+0x5e>
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	4a0b      	ldr	r2, [pc, #44]	@ (80161ac <VerifyRfFreq+0x88>)
 801617e:	4293      	cmp	r3, r2
 8016180:	d901      	bls.n	8016186 <VerifyRfFreq+0x62>
    {
        return false;
 8016182:	2300      	movs	r3, #0
 8016184:	e000      	b.n	8016188 <VerifyRfFreq+0x64>
    }
    return true;
 8016186:	2301      	movs	r3, #1
}
 8016188:	4618      	mov	r0, r3
 801618a:	3708      	adds	r7, #8
 801618c:	46bd      	mov	sp, r7
 801618e:	bd80      	pop	{r7, pc}
 8016190:	08023bb4 	.word	0x08023bb4
 8016194:	3708709f 	.word	0x3708709f
 8016198:	374886e0 	.word	0x374886e0
 801619c:	c8f78f60 	.word	0xc8f78f60
 80161a0:	6fd91d85 	.word	0x6fd91d85
 80161a4:	000927c0 	.word	0x000927c0
 80161a8:	368cd7ff 	.word	0x368cd7ff
 80161ac:	374d1ac0 	.word	0x374d1ac0

080161b0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80161b0:	b590      	push	{r4, r7, lr}
 80161b2:	b089      	sub	sp, #36	@ 0x24
 80161b4:	af04      	add	r7, sp, #16
 80161b6:	4603      	mov	r3, r0
 80161b8:	460a      	mov	r2, r1
 80161ba:	71fb      	strb	r3, [r7, #7]
 80161bc:	4613      	mov	r3, r2
 80161be:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 80161c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80161c4:	4a0f      	ldr	r2, [pc, #60]	@ (8016204 <GetTimeOnAir+0x54>)
 80161c6:	5cd3      	ldrb	r3, [r2, r3]
 80161c8:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 80161ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80161ce:	490e      	ldr	r1, [pc, #56]	@ (8016208 <GetTimeOnAir+0x58>)
 80161d0:	4618      	mov	r0, r3
 80161d2:	f002 f9a7 	bl	8018524 <RegionCommonGetBandwidth>
 80161d6:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80161d8:	4b0c      	ldr	r3, [pc, #48]	@ (801620c <GetTimeOnAir+0x5c>)
 80161da:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80161dc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80161e0:	88bb      	ldrh	r3, [r7, #4]
 80161e2:	b2db      	uxtb	r3, r3
 80161e4:	2101      	movs	r1, #1
 80161e6:	9103      	str	r1, [sp, #12]
 80161e8:	9302      	str	r3, [sp, #8]
 80161ea:	2300      	movs	r3, #0
 80161ec:	9301      	str	r3, [sp, #4]
 80161ee:	2308      	movs	r3, #8
 80161f0:	9300      	str	r3, [sp, #0]
 80161f2:	2301      	movs	r3, #1
 80161f4:	68b9      	ldr	r1, [r7, #8]
 80161f6:	2001      	movs	r0, #1
 80161f8:	47a0      	blx	r4
 80161fa:	4603      	mov	r3, r0
}
 80161fc:	4618      	mov	r0, r3
 80161fe:	3714      	adds	r7, #20
 8016200:	46bd      	mov	sp, r7
 8016202:	bd90      	pop	{r4, r7, pc}
 8016204:	08023a3c 	.word	0x08023a3c
 8016208:	08023a4c 	.word	0x08023a4c
 801620c:	08023bb4 	.word	0x08023bb4

08016210 <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 8016210:	b580      	push	{r7, lr}
 8016212:	b088      	sub	sp, #32
 8016214:	af00      	add	r7, sp, #0
 8016216:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8016218:	2300      	movs	r3, #0
 801621a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	781b      	ldrb	r3, [r3, #0]
 8016220:	3b01      	subs	r3, #1
 8016222:	2b38      	cmp	r3, #56	@ 0x38
 8016224:	f200 8167 	bhi.w	80164f6 <RegionAU915GetPhyParam+0x2e6>
 8016228:	a201      	add	r2, pc, #4	@ (adr r2, 8016230 <RegionAU915GetPhyParam+0x20>)
 801622a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801622e:	bf00      	nop
 8016230:	08016315 	.word	0x08016315
 8016234:	08016329 	.word	0x08016329
 8016238:	080164f7 	.word	0x080164f7
 801623c:	080164f7 	.word	0x080164f7
 8016240:	080164f7 	.word	0x080164f7
 8016244:	0801633d 	.word	0x0801633d
 8016248:	080164f7 	.word	0x080164f7
 801624c:	08016383 	.word	0x08016383
 8016250:	080164f7 	.word	0x080164f7
 8016254:	08016389 	.word	0x08016389
 8016258:	0801638f 	.word	0x0801638f
 801625c:	08016395 	.word	0x08016395
 8016260:	0801639b 	.word	0x0801639b
 8016264:	080163c3 	.word	0x080163c3
 8016268:	080163eb 	.word	0x080163eb
 801626c:	080163f1 	.word	0x080163f1
 8016270:	080163f9 	.word	0x080163f9
 8016274:	08016401 	.word	0x08016401
 8016278:	08016409 	.word	0x08016409
 801627c:	08016411 	.word	0x08016411
 8016280:	08016419 	.word	0x08016419
 8016284:	08016421 	.word	0x08016421
 8016288:	08016435 	.word	0x08016435
 801628c:	0801643b 	.word	0x0801643b
 8016290:	08016441 	.word	0x08016441
 8016294:	08016447 	.word	0x08016447
 8016298:	08016453 	.word	0x08016453
 801629c:	0801645f 	.word	0x0801645f
 80162a0:	08016465 	.word	0x08016465
 80162a4:	0801646d 	.word	0x0801646d
 80162a8:	08016473 	.word	0x08016473
 80162ac:	08016479 	.word	0x08016479
 80162b0:	0801647f 	.word	0x0801647f
 80162b4:	08016343 	.word	0x08016343
 80162b8:	080164f7 	.word	0x080164f7
 80162bc:	080164f7 	.word	0x080164f7
 80162c0:	080164f7 	.word	0x080164f7
 80162c4:	080164f7 	.word	0x080164f7
 80162c8:	080164f7 	.word	0x080164f7
 80162cc:	080164f7 	.word	0x080164f7
 80162d0:	080164f7 	.word	0x080164f7
 80162d4:	080164f7 	.word	0x080164f7
 80162d8:	080164f7 	.word	0x080164f7
 80162dc:	080164f7 	.word	0x080164f7
 80162e0:	080164f7 	.word	0x080164f7
 80162e4:	080164f7 	.word	0x080164f7
 80162e8:	080164f7 	.word	0x080164f7
 80162ec:	08016485 	.word	0x08016485
 80162f0:	08016499 	.word	0x08016499
 80162f4:	080164a7 	.word	0x080164a7
 80162f8:	080164ad 	.word	0x080164ad
 80162fc:	080164f7 	.word	0x080164f7
 8016300:	080164b3 	.word	0x080164b3
 8016304:	080164c7 	.word	0x080164c7
 8016308:	080164cd 	.word	0x080164cd
 801630c:	080164d3 	.word	0x080164d3
 8016310:	080164e3 	.word	0x080164e3
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8016314:	687b      	ldr	r3, [r7, #4]
 8016316:	78db      	ldrb	r3, [r3, #3]
 8016318:	2b00      	cmp	r3, #0
 801631a:	d102      	bne.n	8016322 <RegionAU915GetPhyParam+0x112>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 801631c:	2308      	movs	r3, #8
 801631e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016320:	e0ea      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016322:	2302      	movs	r3, #2
 8016324:	61bb      	str	r3, [r7, #24]
            break;
 8016326:	e0e7      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	789b      	ldrb	r3, [r3, #2]
 801632c:	2b00      	cmp	r3, #0
 801632e:	d102      	bne.n	8016336 <RegionAU915GetPhyParam+0x126>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 8016330:	2300      	movs	r3, #0
 8016332:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016334:	e0e0      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016336:	2302      	movs	r3, #2
 8016338:	61bb      	str	r3, [r7, #24]
            break;
 801633a:	e0dd      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 801633c:	2302      	movs	r3, #2
 801633e:	61bb      	str	r3, [r7, #24]
            break;
 8016340:	e0da      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016348:	733b      	strb	r3, [r7, #12]
 801634a:	2306      	movs	r3, #6
 801634c:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	789b      	ldrb	r3, [r3, #2]
 8016352:	2b00      	cmp	r3, #0
 8016354:	d101      	bne.n	801635a <RegionAU915GetPhyParam+0x14a>
 8016356:	2300      	movs	r3, #0
 8016358:	e000      	b.n	801635c <RegionAU915GetPhyParam+0x14c>
 801635a:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801635c:	73bb      	strb	r3, [r7, #14]
 801635e:	2348      	movs	r3, #72	@ 0x48
 8016360:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8016362:	4b69      	ldr	r3, [pc, #420]	@ (8016508 <RegionAU915GetPhyParam+0x2f8>)
 8016364:	681b      	ldr	r3, [r3, #0]
 8016366:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801636a:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801636c:	4b66      	ldr	r3, [pc, #408]	@ (8016508 <RegionAU915GetPhyParam+0x2f8>)
 801636e:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016370:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8016372:	f107 030c 	add.w	r3, r7, #12
 8016376:	4618      	mov	r0, r3
 8016378:	f002 f881 	bl	801847e <RegionCommonGetNextLowerTxDr>
 801637c:	4603      	mov	r3, r0
 801637e:	61bb      	str	r3, [r7, #24]
            break;
 8016380:	e0ba      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 8016382:	2300      	movs	r3, #0
 8016384:	61bb      	str	r3, [r7, #24]
            break;
 8016386:	e0b7      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 8016388:	2300      	movs	r3, #0
 801638a:	61bb      	str	r3, [r7, #24]
            break;
 801638c:	e0b4      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801638e:	2340      	movs	r3, #64	@ 0x40
 8016390:	61bb      	str	r3, [r7, #24]
            break;
 8016392:	e0b1      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8016394:	2320      	movs	r3, #32
 8016396:	61bb      	str	r3, [r7, #24]
            break;
 8016398:	e0ae      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	789b      	ldrb	r3, [r3, #2]
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d107      	bne.n	80163b2 <RegionAU915GetPhyParam+0x1a2>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80163a8:	461a      	mov	r2, r3
 80163aa:	4b58      	ldr	r3, [pc, #352]	@ (801650c <RegionAU915GetPhyParam+0x2fc>)
 80163ac:	5c9b      	ldrb	r3, [r3, r2]
 80163ae:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 80163b0:	e0a2      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80163b8:	461a      	mov	r2, r3
 80163ba:	4b55      	ldr	r3, [pc, #340]	@ (8016510 <RegionAU915GetPhyParam+0x300>)
 80163bc:	5c9b      	ldrb	r3, [r3, r2]
 80163be:	61bb      	str	r3, [r7, #24]
            break;
 80163c0:	e09a      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	789b      	ldrb	r3, [r3, #2]
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d107      	bne.n	80163da <RegionAU915GetPhyParam+0x1ca>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 80163ca:	687b      	ldr	r3, [r7, #4]
 80163cc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80163d0:	461a      	mov	r2, r3
 80163d2:	4b50      	ldr	r3, [pc, #320]	@ (8016514 <RegionAU915GetPhyParam+0x304>)
 80163d4:	5c9b      	ldrb	r3, [r3, r2]
 80163d6:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 80163d8:	e08e      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80163e0:	461a      	mov	r2, r3
 80163e2:	4b4d      	ldr	r3, [pc, #308]	@ (8016518 <RegionAU915GetPhyParam+0x308>)
 80163e4:	5c9b      	ldrb	r3, [r3, r2]
 80163e6:	61bb      	str	r3, [r7, #24]
            break;
 80163e8:	e086      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 80163ea:	2300      	movs	r3, #0
 80163ec:	61bb      	str	r3, [r7, #24]
            break;
 80163ee:	e083      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 80163f0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80163f4:	61bb      	str	r3, [r7, #24]
            break;
 80163f6:	e07f      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 80163f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80163fc:	61bb      	str	r3, [r7, #24]
            break;
 80163fe:	e07b      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016400:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8016404:	61bb      	str	r3, [r7, #24]
            break;
 8016406:	e077      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016408:	f241 3388 	movw	r3, #5000	@ 0x1388
 801640c:	61bb      	str	r3, [r7, #24]
            break;
 801640e:	e073      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016410:	f241 7370 	movw	r3, #6000	@ 0x1770
 8016414:	61bb      	str	r3, [r7, #24]
            break;
 8016416:	e06f      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8016418:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 801641c:	61bb      	str	r3, [r7, #24]
            break;
 801641e:	e06b      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8016420:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016424:	483d      	ldr	r0, [pc, #244]	@ (801651c <RegionAU915GetPhyParam+0x30c>)
 8016426:	f004 fd6f 	bl	801af08 <randr>
 801642a:	4603      	mov	r3, r0
 801642c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016430:	61bb      	str	r3, [r7, #24]
            break;
 8016432:	e061      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
            break;
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016434:	2300      	movs	r3, #0
 8016436:	61bb      	str	r3, [r7, #24]
            break;
 8016438:	e05e      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 801643a:	4b39      	ldr	r3, [pc, #228]	@ (8016520 <RegionAU915GetPhyParam+0x310>)
 801643c:	61bb      	str	r3, [r7, #24]
            break;
 801643e:	e05b      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8016440:	2308      	movs	r3, #8
 8016442:	61bb      	str	r3, [r7, #24]
            break;
 8016444:	e058      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8016446:	4b30      	ldr	r3, [pc, #192]	@ (8016508 <RegionAU915GetPhyParam+0x2f8>)
 8016448:	681b      	ldr	r3, [r3, #0]
 801644a:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801644e:	61bb      	str	r3, [r7, #24]
            break;
 8016450:	e052      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016452:	4b2d      	ldr	r3, [pc, #180]	@ (8016508 <RegionAU915GetPhyParam+0x2f8>)
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801645a:	61bb      	str	r3, [r7, #24]
            break;
 801645c:	e04c      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 801645e:	2348      	movs	r3, #72	@ 0x48
 8016460:	61bb      	str	r3, [r7, #24]
            break;
 8016462:	e049      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016464:	4b28      	ldr	r3, [pc, #160]	@ (8016508 <RegionAU915GetPhyParam+0x2f8>)
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	61bb      	str	r3, [r7, #24]
            break;
 801646a:	e045      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 801646c:	2301      	movs	r3, #1
 801646e:	61bb      	str	r3, [r7, #24]
            break;
 8016470:	e042      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8016472:	2300      	movs	r3, #0
 8016474:	61bb      	str	r3, [r7, #24]
            break;
 8016476:	e03f      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 8016478:	4b2a      	ldr	r3, [pc, #168]	@ (8016524 <RegionAU915GetPhyParam+0x314>)
 801647a:	61bb      	str	r3, [r7, #24]
            break;
 801647c:	e03c      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 801647e:	4b2a      	ldr	r3, [pc, #168]	@ (8016528 <RegionAU915GetPhyParam+0x318>)
 8016480:	61bb      	str	r3, [r7, #24]
            break;
 8016482:	e039      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	791b      	ldrb	r3, [r3, #4]
 8016488:	4a28      	ldr	r2, [pc, #160]	@ (801652c <RegionAU915GetPhyParam+0x31c>)
 801648a:	4925      	ldr	r1, [pc, #148]	@ (8016520 <RegionAU915GetPhyParam+0x310>)
 801648c:	4618      	mov	r0, r3
 801648e:	f001 f958 	bl	8017742 <RegionBaseUSCalcDownlinkFrequency>
 8016492:	4603      	mov	r3, r0
 8016494:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016496:	e02f      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8016498:	2313      	movs	r3, #19
 801649a:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 801649c:	2303      	movs	r3, #3
 801649e:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 80164a0:	2301      	movs	r3, #1
 80164a2:	76bb      	strb	r3, [r7, #26]
            break;
 80164a4:	e028      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 80164a6:	2308      	movs	r3, #8
 80164a8:	61bb      	str	r3, [r7, #24]
            break;
 80164aa:	e025      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 80164ac:	2308      	movs	r3, #8
 80164ae:	61bb      	str	r3, [r7, #24]
            break;
 80164b0:	e022      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	791b      	ldrb	r3, [r3, #4]
 80164b6:	4a1d      	ldr	r2, [pc, #116]	@ (801652c <RegionAU915GetPhyParam+0x31c>)
 80164b8:	4919      	ldr	r1, [pc, #100]	@ (8016520 <RegionAU915GetPhyParam+0x310>)
 80164ba:	4618      	mov	r0, r3
 80164bc:	f001 f941 	bl	8017742 <RegionBaseUSCalcDownlinkFrequency>
 80164c0:	4603      	mov	r3, r0
 80164c2:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 80164c4:	e018      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 80164c6:	2308      	movs	r3, #8
 80164c8:	61bb      	str	r3, [r7, #24]
            break;
 80164ca:	e015      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 80164cc:	2308      	movs	r3, #8
 80164ce:	61bb      	str	r3, [r7, #24]
            break;
 80164d0:	e012      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80164d8:	461a      	mov	r2, r3
 80164da:	4b15      	ldr	r3, [pc, #84]	@ (8016530 <RegionAU915GetPhyParam+0x320>)
 80164dc:	5c9b      	ldrb	r3, [r3, r2]
 80164de:	61bb      	str	r3, [r7, #24]
            break;
 80164e0:	e00a      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80164e8:	4912      	ldr	r1, [pc, #72]	@ (8016534 <RegionAU915GetPhyParam+0x324>)
 80164ea:	4618      	mov	r0, r3
 80164ec:	f002 f81a 	bl	8018524 <RegionCommonGetBandwidth>
 80164f0:	4603      	mov	r3, r0
 80164f2:	61bb      	str	r3, [r7, #24]
            break;
 80164f4:	e000      	b.n	80164f8 <RegionAU915GetPhyParam+0x2e8>
        }
        default:
        {
            break;
 80164f6:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 80164f8:	69bb      	ldr	r3, [r7, #24]
 80164fa:	61fb      	str	r3, [r7, #28]
 80164fc:	69fb      	ldr	r3, [r7, #28]
}
 80164fe:	4618      	mov	r0, r3
 8016500:	3720      	adds	r7, #32
 8016502:	46bd      	mov	sp, r7
 8016504:	bd80      	pop	{r7, pc}
 8016506:	bf00      	nop
 8016508:	200020f4 	.word	0x200020f4
 801650c:	08023ab8 	.word	0x08023ab8
 8016510:	08023ad8 	.word	0x08023ad8
 8016514:	08023ac8 	.word	0x08023ac8
 8016518:	08023ae8 	.word	0x08023ae8
 801651c:	fffffc18 	.word	0xfffffc18
 8016520:	370870a0 	.word	0x370870a0
 8016524:	41f00000 	.word	0x41f00000
 8016528:	4009999a 	.word	0x4009999a
 801652c:	000927c0 	.word	0x000927c0
 8016530:	08023a3c 	.word	0x08023a3c
 8016534:	08023a4c 	.word	0x08023a4c

08016538 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016538:	b590      	push	{r4, r7, lr}
 801653a:	b085      	sub	sp, #20
 801653c:	af02      	add	r7, sp, #8
 801653e:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016540:	4b11      	ldr	r3, [pc, #68]	@ (8016588 <RegionAU915SetBandTxDone+0x50>)
 8016542:	681a      	ldr	r2, [r3, #0]
 8016544:	4b11      	ldr	r3, [pc, #68]	@ (801658c <RegionAU915SetBandTxDone+0x54>)
 8016546:	6819      	ldr	r1, [r3, #0]
 8016548:	687b      	ldr	r3, [r7, #4]
 801654a:	781b      	ldrb	r3, [r3, #0]
 801654c:	4618      	mov	r0, r3
 801654e:	4603      	mov	r3, r0
 8016550:	005b      	lsls	r3, r3, #1
 8016552:	4403      	add	r3, r0
 8016554:	009b      	lsls	r3, r3, #2
 8016556:	440b      	add	r3, r1
 8016558:	3309      	adds	r3, #9
 801655a:	781b      	ldrb	r3, [r3, #0]
 801655c:	4619      	mov	r1, r3
 801655e:	460b      	mov	r3, r1
 8016560:	005b      	lsls	r3, r3, #1
 8016562:	440b      	add	r3, r1
 8016564:	00db      	lsls	r3, r3, #3
 8016566:	18d0      	adds	r0, r2, r3
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	6899      	ldr	r1, [r3, #8]
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	785c      	ldrb	r4, [r3, #1]
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	691a      	ldr	r2, [r3, #16]
 8016574:	9200      	str	r2, [sp, #0]
 8016576:	68db      	ldr	r3, [r3, #12]
 8016578:	4622      	mov	r2, r4
 801657a:	f001 fb59 	bl	8017c30 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 801657e:	bf00      	nop
 8016580:	370c      	adds	r7, #12
 8016582:	46bd      	mov	sp, r7
 8016584:	bd90      	pop	{r4, r7, pc}
 8016586:	bf00      	nop
 8016588:	200020f0 	.word	0x200020f0
 801658c:	200020f4 	.word	0x200020f4

08016590 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8016590:	b580      	push	{r7, lr}
 8016592:	b08a      	sub	sp, #40	@ 0x28
 8016594:	af00      	add	r7, sp, #0
 8016596:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 8016598:	2301      	movs	r3, #1
 801659a:	81bb      	strh	r3, [r7, #12]
 801659c:	2300      	movs	r3, #0
 801659e:	73bb      	strb	r3, [r7, #14]
 80165a0:	2300      	movs	r3, #0
 80165a2:	613b      	str	r3, [r7, #16]
 80165a4:	2300      	movs	r3, #0
 80165a6:	617b      	str	r3, [r7, #20]
 80165a8:	2300      	movs	r3, #0
 80165aa:	61bb      	str	r3, [r7, #24]
 80165ac:	2300      	movs	r3, #0
 80165ae:	61fb      	str	r3, [r7, #28]
 80165b0:	2300      	movs	r3, #0
 80165b2:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	7a1b      	ldrb	r3, [r3, #8]
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d007      	beq.n	80165ce <RegionAU915InitDefaults+0x3e>
 80165be:	2b00      	cmp	r3, #0
 80165c0:	f2c0 8106 	blt.w	80167d0 <RegionAU915InitDefaults+0x240>
 80165c4:	3b01      	subs	r3, #1
 80165c6:	2b01      	cmp	r3, #1
 80165c8:	f200 8102 	bhi.w	80167d0 <RegionAU915InitDefaults+0x240>
 80165cc:	e0ce      	b.n	801676c <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	681b      	ldr	r3, [r3, #0]
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	f000 80fe 	beq.w	80167d4 <RegionAU915InitDefaults+0x244>
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	685b      	ldr	r3, [r3, #4]
 80165dc:	2b00      	cmp	r3, #0
 80165de:	f000 80f9 	beq.w	80167d4 <RegionAU915InitDefaults+0x244>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 80165e2:	687b      	ldr	r3, [r7, #4]
 80165e4:	681b      	ldr	r3, [r3, #0]
 80165e6:	4a7d      	ldr	r2, [pc, #500]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 80165e8:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	685b      	ldr	r3, [r3, #4]
 80165ee:	4a7c      	ldr	r2, [pc, #496]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 80165f0:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 80165f2:	4b7a      	ldr	r3, [pc, #488]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	2200      	movs	r2, #0
 80165f8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 80165fc:	4b77      	ldr	r3, [pc, #476]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 80165fe:	681b      	ldr	r3, [r3, #0]
 8016600:	2200      	movs	r2, #0
 8016602:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 8016606:	4b75      	ldr	r3, [pc, #468]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	4618      	mov	r0, r3
 801660c:	f107 030c 	add.w	r3, r7, #12
 8016610:	2218      	movs	r2, #24
 8016612:	4619      	mov	r1, r3
 8016614:	f004 fc8f 	bl	801af36 <memcpy1>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016618:	2300      	movs	r3, #0
 801661a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801661e:	e02e      	b.n	801667e <RegionAU915InitDefaults+0xee>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 8016620:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016624:	4a6f      	ldr	r2, [pc, #444]	@ (80167e4 <RegionAU915InitDefaults+0x254>)
 8016626:	fb03 f202 	mul.w	r2, r3, r2
 801662a:	4b6f      	ldr	r3, [pc, #444]	@ (80167e8 <RegionAU915InitDefaults+0x258>)
 801662c:	4413      	add	r3, r2
 801662e:	4a6c      	ldr	r2, [pc, #432]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016630:	6811      	ldr	r1, [r2, #0]
 8016632:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016636:	4618      	mov	r0, r3
 8016638:	4613      	mov	r3, r2
 801663a:	005b      	lsls	r3, r3, #1
 801663c:	4413      	add	r3, r2
 801663e:	009b      	lsls	r3, r3, #2
 8016640:	440b      	add	r3, r1
 8016642:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016644:	4b66      	ldr	r3, [pc, #408]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016646:	6819      	ldr	r1, [r3, #0]
 8016648:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801664c:	4613      	mov	r3, r2
 801664e:	005b      	lsls	r3, r3, #1
 8016650:	4413      	add	r3, r2
 8016652:	009b      	lsls	r3, r3, #2
 8016654:	440b      	add	r3, r1
 8016656:	3308      	adds	r3, #8
 8016658:	2250      	movs	r2, #80	@ 0x50
 801665a:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801665c:	4b60      	ldr	r3, [pc, #384]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 801665e:	6819      	ldr	r1, [r3, #0]
 8016660:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016664:	4613      	mov	r3, r2
 8016666:	005b      	lsls	r3, r3, #1
 8016668:	4413      	add	r3, r2
 801666a:	009b      	lsls	r3, r3, #2
 801666c:	440b      	add	r3, r1
 801666e:	3309      	adds	r3, #9
 8016670:	2200      	movs	r2, #0
 8016672:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8016674:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016678:	3301      	adds	r3, #1
 801667a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801667e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016682:	2b3f      	cmp	r3, #63	@ 0x3f
 8016684:	d9cc      	bls.n	8016620 <RegionAU915InitDefaults+0x90>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8016686:	2340      	movs	r3, #64	@ 0x40
 8016688:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801668c:	e02f      	b.n	80166ee <RegionAU915InitDefaults+0x15e>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801668e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016692:	3b40      	subs	r3, #64	@ 0x40
 8016694:	4a55      	ldr	r2, [pc, #340]	@ (80167ec <RegionAU915InitDefaults+0x25c>)
 8016696:	fb03 f202 	mul.w	r2, r3, r2
 801669a:	4b55      	ldr	r3, [pc, #340]	@ (80167f0 <RegionAU915InitDefaults+0x260>)
 801669c:	4413      	add	r3, r2
 801669e:	4a50      	ldr	r2, [pc, #320]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 80166a0:	6811      	ldr	r1, [r2, #0]
 80166a2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80166a6:	4618      	mov	r0, r3
 80166a8:	4613      	mov	r3, r2
 80166aa:	005b      	lsls	r3, r3, #1
 80166ac:	4413      	add	r3, r2
 80166ae:	009b      	lsls	r3, r3, #2
 80166b0:	440b      	add	r3, r1
 80166b2:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 80166b4:	4b4a      	ldr	r3, [pc, #296]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 80166b6:	6819      	ldr	r1, [r3, #0]
 80166b8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80166bc:	4613      	mov	r3, r2
 80166be:	005b      	lsls	r3, r3, #1
 80166c0:	4413      	add	r3, r2
 80166c2:	009b      	lsls	r3, r3, #2
 80166c4:	440b      	add	r3, r1
 80166c6:	3308      	adds	r3, #8
 80166c8:	2266      	movs	r2, #102	@ 0x66
 80166ca:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 80166cc:	4b44      	ldr	r3, [pc, #272]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 80166ce:	6819      	ldr	r1, [r3, #0]
 80166d0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80166d4:	4613      	mov	r3, r2
 80166d6:	005b      	lsls	r3, r3, #1
 80166d8:	4413      	add	r3, r2
 80166da:	009b      	lsls	r3, r3, #2
 80166dc:	440b      	add	r3, r1
 80166de:	3309      	adds	r3, #9
 80166e0:	2200      	movs	r2, #0
 80166e2:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 80166e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80166e8:	3301      	adds	r3, #1
 80166ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80166ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80166f2:	2b47      	cmp	r3, #71	@ 0x47
 80166f4:	d9cb      	bls.n	801668e <RegionAU915InitDefaults+0xfe>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 80166f6:	4b3a      	ldr	r3, [pc, #232]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 80166f8:	681b      	ldr	r3, [r3, #0]
 80166fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80166fe:	f8a3 248c 	strh.w	r2, [r3, #1164]	@ 0x48c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8016702:	4b37      	ldr	r3, [pc, #220]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016704:	681b      	ldr	r3, [r3, #0]
 8016706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801670a:	f8a3 248e 	strh.w	r2, [r3, #1166]	@ 0x48e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801670e:	4b34      	ldr	r3, [pc, #208]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016716:	f8a3 2490 	strh.w	r2, [r3, #1168]	@ 0x490
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801671a:	4b31      	ldr	r3, [pc, #196]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016722:	f8a3 2492 	strh.w	r2, [r3, #1170]	@ 0x492
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8016726:	4b2e      	ldr	r3, [pc, #184]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016728:	681b      	ldr	r3, [r3, #0]
 801672a:	22ff      	movs	r2, #255	@ 0xff
 801672c:	f8a3 2494 	strh.w	r2, [r3, #1172]	@ 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016730:	4b2b      	ldr	r3, [pc, #172]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	2200      	movs	r2, #0
 8016736:	f8a3 2496 	strh.w	r2, [r3, #1174]	@ 0x496
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801673a:	4b29      	ldr	r3, [pc, #164]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 801673c:	681b      	ldr	r3, [r3, #0]
 801673e:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8016742:	4b27      	ldr	r3, [pc, #156]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016744:	681b      	ldr	r3, [r3, #0]
 8016746:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801674a:	2206      	movs	r2, #6
 801674c:	4619      	mov	r1, r3
 801674e:	f001 fa49 	bl	8017be4 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 8016752:	4b22      	ldr	r3, [pc, #136]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801675a:	4b21      	ldr	r3, [pc, #132]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8016762:	2206      	movs	r2, #6
 8016764:	4619      	mov	r1, r3
 8016766:	f001 fa3d 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 801676a:	e034      	b.n	80167d6 <RegionAU915InitDefaults+0x246>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801676c:	4b1c      	ldr	r3, [pc, #112]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 801676e:	681b      	ldr	r3, [r3, #0]
 8016770:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8016774:	4b1a      	ldr	r3, [pc, #104]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 8016776:	681b      	ldr	r3, [r3, #0]
 8016778:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801677c:	2206      	movs	r2, #6
 801677e:	4619      	mov	r1, r3
 8016780:	f001 fa30 	bl	8017be4 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8016784:	2300      	movs	r3, #0
 8016786:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801678a:	e01c      	b.n	80167c6 <RegionAU915InitDefaults+0x236>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801678c:	4b13      	ldr	r3, [pc, #76]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 801678e:	681b      	ldr	r3, [r3, #0]
 8016790:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8016794:	3248      	adds	r2, #72	@ 0x48
 8016796:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801679a:	4b11      	ldr	r3, [pc, #68]	@ (80167e0 <RegionAU915InitDefaults+0x250>)
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80167a2:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 80167a6:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80167aa:	4b0c      	ldr	r3, [pc, #48]	@ (80167dc <RegionAU915InitDefaults+0x24c>)
 80167ac:	681b      	ldr	r3, [r3, #0]
 80167ae:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80167b2:	4001      	ands	r1, r0
 80167b4:	b289      	uxth	r1, r1
 80167b6:	3248      	adds	r2, #72	@ 0x48
 80167b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80167bc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80167c0:	3301      	adds	r3, #1
 80167c2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80167c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80167ca:	2b05      	cmp	r3, #5
 80167cc:	d9de      	bls.n	801678c <RegionAU915InitDefaults+0x1fc>
            }
            break;
 80167ce:	e002      	b.n	80167d6 <RegionAU915InitDefaults+0x246>
        }
        default:
        {
            break;
 80167d0:	bf00      	nop
 80167d2:	e000      	b.n	80167d6 <RegionAU915InitDefaults+0x246>
                return;
 80167d4:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 80167d6:	3728      	adds	r7, #40	@ 0x28
 80167d8:	46bd      	mov	sp, r7
 80167da:	bd80      	pop	{r7, pc}
 80167dc:	200020f0 	.word	0x200020f0
 80167e0:	200020f4 	.word	0x200020f4
 80167e4:	00030d40 	.word	0x00030d40
 80167e8:	368cd800 	.word	0x368cd800
 80167ec:	00186a00 	.word	0x00186a00
 80167f0:	36978660 	.word	0x36978660

080167f4 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80167f4:	b580      	push	{r7, lr}
 80167f6:	b082      	sub	sp, #8
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	6078      	str	r0, [r7, #4]
 80167fc:	460b      	mov	r3, r1
 80167fe:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8016800:	78fb      	ldrb	r3, [r7, #3]
 8016802:	2b0f      	cmp	r3, #15
 8016804:	d87e      	bhi.n	8016904 <RegionAU915Verify+0x110>
 8016806:	a201      	add	r2, pc, #4	@ (adr r2, 801680c <RegionAU915Verify+0x18>)
 8016808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801680c:	0801684d 	.word	0x0801684d
 8016810:	08016905 	.word	0x08016905
 8016814:	08016905 	.word	0x08016905
 8016818:	08016905 	.word	0x08016905
 801681c:	08016905 	.word	0x08016905
 8016820:	0801685b 	.word	0x0801685b
 8016824:	0801685b 	.word	0x0801685b
 8016828:	0801689f 	.word	0x0801689f
 801682c:	08016905 	.word	0x08016905
 8016830:	080168e3 	.word	0x080168e3
 8016834:	080168e3 	.word	0x080168e3
 8016838:	08016905 	.word	0x08016905
 801683c:	08016905 	.word	0x08016905
 8016840:	08016905 	.word	0x08016905
 8016844:	08016905 	.word	0x08016905
 8016848:	08016901 	.word	0x08016901
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	4618      	mov	r0, r3
 8016852:	f7ff fc67 	bl	8016124 <VerifyRfFreq>
 8016856:	4603      	mov	r3, r0
 8016858:	e055      	b.n	8016906 <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	789b      	ldrb	r3, [r3, #2]
 801685e:	2b00      	cmp	r3, #0
 8016860:	d10e      	bne.n	8016880 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	f993 3000 	ldrsb.w	r3, [r3]
 8016868:	2206      	movs	r2, #6
 801686a:	2100      	movs	r1, #0
 801686c:	4618      	mov	r0, r3
 801686e:	f001 f93c 	bl	8017aea <RegionCommonValueInRange>
 8016872:	4603      	mov	r3, r0
 8016874:	2b00      	cmp	r3, #0
 8016876:	bf14      	ite	ne
 8016878:	2301      	movne	r3, #1
 801687a:	2300      	moveq	r3, #0
 801687c:	b2db      	uxtb	r3, r3
 801687e:	e042      	b.n	8016906 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	f993 3000 	ldrsb.w	r3, [r3]
 8016886:	2206      	movs	r2, #6
 8016888:	2102      	movs	r1, #2
 801688a:	4618      	mov	r0, r3
 801688c:	f001 f92d 	bl	8017aea <RegionCommonValueInRange>
 8016890:	4603      	mov	r3, r0
 8016892:	2b00      	cmp	r3, #0
 8016894:	bf14      	ite	ne
 8016896:	2301      	movne	r3, #1
 8016898:	2300      	moveq	r3, #0
 801689a:	b2db      	uxtb	r3, r3
 801689c:	e033      	b.n	8016906 <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	789b      	ldrb	r3, [r3, #2]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d10e      	bne.n	80168c4 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	f993 3000 	ldrsb.w	r3, [r3]
 80168ac:	220d      	movs	r2, #13
 80168ae:	2108      	movs	r1, #8
 80168b0:	4618      	mov	r0, r3
 80168b2:	f001 f91a 	bl	8017aea <RegionCommonValueInRange>
 80168b6:	4603      	mov	r3, r0
 80168b8:	2b00      	cmp	r3, #0
 80168ba:	bf14      	ite	ne
 80168bc:	2301      	movne	r3, #1
 80168be:	2300      	moveq	r3, #0
 80168c0:	b2db      	uxtb	r3, r3
 80168c2:	e020      	b.n	8016906 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	f993 3000 	ldrsb.w	r3, [r3]
 80168ca:	220d      	movs	r2, #13
 80168cc:	2102      	movs	r1, #2
 80168ce:	4618      	mov	r0, r3
 80168d0:	f001 f90b 	bl	8017aea <RegionCommonValueInRange>
 80168d4:	4603      	mov	r3, r0
 80168d6:	2b00      	cmp	r3, #0
 80168d8:	bf14      	ite	ne
 80168da:	2301      	movne	r3, #1
 80168dc:	2300      	moveq	r3, #0
 80168de:	b2db      	uxtb	r3, r3
 80168e0:	e011      	b.n	8016906 <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	f993 3000 	ldrsb.w	r3, [r3]
 80168e8:	220e      	movs	r2, #14
 80168ea:	2100      	movs	r1, #0
 80168ec:	4618      	mov	r0, r3
 80168ee:	f001 f8fc 	bl	8017aea <RegionCommonValueInRange>
 80168f2:	4603      	mov	r3, r0
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	bf14      	ite	ne
 80168f8:	2301      	movne	r3, #1
 80168fa:	2300      	moveq	r3, #0
 80168fc:	b2db      	uxtb	r3, r3
 80168fe:	e002      	b.n	8016906 <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8016900:	2300      	movs	r3, #0
 8016902:	e000      	b.n	8016906 <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8016904:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 8016906:	4618      	mov	r0, r3
 8016908:	3708      	adds	r7, #8
 801690a:	46bd      	mov	sp, r7
 801690c:	bd80      	pop	{r7, pc}
 801690e:	bf00      	nop

08016910 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016910:	b480      	push	{r7}
 8016912:	b085      	sub	sp, #20
 8016914:	af00      	add	r7, sp, #0
 8016916:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	791b      	ldrb	r3, [r3, #4]
 801691c:	2b10      	cmp	r3, #16
 801691e:	d160      	bne.n	80169e2 <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	330f      	adds	r3, #15
 8016926:	781b      	ldrb	r3, [r3, #0]
 8016928:	2b01      	cmp	r3, #1
 801692a:	d15c      	bne.n	80169e6 <RegionAU915ApplyCFList+0xd6>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801692c:	2300      	movs	r3, #0
 801692e:	73fb      	strb	r3, [r7, #15]
 8016930:	2300      	movs	r3, #0
 8016932:	73bb      	strb	r3, [r7, #14]
 8016934:	e051      	b.n	80169da <RegionAU915ApplyCFList+0xca>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	681a      	ldr	r2, [r3, #0]
 801693a:	7bbb      	ldrb	r3, [r7, #14]
 801693c:	4413      	add	r3, r2
 801693e:	7819      	ldrb	r1, [r3, #0]
 8016940:	4b2b      	ldr	r3, [pc, #172]	@ (80169f0 <RegionAU915ApplyCFList+0xe0>)
 8016942:	681b      	ldr	r3, [r3, #0]
 8016944:	7bfa      	ldrb	r2, [r7, #15]
 8016946:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801694a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801694e:	4b28      	ldr	r3, [pc, #160]	@ (80169f0 <RegionAU915ApplyCFList+0xe0>)
 8016950:	681b      	ldr	r3, [r3, #0]
 8016952:	7bfa      	ldrb	r2, [r7, #15]
 8016954:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 8016958:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	681a      	ldr	r2, [r3, #0]
 8016960:	7bbb      	ldrb	r3, [r7, #14]
 8016962:	3301      	adds	r3, #1
 8016964:	4413      	add	r3, r2
 8016966:	781b      	ldrb	r3, [r3, #0]
 8016968:	021b      	lsls	r3, r3, #8
 801696a:	b299      	uxth	r1, r3
 801696c:	4b20      	ldr	r3, [pc, #128]	@ (80169f0 <RegionAU915ApplyCFList+0xe0>)
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	7bfa      	ldrb	r2, [r7, #15]
 8016972:	4301      	orrs	r1, r0
 8016974:	b289      	uxth	r1, r1
 8016976:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801697a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801697e:	7bfb      	ldrb	r3, [r7, #15]
 8016980:	2b04      	cmp	r3, #4
 8016982:	d10f      	bne.n	80169a4 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8016984:	4b1a      	ldr	r3, [pc, #104]	@ (80169f0 <RegionAU915ApplyCFList+0xe0>)
 8016986:	681b      	ldr	r3, [r3, #0]
 8016988:	7bfa      	ldrb	r2, [r7, #15]
 801698a:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801698e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016992:	4b17      	ldr	r3, [pc, #92]	@ (80169f0 <RegionAU915ApplyCFList+0xe0>)
 8016994:	681b      	ldr	r3, [r3, #0]
 8016996:	7bfa      	ldrb	r2, [r7, #15]
 8016998:	b2c9      	uxtb	r1, r1
 801699a:	b289      	uxth	r1, r1
 801699c:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 80169a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 80169a4:	4b13      	ldr	r3, [pc, #76]	@ (80169f4 <RegionAU915ApplyCFList+0xe4>)
 80169a6:	681b      	ldr	r3, [r3, #0]
 80169a8:	7bfa      	ldrb	r2, [r7, #15]
 80169aa:	3248      	adds	r2, #72	@ 0x48
 80169ac:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80169b0:	4b0f      	ldr	r3, [pc, #60]	@ (80169f0 <RegionAU915ApplyCFList+0xe0>)
 80169b2:	681b      	ldr	r3, [r3, #0]
 80169b4:	7bfa      	ldrb	r2, [r7, #15]
 80169b6:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 80169ba:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80169be:	4b0d      	ldr	r3, [pc, #52]	@ (80169f4 <RegionAU915ApplyCFList+0xe4>)
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	7bfa      	ldrb	r2, [r7, #15]
 80169c4:	4001      	ands	r1, r0
 80169c6:	b289      	uxth	r1, r1
 80169c8:	3248      	adds	r2, #72	@ 0x48
 80169ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80169ce:	7bfb      	ldrb	r3, [r7, #15]
 80169d0:	3301      	adds	r3, #1
 80169d2:	73fb      	strb	r3, [r7, #15]
 80169d4:	7bbb      	ldrb	r3, [r7, #14]
 80169d6:	3302      	adds	r3, #2
 80169d8:	73bb      	strb	r3, [r7, #14]
 80169da:	7bfb      	ldrb	r3, [r7, #15]
 80169dc:	2b04      	cmp	r3, #4
 80169de:	d9aa      	bls.n	8016936 <RegionAU915ApplyCFList+0x26>
 80169e0:	e002      	b.n	80169e8 <RegionAU915ApplyCFList+0xd8>
        return;
 80169e2:	bf00      	nop
 80169e4:	e000      	b.n	80169e8 <RegionAU915ApplyCFList+0xd8>
        return;
 80169e6:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 80169e8:	3714      	adds	r7, #20
 80169ea:	46bd      	mov	sp, r7
 80169ec:	bc80      	pop	{r7}
 80169ee:	4770      	bx	lr
 80169f0:	200020f4 	.word	0x200020f4
 80169f4:	200020f0 	.word	0x200020f0

080169f8 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b084      	sub	sp, #16
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	791b      	ldrb	r3, [r3, #4]
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d002      	beq.n	8016a0e <RegionAU915ChanMaskSet+0x16>
 8016a08:	2b01      	cmp	r3, #1
 8016a0a:	d038      	beq.n	8016a7e <RegionAU915ChanMaskSet+0x86>
 8016a0c:	e042      	b.n	8016a94 <RegionAU915ChanMaskSet+0x9c>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016a0e:	4b25      	ldr	r3, [pc, #148]	@ (8016aa4 <RegionAU915ChanMaskSet+0xac>)
 8016a10:	681b      	ldr	r3, [r3, #0]
 8016a12:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	2206      	movs	r2, #6
 8016a1c:	4619      	mov	r1, r3
 8016a1e:	f001 f8e1 	bl	8017be4 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8016a22:	4b20      	ldr	r3, [pc, #128]	@ (8016aa4 <RegionAU915ChanMaskSet+0xac>)
 8016a24:	681b      	ldr	r3, [r3, #0]
 8016a26:	f8b3 2494 	ldrh.w	r2, [r3, #1172]	@ 0x494
 8016a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8016aa4 <RegionAU915ChanMaskSet+0xac>)
 8016a2c:	681b      	ldr	r3, [r3, #0]
 8016a2e:	b2d2      	uxtb	r2, r2
 8016a30:	b292      	uxth	r2, r2
 8016a32:	f8a3 2494 	strh.w	r2, [r3, #1172]	@ 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8016a36:	4b1b      	ldr	r3, [pc, #108]	@ (8016aa4 <RegionAU915ChanMaskSet+0xac>)
 8016a38:	681b      	ldr	r3, [r3, #0]
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	f8a3 2496 	strh.w	r2, [r3, #1174]	@ 0x496

            for( uint8_t i = 0; i < 6; i++ )
 8016a40:	2300      	movs	r3, #0
 8016a42:	73fb      	strb	r3, [r7, #15]
 8016a44:	e017      	b.n	8016a76 <RegionAU915ChanMaskSet+0x7e>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 8016a46:	4b18      	ldr	r3, [pc, #96]	@ (8016aa8 <RegionAU915ChanMaskSet+0xb0>)
 8016a48:	681b      	ldr	r3, [r3, #0]
 8016a4a:	7bfa      	ldrb	r2, [r7, #15]
 8016a4c:	3248      	adds	r2, #72	@ 0x48
 8016a4e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8016a52:	4b14      	ldr	r3, [pc, #80]	@ (8016aa4 <RegionAU915ChanMaskSet+0xac>)
 8016a54:	681b      	ldr	r3, [r3, #0]
 8016a56:	7bfa      	ldrb	r2, [r7, #15]
 8016a58:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 8016a5c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8016a60:	4b11      	ldr	r3, [pc, #68]	@ (8016aa8 <RegionAU915ChanMaskSet+0xb0>)
 8016a62:	681b      	ldr	r3, [r3, #0]
 8016a64:	7bfa      	ldrb	r2, [r7, #15]
 8016a66:	4001      	ands	r1, r0
 8016a68:	b289      	uxth	r1, r1
 8016a6a:	3248      	adds	r2, #72	@ 0x48
 8016a6c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8016a70:	7bfb      	ldrb	r3, [r7, #15]
 8016a72:	3301      	adds	r3, #1
 8016a74:	73fb      	strb	r3, [r7, #15]
 8016a76:	7bfb      	ldrb	r3, [r7, #15]
 8016a78:	2b05      	cmp	r3, #5
 8016a7a:	d9e4      	bls.n	8016a46 <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 8016a7c:	e00c      	b.n	8016a98 <RegionAU915ChanMaskSet+0xa0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016a7e:	4b09      	ldr	r3, [pc, #36]	@ (8016aa4 <RegionAU915ChanMaskSet+0xac>)
 8016a80:	681b      	ldr	r3, [r3, #0]
 8016a82:	f203 408c 	addw	r0, r3, #1164	@ 0x48c
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	681b      	ldr	r3, [r3, #0]
 8016a8a:	2206      	movs	r2, #6
 8016a8c:	4619      	mov	r1, r3
 8016a8e:	f001 f8a9 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 8016a92:	e001      	b.n	8016a98 <RegionAU915ChanMaskSet+0xa0>
        }
        default:
            return false;
 8016a94:	2300      	movs	r3, #0
 8016a96:	e000      	b.n	8016a9a <RegionAU915ChanMaskSet+0xa2>
    }
    return true;
 8016a98:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016a9a:	4618      	mov	r0, r3
 8016a9c:	3710      	adds	r7, #16
 8016a9e:	46bd      	mov	sp, r7
 8016aa0:	bd80      	pop	{r7, pc}
 8016aa2:	bf00      	nop
 8016aa4:	200020f4 	.word	0x200020f4
 8016aa8:	200020f0 	.word	0x200020f0

08016aac <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016aac:	b580      	push	{r7, lr}
 8016aae:	b088      	sub	sp, #32
 8016ab0:	af02      	add	r7, sp, #8
 8016ab2:	60ba      	str	r2, [r7, #8]
 8016ab4:	607b      	str	r3, [r7, #4]
 8016ab6:	4603      	mov	r3, r0
 8016ab8:	73fb      	strb	r3, [r7, #15]
 8016aba:	460b      	mov	r3, r1
 8016abc:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 8016abe:	2300      	movs	r3, #0
 8016ac0:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 8016ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016ac6:	2b0d      	cmp	r3, #13
 8016ac8:	bfa8      	it	ge
 8016aca:	230d      	movge	r3, #13
 8016acc:	b25a      	sxtb	r2, r3
 8016ace:	687b      	ldr	r3, [r7, #4]
 8016ad0:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016ad8:	4916      	ldr	r1, [pc, #88]	@ (8016b34 <RegionAU915ComputeRxWindowParameters+0x88>)
 8016ada:	4618      	mov	r0, r3
 8016adc:	f001 fd22 	bl	8018524 <RegionCommonGetBandwidth>
 8016ae0:	4603      	mov	r3, r0
 8016ae2:	b2da      	uxtb	r2, r3
 8016ae4:	687b      	ldr	r3, [r7, #4]
 8016ae6:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016aee:	461a      	mov	r2, r3
 8016af0:	4b11      	ldr	r3, [pc, #68]	@ (8016b38 <RegionAU915ComputeRxWindowParameters+0x8c>)
 8016af2:	5c9a      	ldrb	r2, [r3, r2]
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016afa:	4619      	mov	r1, r3
 8016afc:	4b0d      	ldr	r3, [pc, #52]	@ (8016b34 <RegionAU915ComputeRxWindowParameters+0x88>)
 8016afe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016b02:	4619      	mov	r1, r3
 8016b04:	4610      	mov	r0, r2
 8016b06:	f001 fa8b 	bl	8018020 <RegionCommonComputeSymbolTimeLoRa>
 8016b0a:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8016b3c <RegionAU915ComputeRxWindowParameters+0x90>)
 8016b0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016b10:	4798      	blx	r3
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	3308      	adds	r3, #8
 8016b16:	687a      	ldr	r2, [r7, #4]
 8016b18:	320c      	adds	r2, #12
 8016b1a:	7bb9      	ldrb	r1, [r7, #14]
 8016b1c:	9201      	str	r2, [sp, #4]
 8016b1e:	9300      	str	r3, [sp, #0]
 8016b20:	4603      	mov	r3, r0
 8016b22:	68ba      	ldr	r2, [r7, #8]
 8016b24:	6978      	ldr	r0, [r7, #20]
 8016b26:	f001 faa1 	bl	801806c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 8016b2a:	bf00      	nop
 8016b2c:	3718      	adds	r7, #24
 8016b2e:	46bd      	mov	sp, r7
 8016b30:	bd80      	pop	{r7, pc}
 8016b32:	bf00      	nop
 8016b34:	08023a4c 	.word	0x08023a4c
 8016b38:	08023a3c 	.word	0x08023a3c
 8016b3c:	08023bb4 	.word	0x08023bb4

08016b40 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016b40:	b590      	push	{r4, r7, lr}
 8016b42:	b091      	sub	sp, #68	@ 0x44
 8016b44:	af0a      	add	r7, sp, #40	@ 0x28
 8016b46:	6078      	str	r0, [r7, #4]
 8016b48:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 8016b4a:	687b      	ldr	r3, [r7, #4]
 8016b4c:	785b      	ldrb	r3, [r3, #1]
 8016b4e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8016b50:	2300      	movs	r3, #0
 8016b52:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8016b54:	2300      	movs	r3, #0
 8016b56:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	685b      	ldr	r3, [r3, #4]
 8016b5c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8016b5e:	4b34      	ldr	r3, [pc, #208]	@ (8016c30 <RegionAU915RxConfig+0xf0>)
 8016b60:	685b      	ldr	r3, [r3, #4]
 8016b62:	4798      	blx	r3
 8016b64:	4603      	mov	r3, r0
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	d001      	beq.n	8016b6e <RegionAU915RxConfig+0x2e>
    {
        return false;
 8016b6a:	2300      	movs	r3, #0
 8016b6c:	e05c      	b.n	8016c28 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	7cdb      	ldrb	r3, [r3, #19]
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d109      	bne.n	8016b8a <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	781b      	ldrb	r3, [r3, #0]
 8016b7a:	f003 0307 	and.w	r3, r3, #7
 8016b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8016c34 <RegionAU915RxConfig+0xf4>)
 8016b80:	fb03 f202 	mul.w	r2, r3, r2
 8016b84:	4b2c      	ldr	r3, [pc, #176]	@ (8016c38 <RegionAU915RxConfig+0xf8>)
 8016b86:	4413      	add	r3, r2
 8016b88:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 8016b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016b8e:	4a2b      	ldr	r2, [pc, #172]	@ (8016c3c <RegionAU915RxConfig+0xfc>)
 8016b90:	5cd3      	ldrb	r3, [r2, r3]
 8016b92:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8016b94:	4b26      	ldr	r3, [pc, #152]	@ (8016c30 <RegionAU915RxConfig+0xf0>)
 8016b96:	68db      	ldr	r3, [r3, #12]
 8016b98:	6938      	ldr	r0, [r7, #16]
 8016b9a:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8016b9c:	4b24      	ldr	r3, [pc, #144]	@ (8016c30 <RegionAU915RxConfig+0xf0>)
 8016b9e:	699c      	ldr	r4, [r3, #24]
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	789b      	ldrb	r3, [r3, #2]
 8016ba4:	4618      	mov	r0, r3
 8016ba6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016baa:	687b      	ldr	r3, [r7, #4]
 8016bac:	689b      	ldr	r3, [r3, #8]
 8016bae:	b29b      	uxth	r3, r3
 8016bb0:	687a      	ldr	r2, [r7, #4]
 8016bb2:	7c92      	ldrb	r2, [r2, #18]
 8016bb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8016bb6:	2201      	movs	r2, #1
 8016bb8:	9208      	str	r2, [sp, #32]
 8016bba:	2200      	movs	r2, #0
 8016bbc:	9207      	str	r2, [sp, #28]
 8016bbe:	2200      	movs	r2, #0
 8016bc0:	9206      	str	r2, [sp, #24]
 8016bc2:	2200      	movs	r2, #0
 8016bc4:	9205      	str	r2, [sp, #20]
 8016bc6:	2200      	movs	r2, #0
 8016bc8:	9204      	str	r2, [sp, #16]
 8016bca:	2200      	movs	r2, #0
 8016bcc:	9203      	str	r2, [sp, #12]
 8016bce:	9302      	str	r3, [sp, #8]
 8016bd0:	2308      	movs	r3, #8
 8016bd2:	9301      	str	r3, [sp, #4]
 8016bd4:	2300      	movs	r3, #0
 8016bd6:	9300      	str	r3, [sp, #0]
 8016bd8:	2301      	movs	r3, #1
 8016bda:	460a      	mov	r2, r1
 8016bdc:	4601      	mov	r1, r0
 8016bde:	2001      	movs	r0, #1
 8016be0:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8016be2:	687b      	ldr	r3, [r7, #4]
 8016be4:	7c5b      	ldrb	r3, [r3, #17]
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d005      	beq.n	8016bf6 <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8016bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016bee:	4a14      	ldr	r2, [pc, #80]	@ (8016c40 <RegionAU915RxConfig+0x100>)
 8016bf0:	5cd3      	ldrb	r3, [r2, r3]
 8016bf2:	75fb      	strb	r3, [r7, #23]
 8016bf4:	e004      	b.n	8016c00 <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 8016bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016bfa:	4a12      	ldr	r2, [pc, #72]	@ (8016c44 <RegionAU915RxConfig+0x104>)
 8016bfc:	5cd3      	ldrb	r3, [r2, r3]
 8016bfe:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8016c00:	4b0b      	ldr	r3, [pc, #44]	@ (8016c30 <RegionAU915RxConfig+0xf0>)
 8016c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016c04:	7dfa      	ldrb	r2, [r7, #23]
 8016c06:	320d      	adds	r2, #13
 8016c08:	b2d2      	uxtb	r2, r2
 8016c0a:	4611      	mov	r1, r2
 8016c0c:	2001      	movs	r0, #1
 8016c0e:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	7cdb      	ldrb	r3, [r3, #19]
 8016c14:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016c18:	6939      	ldr	r1, [r7, #16]
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	f001 fca0 	bl	8018560 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 8016c20:	683b      	ldr	r3, [r7, #0]
 8016c22:	7bfa      	ldrb	r2, [r7, #15]
 8016c24:	701a      	strb	r2, [r3, #0]
    return true;
 8016c26:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016c28:	4618      	mov	r0, r3
 8016c2a:	371c      	adds	r7, #28
 8016c2c:	46bd      	mov	sp, r7
 8016c2e:	bd90      	pop	{r4, r7, pc}
 8016c30:	08023bb4 	.word	0x08023bb4
 8016c34:	000927c0 	.word	0x000927c0
 8016c38:	370870a0 	.word	0x370870a0
 8016c3c:	08023a3c 	.word	0x08023a3c
 8016c40:	08023ac8 	.word	0x08023ac8
 8016c44:	08023ab8 	.word	0x08023ab8

08016c48 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016c48:	b590      	push	{r4, r7, lr}
 8016c4a:	b093      	sub	sp, #76	@ 0x4c
 8016c4c:	af0a      	add	r7, sp, #40	@ 0x28
 8016c4e:	60f8      	str	r0, [r7, #12]
 8016c50:	60b9      	str	r1, [r7, #8]
 8016c52:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 8016c54:	68fb      	ldr	r3, [r7, #12]
 8016c56:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016c5a:	461a      	mov	r2, r3
 8016c5c:	4b47      	ldr	r3, [pc, #284]	@ (8016d7c <RegionAU915TxConfig+0x134>)
 8016c5e:	5c9b      	ldrb	r3, [r3, r2]
 8016c60:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 8016c62:	68fb      	ldr	r3, [r7, #12]
 8016c64:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8016c68:	4b45      	ldr	r3, [pc, #276]	@ (8016d80 <RegionAU915TxConfig+0x138>)
 8016c6a:	681a      	ldr	r2, [r3, #0]
 8016c6c:	4b45      	ldr	r3, [pc, #276]	@ (8016d84 <RegionAU915TxConfig+0x13c>)
 8016c6e:	6819      	ldr	r1, [r3, #0]
 8016c70:	68fb      	ldr	r3, [r7, #12]
 8016c72:	781b      	ldrb	r3, [r3, #0]
 8016c74:	461c      	mov	r4, r3
 8016c76:	4623      	mov	r3, r4
 8016c78:	005b      	lsls	r3, r3, #1
 8016c7a:	4423      	add	r3, r4
 8016c7c:	009b      	lsls	r3, r3, #2
 8016c7e:	440b      	add	r3, r1
 8016c80:	3309      	adds	r3, #9
 8016c82:	781b      	ldrb	r3, [r3, #0]
 8016c84:	4619      	mov	r1, r3
 8016c86:	460b      	mov	r3, r1
 8016c88:	005b      	lsls	r3, r3, #1
 8016c8a:	440b      	add	r3, r1
 8016c8c:	00db      	lsls	r3, r3, #3
 8016c8e:	4413      	add	r3, r2
 8016c90:	3302      	adds	r3, #2
 8016c92:	f993 3000 	ldrsb.w	r3, [r3]
 8016c96:	4619      	mov	r1, r3
 8016c98:	f001 fc2f 	bl	80184fa <RegionCommonLimitTxPower>
 8016c9c:	4603      	mov	r3, r0
 8016c9e:	77bb      	strb	r3, [r7, #30]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016ca6:	4938      	ldr	r1, [pc, #224]	@ (8016d88 <RegionAU915TxConfig+0x140>)
 8016ca8:	4618      	mov	r0, r3
 8016caa:	f001 fc3b 	bl	8018524 <RegionCommonGetBandwidth>
 8016cae:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8016cb0:	2300      	movs	r3, #0
 8016cb2:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	6859      	ldr	r1, [r3, #4]
 8016cb8:	68fb      	ldr	r3, [r7, #12]
 8016cba:	689a      	ldr	r2, [r3, #8]
 8016cbc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8016cc0:	4618      	mov	r0, r3
 8016cc2:	f001 fa8b 	bl	80181dc <RegionCommonComputeTxPower>
 8016cc6:	4603      	mov	r3, r0
 8016cc8:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8016cca:	4b30      	ldr	r3, [pc, #192]	@ (8016d8c <RegionAU915TxConfig+0x144>)
 8016ccc:	68da      	ldr	r2, [r3, #12]
 8016cce:	4b2d      	ldr	r3, [pc, #180]	@ (8016d84 <RegionAU915TxConfig+0x13c>)
 8016cd0:	6819      	ldr	r1, [r3, #0]
 8016cd2:	68fb      	ldr	r3, [r7, #12]
 8016cd4:	781b      	ldrb	r3, [r3, #0]
 8016cd6:	4618      	mov	r0, r3
 8016cd8:	4603      	mov	r3, r0
 8016cda:	005b      	lsls	r3, r3, #1
 8016cdc:	4403      	add	r3, r0
 8016cde:	009b      	lsls	r3, r3, #2
 8016ce0:	440b      	add	r3, r1
 8016ce2:	681b      	ldr	r3, [r3, #0]
 8016ce4:	4618      	mov	r0, r3
 8016ce6:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8016ce8:	4b28      	ldr	r3, [pc, #160]	@ (8016d8c <RegionAU915TxConfig+0x144>)
 8016cea:	69dc      	ldr	r4, [r3, #28]
 8016cec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8016cf0:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8016cf4:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8016cf8:	9208      	str	r2, [sp, #32]
 8016cfa:	2200      	movs	r2, #0
 8016cfc:	9207      	str	r2, [sp, #28]
 8016cfe:	2200      	movs	r2, #0
 8016d00:	9206      	str	r2, [sp, #24]
 8016d02:	2200      	movs	r2, #0
 8016d04:	9205      	str	r2, [sp, #20]
 8016d06:	2201      	movs	r2, #1
 8016d08:	9204      	str	r2, [sp, #16]
 8016d0a:	2200      	movs	r2, #0
 8016d0c:	9203      	str	r2, [sp, #12]
 8016d0e:	2208      	movs	r2, #8
 8016d10:	9202      	str	r2, [sp, #8]
 8016d12:	2201      	movs	r2, #1
 8016d14:	9201      	str	r2, [sp, #4]
 8016d16:	9300      	str	r3, [sp, #0]
 8016d18:	69bb      	ldr	r3, [r7, #24]
 8016d1a:	2200      	movs	r2, #0
 8016d1c:	2001      	movs	r0, #1
 8016d1e:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8016d20:	4b18      	ldr	r3, [pc, #96]	@ (8016d84 <RegionAU915TxConfig+0x13c>)
 8016d22:	681a      	ldr	r2, [r3, #0]
 8016d24:	68fb      	ldr	r3, [r7, #12]
 8016d26:	781b      	ldrb	r3, [r3, #0]
 8016d28:	4619      	mov	r1, r3
 8016d2a:	460b      	mov	r3, r1
 8016d2c:	005b      	lsls	r3, r3, #1
 8016d2e:	440b      	add	r3, r1
 8016d30:	009b      	lsls	r3, r3, #2
 8016d32:	4413      	add	r3, r2
 8016d34:	681a      	ldr	r2, [r3, #0]
 8016d36:	68fb      	ldr	r3, [r7, #12]
 8016d38:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016d3c:	4619      	mov	r1, r3
 8016d3e:	4610      	mov	r0, r2
 8016d40:	f001 fc40 	bl	80185c4 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8016d44:	4b11      	ldr	r3, [pc, #68]	@ (8016d8c <RegionAU915TxConfig+0x144>)
 8016d46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016d48:	68fa      	ldr	r2, [r7, #12]
 8016d4a:	8992      	ldrh	r2, [r2, #12]
 8016d4c:	b2d2      	uxtb	r2, r2
 8016d4e:	4611      	mov	r1, r2
 8016d50:	2001      	movs	r0, #1
 8016d52:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8016d5a:	68fb      	ldr	r3, [r7, #12]
 8016d5c:	899b      	ldrh	r3, [r3, #12]
 8016d5e:	4619      	mov	r1, r3
 8016d60:	4610      	mov	r0, r2
 8016d62:	f7ff fa25 	bl	80161b0 <GetTimeOnAir>
 8016d66:	4602      	mov	r2, r0
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8016d6c:	68bb      	ldr	r3, [r7, #8]
 8016d6e:	7fba      	ldrb	r2, [r7, #30]
 8016d70:	701a      	strb	r2, [r3, #0]
    return true;
 8016d72:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8016d74:	4618      	mov	r0, r3
 8016d76:	3724      	adds	r7, #36	@ 0x24
 8016d78:	46bd      	mov	sp, r7
 8016d7a:	bd90      	pop	{r4, r7, pc}
 8016d7c:	08023a3c 	.word	0x08023a3c
 8016d80:	200020f0 	.word	0x200020f0
 8016d84:	200020f4 	.word	0x200020f4
 8016d88:	08023a4c 	.word	0x08023a4c
 8016d8c:	08023bb4 	.word	0x08023bb4

08016d90 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016d90:	b590      	push	{r4, r7, lr}
 8016d92:	b097      	sub	sp, #92	@ 0x5c
 8016d94:	af00      	add	r7, sp, #0
 8016d96:	60f8      	str	r0, [r7, #12]
 8016d98:	60b9      	str	r1, [r7, #8]
 8016d9a:	607a      	str	r2, [r7, #4]
 8016d9c:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8016d9e:	2307      	movs	r3, #7
 8016da0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8016da4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8016da8:	2200      	movs	r2, #0
 8016daa:	601a      	str	r2, [r3, #0]
 8016dac:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8016dae:	2300      	movs	r3, #0
 8016db0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 8016db4:	2300      	movs	r3, #0
 8016db6:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8016dba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016dbe:	2200      	movs	r2, #0
 8016dc0:	601a      	str	r2, [r3, #0]
 8016dc2:	605a      	str	r2, [r3, #4]
 8016dc4:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 8016dc6:	4b97      	ldr	r3, [pc, #604]	@ (8017024 <RegionAU915LinkAdrReq+0x294>)
 8016dc8:	681b      	ldr	r3, [r3, #0]
 8016dca:	f503 6190 	add.w	r1, r3, #1152	@ 0x480
 8016dce:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8016dd2:	2206      	movs	r2, #6
 8016dd4:	4618      	mov	r0, r3
 8016dd6:	f000 ff05 	bl	8017be4 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8016dda:	e11b      	b.n	8017014 <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8016ddc:	68fb      	ldr	r3, [r7, #12]
 8016dde:	685a      	ldr	r2, [r3, #4]
 8016de0:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8016de4:	4413      	add	r3, r2
 8016de6:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8016dea:	4611      	mov	r1, r2
 8016dec:	4618      	mov	r0, r3
 8016dee:	f001 f83d 	bl	8017e6c <RegionCommonParseLinkAdrReq>
 8016df2:	4603      	mov	r3, r0
 8016df4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8016df8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	f000 8113 	beq.w	8017028 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8016e02:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8016e06:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8016e0a:	4413      	add	r3, r2
 8016e0c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8016e10:	2307      	movs	r3, #7
 8016e12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8016e16:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e1a:	2b06      	cmp	r3, #6
 8016e1c:	d116      	bne.n	8016e4c <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8016e1e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e22:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 8016e26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e2a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 8016e2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e32:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 8016e36:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e3a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8016e3e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016e42:	b2db      	uxtb	r3, r3
 8016e44:	b29b      	uxth	r3, r3
 8016e46:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016e4a:	e0e3      	b.n	8017014 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8016e4c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e50:	2b07      	cmp	r3, #7
 8016e52:	d112      	bne.n	8016e7a <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8016e54:	2300      	movs	r3, #0
 8016e56:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 8016e5a:	2300      	movs	r3, #0
 8016e5c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 8016e60:	2300      	movs	r3, #0
 8016e62:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 8016e66:	2300      	movs	r3, #0
 8016e68:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8016e6c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016e70:	b2db      	uxtb	r3, r3
 8016e72:	b29b      	uxth	r3, r3
 8016e74:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016e78:	e0cc      	b.n	8017014 <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8016e7a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8016e7e:	2b05      	cmp	r3, #5
 8016e80:	f040 80bf 	bne.w	8017002 <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8016e84:	2301      	movs	r3, #1
 8016e86:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8016e8a:	2300      	movs	r3, #0
 8016e8c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8016e90:	2300      	movs	r3, #0
 8016e92:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8016e96:	e0ae      	b.n	8016ff6 <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8016e98:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8016e9c:	b2da      	uxtb	r2, r3
 8016e9e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016ea2:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8016eaa:	4013      	ands	r3, r2
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	d04d      	beq.n	8016f4c <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8016eb0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016eb4:	f003 0301 	and.w	r3, r3, #1
 8016eb8:	b2db      	uxtb	r3, r3
 8016eba:	2b00      	cmp	r3, #0
 8016ebc:	d120      	bne.n	8016f00 <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8016ebe:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016ec2:	005b      	lsls	r3, r3, #1
 8016ec4:	3358      	adds	r3, #88	@ 0x58
 8016ec6:	443b      	add	r3, r7
 8016ec8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016ecc:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016ed0:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 8016ed4:	b292      	uxth	r2, r2
 8016ed6:	005b      	lsls	r3, r3, #1
 8016ed8:	3358      	adds	r3, #88	@ 0x58
 8016eda:	443b      	add	r3, r7
 8016edc:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016ee0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016ee4:	b21a      	sxth	r2, r3
 8016ee6:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016eea:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016eee:	fa01 f303 	lsl.w	r3, r1, r3
 8016ef2:	b21b      	sxth	r3, r3
 8016ef4:	4313      	orrs	r3, r2
 8016ef6:	b21b      	sxth	r3, r3
 8016ef8:	b29b      	uxth	r3, r3
 8016efa:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016efe:	e075      	b.n	8016fec <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8016f00:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016f04:	005b      	lsls	r3, r3, #1
 8016f06:	3358      	adds	r3, #88	@ 0x58
 8016f08:	443b      	add	r3, r7
 8016f0a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016f0e:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016f12:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 8016f16:	b292      	uxth	r2, r2
 8016f18:	005b      	lsls	r3, r3, #1
 8016f1a:	3358      	adds	r3, #88	@ 0x58
 8016f1c:	443b      	add	r3, r7
 8016f1e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8016f22:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016f26:	b21a      	sxth	r2, r3
 8016f28:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016f2c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016f30:	fa01 f303 	lsl.w	r3, r1, r3
 8016f34:	b21b      	sxth	r3, r3
 8016f36:	4313      	orrs	r3, r2
 8016f38:	b21b      	sxth	r3, r3
 8016f3a:	b29b      	uxth	r3, r3
 8016f3c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016f40:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016f44:	3301      	adds	r3, #1
 8016f46:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8016f4a:	e04f      	b.n	8016fec <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8016f4c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016f50:	f003 0301 	and.w	r3, r3, #1
 8016f54:	b2db      	uxtb	r3, r3
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d122      	bne.n	8016fa0 <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8016f5a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016f5e:	005b      	lsls	r3, r3, #1
 8016f60:	3358      	adds	r3, #88	@ 0x58
 8016f62:	443b      	add	r3, r7
 8016f64:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016f68:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016f6c:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8016f70:	b292      	uxth	r2, r2
 8016f72:	005b      	lsls	r3, r3, #1
 8016f74:	3358      	adds	r3, #88	@ 0x58
 8016f76:	443b      	add	r3, r7
 8016f78:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8016f7c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016f80:	b21a      	sxth	r2, r3
 8016f82:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016f86:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8016f8e:	b21b      	sxth	r3, r3
 8016f90:	43db      	mvns	r3, r3
 8016f92:	b21b      	sxth	r3, r3
 8016f94:	4013      	ands	r3, r2
 8016f96:	b21b      	sxth	r3, r3
 8016f98:	b29b      	uxth	r3, r3
 8016f9a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016f9e:	e025      	b.n	8016fec <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8016fa0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016fa4:	005b      	lsls	r3, r3, #1
 8016fa6:	3358      	adds	r3, #88	@ 0x58
 8016fa8:	443b      	add	r3, r7
 8016faa:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8016fae:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016fb2:	b2d2      	uxtb	r2, r2
 8016fb4:	b292      	uxth	r2, r2
 8016fb6:	005b      	lsls	r3, r3, #1
 8016fb8:	3358      	adds	r3, #88	@ 0x58
 8016fba:	443b      	add	r3, r7
 8016fbc:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8016fc0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8016fc4:	b21a      	sxth	r2, r3
 8016fc6:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8016fca:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016fce:	fa01 f303 	lsl.w	r3, r1, r3
 8016fd2:	b21b      	sxth	r3, r3
 8016fd4:	43db      	mvns	r3, r3
 8016fd6:	b21b      	sxth	r3, r3
 8016fd8:	4013      	ands	r3, r2
 8016fda:	b21b      	sxth	r3, r3
 8016fdc:	b29b      	uxth	r3, r3
 8016fde:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8016fe2:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8016fe6:	3301      	adds	r3, #1
 8016fe8:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8016fec:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016ff0:	3301      	adds	r3, #1
 8016ff2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8016ff6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8016ffa:	2b07      	cmp	r3, #7
 8016ffc:	f67f af4c 	bls.w	8016e98 <RegionAU915LinkAdrReq+0x108>
 8017000:	e008      	b.n	8017014 <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8017002:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017006:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801700a:	005b      	lsls	r3, r3, #1
 801700c:	3358      	adds	r3, #88	@ 0x58
 801700e:	443b      	add	r3, r7
 8017010:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017014:	68fb      	ldr	r3, [r7, #12]
 8017016:	7a1b      	ldrb	r3, [r3, #8]
 8017018:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801701c:	429a      	cmp	r2, r3
 801701e:	f4ff aedd 	bcc.w	8016ddc <RegionAU915LinkAdrReq+0x4c>
 8017022:	e002      	b.n	801702a <RegionAU915LinkAdrReq+0x29a>
 8017024:	200020f4 	.word	0x200020f4
            break; // break loop, since no more request has been found
 8017028:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801702a:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801702e:	2b05      	cmp	r3, #5
 8017030:	dc0f      	bgt.n	8017052 <RegionAU915LinkAdrReq+0x2c2>
 8017032:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017036:	2204      	movs	r2, #4
 8017038:	2100      	movs	r1, #0
 801703a:	4618      	mov	r0, r3
 801703c:	f000 fda6 	bl	8017b8c <RegionCommonCountChannels>
 8017040:	4603      	mov	r3, r0
 8017042:	2b01      	cmp	r3, #1
 8017044:	d805      	bhi.n	8017052 <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8017046:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801704a:	f023 0301 	bic.w	r3, r3, #1
 801704e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8017052:	2302      	movs	r3, #2
 8017054:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8017058:	68fb      	ldr	r3, [r7, #12]
 801705a:	7a5b      	ldrb	r3, [r3, #9]
 801705c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8017060:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017064:	4618      	mov	r0, r3
 8017066:	f7ff f8d3 	bl	8016210 <RegionAU915GetPhyParam>
 801706a:	4603      	mov	r3, r0
 801706c:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801706e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017072:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017074:	68fb      	ldr	r3, [r7, #12]
 8017076:	7a9b      	ldrb	r3, [r3, #10]
 8017078:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801707a:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801707e:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8017080:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8017084:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8017086:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 801708a:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8017092:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8017094:	68fb      	ldr	r3, [r7, #12]
 8017096:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801709a:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801709c:	68fb      	ldr	r3, [r7, #12]
 801709e:	7b5b      	ldrb	r3, [r3, #13]
 80170a0:	b25b      	sxtb	r3, r3
 80170a2:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 80170a4:	2348      	movs	r3, #72	@ 0x48
 80170a6:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80170aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80170ae:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80170b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80170b2:	b25b      	sxtb	r3, r3
 80170b4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 80170b8:	2306      	movs	r3, #6
 80170ba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80170be:	4b44      	ldr	r3, [pc, #272]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 80170c4:	230e      	movs	r3, #14
 80170c6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 80170ca:	2300      	movs	r3, #0
 80170cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80170d0:	68fb      	ldr	r3, [r7, #12]
 80170d2:	681b      	ldr	r3, [r3, #0]
 80170d4:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80170d6:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80170da:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80170de:	1c9a      	adds	r2, r3, #2
 80170e0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80170e4:	1c59      	adds	r1, r3, #1
 80170e6:	f107 0014 	add.w	r0, r7, #20
 80170ea:	4623      	mov	r3, r4
 80170ec:	f000 ff0f 	bl	8017f0e <RegionCommonLinkAdrReqVerifyParams>
 80170f0:	4603      	mov	r3, r0
 80170f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80170f6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80170fa:	2b07      	cmp	r3, #7
 80170fc:	d151      	bne.n	80171a2 <RegionAU915LinkAdrReq+0x412>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 80170fe:	4b34      	ldr	r3, [pc, #208]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 8017100:	681b      	ldr	r3, [r3, #0]
 8017102:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8017106:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801710a:	2206      	movs	r2, #6
 801710c:	4618      	mov	r0, r3
 801710e:	f000 fd69 	bl	8017be4 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8017112:	4b30      	ldr	r3, [pc, #192]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017114:	681b      	ldr	r3, [r3, #0]
 8017116:	f8b3 1090 	ldrh.w	r1, [r3, #144]	@ 0x90
 801711a:	4b2d      	ldr	r3, [pc, #180]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 801711c:	681b      	ldr	r3, [r3, #0]
 801711e:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 8017122:	4b2c      	ldr	r3, [pc, #176]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017124:	681b      	ldr	r3, [r3, #0]
 8017126:	400a      	ands	r2, r1
 8017128:	b292      	uxth	r2, r2
 801712a:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801712e:	4b29      	ldr	r3, [pc, #164]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017130:	681b      	ldr	r3, [r3, #0]
 8017132:	f8b3 1092 	ldrh.w	r1, [r3, #146]	@ 0x92
 8017136:	4b26      	ldr	r3, [pc, #152]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 8017138:	681b      	ldr	r3, [r3, #0]
 801713a:	f8b3 2482 	ldrh.w	r2, [r3, #1154]	@ 0x482
 801713e:	4b25      	ldr	r3, [pc, #148]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017140:	681b      	ldr	r3, [r3, #0]
 8017142:	400a      	ands	r2, r1
 8017144:	b292      	uxth	r2, r2
 8017146:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801714a:	4b22      	ldr	r3, [pc, #136]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 801714c:	681b      	ldr	r3, [r3, #0]
 801714e:	f8b3 1094 	ldrh.w	r1, [r3, #148]	@ 0x94
 8017152:	4b1f      	ldr	r3, [pc, #124]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 8017154:	681b      	ldr	r3, [r3, #0]
 8017156:	f8b3 2484 	ldrh.w	r2, [r3, #1156]	@ 0x484
 801715a:	4b1e      	ldr	r3, [pc, #120]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 801715c:	681b      	ldr	r3, [r3, #0]
 801715e:	400a      	ands	r2, r1
 8017160:	b292      	uxth	r2, r2
 8017162:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8017166:	4b1b      	ldr	r3, [pc, #108]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	f8b3 1096 	ldrh.w	r1, [r3, #150]	@ 0x96
 801716e:	4b18      	ldr	r3, [pc, #96]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	f8b3 2486 	ldrh.w	r2, [r3, #1158]	@ 0x486
 8017176:	4b17      	ldr	r3, [pc, #92]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017178:	681b      	ldr	r3, [r3, #0]
 801717a:	400a      	ands	r2, r1
 801717c:	b292      	uxth	r2, r2
 801717e:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8017182:	4b13      	ldr	r3, [pc, #76]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 8017184:	681a      	ldr	r2, [r3, #0]
 8017186:	4b13      	ldr	r3, [pc, #76]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	@ 0x488
 801718e:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8017192:	4b0f      	ldr	r3, [pc, #60]	@ (80171d0 <RegionAU915LinkAdrReq+0x440>)
 8017194:	681a      	ldr	r2, [r3, #0]
 8017196:	4b0f      	ldr	r3, [pc, #60]	@ (80171d4 <RegionAU915LinkAdrReq+0x444>)
 8017198:	681b      	ldr	r3, [r3, #0]
 801719a:	f8b2 248a 	ldrh.w	r2, [r2, #1162]	@ 0x48a
 801719e:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80171a2:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 80171a6:	68bb      	ldr	r3, [r7, #8]
 80171a8:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80171aa:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80171b2:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80171b6:	683b      	ldr	r3, [r7, #0]
 80171b8:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80171ba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80171bc:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 80171c0:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 80171c2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 80171c6:	4618      	mov	r0, r3
 80171c8:	375c      	adds	r7, #92	@ 0x5c
 80171ca:	46bd      	mov	sp, r7
 80171cc:	bd90      	pop	{r4, r7, pc}
 80171ce:	bf00      	nop
 80171d0:	200020f4 	.word	0x200020f4
 80171d4:	200020f0 	.word	0x200020f0

080171d8 <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80171d8:	b580      	push	{r7, lr}
 80171da:	b084      	sub	sp, #16
 80171dc:	af00      	add	r7, sp, #0
 80171de:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80171e0:	2307      	movs	r3, #7
 80171e2:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	685b      	ldr	r3, [r3, #4]
 80171e8:	4618      	mov	r0, r3
 80171ea:	f7fe ff9b 	bl	8016124 <VerifyRfFreq>
 80171ee:	4603      	mov	r3, r0
 80171f0:	f083 0301 	eor.w	r3, r3, #1
 80171f4:	b2db      	uxtb	r3, r3
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d003      	beq.n	8017202 <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 80171fa:	7bfb      	ldrb	r3, [r7, #15]
 80171fc:	f023 0301 	bic.w	r3, r3, #1
 8017200:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	f993 3000 	ldrsb.w	r3, [r3]
 8017208:	220d      	movs	r2, #13
 801720a:	2108      	movs	r1, #8
 801720c:	4618      	mov	r0, r3
 801720e:	f000 fc6c 	bl	8017aea <RegionCommonValueInRange>
 8017212:	4603      	mov	r3, r0
 8017214:	2b00      	cmp	r3, #0
 8017216:	d103      	bne.n	8017220 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8017218:	7bfb      	ldrb	r3, [r7, #15]
 801721a:	f023 0302 	bic.w	r3, r3, #2
 801721e:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	f993 3000 	ldrsb.w	r3, [r3]
 8017226:	2b07      	cmp	r3, #7
 8017228:	d004      	beq.n	8017234 <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801722a:	687b      	ldr	r3, [r7, #4]
 801722c:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017230:	2b0d      	cmp	r3, #13
 8017232:	dd03      	ble.n	801723c <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 8017234:	7bfb      	ldrb	r3, [r7, #15]
 8017236:	f023 0302 	bic.w	r3, r3, #2
 801723a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 801723c:	687b      	ldr	r3, [r7, #4]
 801723e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017242:	2205      	movs	r2, #5
 8017244:	2100      	movs	r1, #0
 8017246:	4618      	mov	r0, r3
 8017248:	f000 fc4f 	bl	8017aea <RegionCommonValueInRange>
 801724c:	4603      	mov	r3, r0
 801724e:	2b00      	cmp	r3, #0
 8017250:	d103      	bne.n	801725a <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8017252:	7bfb      	ldrb	r3, [r7, #15]
 8017254:	f023 0304 	bic.w	r3, r3, #4
 8017258:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 801725a:	7bfb      	ldrb	r3, [r7, #15]
}
 801725c:	4618      	mov	r0, r3
 801725e:	3710      	adds	r7, #16
 8017260:	46bd      	mov	sp, r7
 8017262:	bd80      	pop	{r7, pc}

08017264 <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8017264:	b480      	push	{r7}
 8017266:	b083      	sub	sp, #12
 8017268:	af00      	add	r7, sp, #0
 801726a:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801726c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017270:	4618      	mov	r0, r3
 8017272:	370c      	adds	r7, #12
 8017274:	46bd      	mov	sp, r7
 8017276:	bc80      	pop	{r7}
 8017278:	4770      	bx	lr

0801727a <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801727a:	b480      	push	{r7}
 801727c:	b083      	sub	sp, #12
 801727e:	af00      	add	r7, sp, #0
 8017280:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 8017282:	2300      	movs	r3, #0
}
 8017284:	4618      	mov	r0, r3
 8017286:	370c      	adds	r7, #12
 8017288:	46bd      	mov	sp, r7
 801728a:	bc80      	pop	{r7}
 801728c:	4770      	bx	lr

0801728e <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801728e:	b480      	push	{r7}
 8017290:	b083      	sub	sp, #12
 8017292:	af00      	add	r7, sp, #0
 8017294:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017296:	f04f 33ff 	mov.w	r3, #4294967295
}
 801729a:	4618      	mov	r0, r3
 801729c:	370c      	adds	r7, #12
 801729e:	46bd      	mov	sp, r7
 80172a0:	bc80      	pop	{r7}
 80172a2:	4770      	bx	lr

080172a4 <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80172a4:	b480      	push	{r7}
 80172a6:	b083      	sub	sp, #12
 80172a8:	af00      	add	r7, sp, #0
 80172aa:	4603      	mov	r3, r0
 80172ac:	460a      	mov	r2, r1
 80172ae:	71fb      	strb	r3, [r7, #7]
 80172b0:	4613      	mov	r3, r2
 80172b2:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 80172b4:	79bb      	ldrb	r3, [r7, #6]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d108      	bne.n	80172cc <RegionAU915AlternateDr+0x28>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 80172ba:	4b16      	ldr	r3, [pc, #88]	@ (8017314 <RegionAU915AlternateDr+0x70>)
 80172bc:	681b      	ldr	r3, [r3, #0]
 80172be:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 80172c2:	3201      	adds	r2, #1
 80172c4:	b2d2      	uxtb	r2, r2
 80172c6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 80172ca:	e007      	b.n	80172dc <RegionAU915AlternateDr+0x38>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 80172cc:	4b11      	ldr	r3, [pc, #68]	@ (8017314 <RegionAU915AlternateDr+0x70>)
 80172ce:	681b      	ldr	r3, [r3, #0]
 80172d0:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 80172d4:	3a01      	subs	r2, #1
 80172d6:	b2d2      	uxtb	r2, r2
 80172d8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 80172dc:	4b0d      	ldr	r3, [pc, #52]	@ (8017314 <RegionAU915AlternateDr+0x70>)
 80172de:	681b      	ldr	r3, [r3, #0]
 80172e0:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 80172e4:	4b0c      	ldr	r3, [pc, #48]	@ (8017318 <RegionAU915AlternateDr+0x74>)
 80172e6:	fba3 1302 	umull	r1, r3, r3, r2
 80172ea:	0859      	lsrs	r1, r3, #1
 80172ec:	460b      	mov	r3, r1
 80172ee:	00db      	lsls	r3, r3, #3
 80172f0:	440b      	add	r3, r1
 80172f2:	1ad3      	subs	r3, r2, r3
 80172f4:	b2db      	uxtb	r3, r3
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	d102      	bne.n	8017300 <RegionAU915AlternateDr+0x5c>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 80172fa:	2306      	movs	r3, #6
 80172fc:	71fb      	strb	r3, [r7, #7]
 80172fe:	e001      	b.n	8017304 <RegionAU915AlternateDr+0x60>
    }
    else
    {
        currentDr = DR_2;
 8017300:	2302      	movs	r3, #2
 8017302:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8017304:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017308:	4618      	mov	r0, r3
 801730a:	370c      	adds	r7, #12
 801730c:	46bd      	mov	sp, r7
 801730e:	bc80      	pop	{r7}
 8017310:	4770      	bx	lr
 8017312:	bf00      	nop
 8017314:	200020f0 	.word	0x200020f0
 8017318:	38e38e39 	.word	0x38e38e39

0801731c <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801731c:	b580      	push	{r7, lr}
 801731e:	b0a8      	sub	sp, #160	@ 0xa0
 8017320:	af02      	add	r7, sp, #8
 8017322:	60f8      	str	r0, [r7, #12]
 8017324:	60b9      	str	r1, [r7, #8]
 8017326:	607a      	str	r2, [r7, #4]
 8017328:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 801732a:	2300      	movs	r3, #0
 801732c:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 8017330:	2300      	movs	r3, #0
 8017332:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8017336:	2300      	movs	r3, #0
 8017338:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801733a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801733e:	2244      	movs	r2, #68	@ 0x44
 8017340:	2100      	movs	r1, #0
 8017342:	4618      	mov	r0, r3
 8017344:	f009 fbbd 	bl	8020ac2 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017348:	230c      	movs	r3, #12
 801734a:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801734e:	4b6b      	ldr	r3, [pc, #428]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 8017350:	681b      	ldr	r3, [r3, #0]
 8017352:	3390      	adds	r3, #144	@ 0x90
 8017354:	2204      	movs	r2, #4
 8017356:	2100      	movs	r1, #0
 8017358:	4618      	mov	r0, r3
 801735a:	f000 fc17 	bl	8017b8c <RegionCommonCountChannels>
 801735e:	4603      	mov	r3, r0
 8017360:	2b00      	cmp	r3, #0
 8017362:	d110      	bne.n	8017386 <RegionAU915NextChannel+0x6a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8017364:	4b65      	ldr	r3, [pc, #404]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801736c:	4b64      	ldr	r3, [pc, #400]	@ (8017500 <RegionAU915NextChannel+0x1e4>)
 801736e:	681b      	ldr	r3, [r3, #0]
 8017370:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8017374:	2204      	movs	r2, #4
 8017376:	4619      	mov	r1, r3
 8017378:	f000 fc34 	bl	8017be4 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801737c:	4b5f      	ldr	r3, [pc, #380]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 801737e:	681b      	ldr	r3, [r3, #0]
 8017380:	2200      	movs	r2, #0
 8017382:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801738c:	2b05      	cmp	r3, #5
 801738e:	dd0e      	ble.n	80173ae <RegionAU915NextChannel+0x92>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8017390:	4b5a      	ldr	r3, [pc, #360]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 8017392:	681b      	ldr	r3, [r3, #0]
 8017394:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 8017398:	b2db      	uxtb	r3, r3
 801739a:	2b00      	cmp	r3, #0
 801739c:	d107      	bne.n	80173ae <RegionAU915NextChannel+0x92>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801739e:	4b58      	ldr	r3, [pc, #352]	@ (8017500 <RegionAU915NextChannel+0x1e4>)
 80173a0:	681a      	ldr	r2, [r3, #0]
 80173a2:	4b56      	ldr	r3, [pc, #344]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 80173a4:	681b      	ldr	r3, [r3, #0]
 80173a6:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	@ 0x488
 80173aa:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80173ae:	68fb      	ldr	r3, [r7, #12]
 80173b0:	7a5b      	ldrb	r3, [r3, #9]
 80173b2:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80173b4:	68fb      	ldr	r3, [r7, #12]
 80173b6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80173ba:	b2db      	uxtb	r3, r3
 80173bc:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 80173be:	4b4f      	ldr	r3, [pc, #316]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 80173c0:	681b      	ldr	r3, [r3, #0]
 80173c2:	3390      	adds	r3, #144	@ 0x90
 80173c4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80173c6:	4b4e      	ldr	r3, [pc, #312]	@ (8017500 <RegionAU915NextChannel+0x1e4>)
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 80173cc:	4b4b      	ldr	r3, [pc, #300]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 80173ce:	681b      	ldr	r3, [r3, #0]
 80173d0:	623b      	str	r3, [r7, #32]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 80173d2:	2348      	movs	r3, #72	@ 0x48
 80173d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 80173d6:	2300      	movs	r3, #0
 80173d8:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80173da:	68fb      	ldr	r3, [r7, #12]
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80173e0:	68fb      	ldr	r3, [r7, #12]
 80173e2:	685b      	ldr	r3, [r3, #4]
 80173e4:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80173e6:	68fb      	ldr	r3, [r7, #12]
 80173e8:	7a9b      	ldrb	r3, [r3, #10]
 80173ea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 80173ee:	2301      	movs	r3, #1
 80173f0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80173f4:	68fa      	ldr	r2, [r7, #12]
 80173f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80173fa:	320c      	adds	r2, #12
 80173fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017400:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017404:	68fb      	ldr	r3, [r7, #12]
 8017406:	7d1b      	ldrb	r3, [r3, #20]
 8017408:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801740c:	68fb      	ldr	r3, [r7, #12]
 801740e:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	8adb      	ldrh	r3, [r3, #22]
 8017416:	4619      	mov	r1, r3
 8017418:	4610      	mov	r0, r2
 801741a:	f7fe fec9 	bl	80161b0 <GetTimeOnAir>
 801741e:	4603      	mov	r3, r0
 8017420:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017422:	f107 0314 	add.w	r3, r7, #20
 8017426:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017428:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801742c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017430:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	9301      	str	r3, [sp, #4]
 8017438:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801743c:	9300      	str	r3, [sp, #0]
 801743e:	460b      	mov	r3, r1
 8017440:	6839      	ldr	r1, [r7, #0]
 8017442:	f000 ffba 	bl	80183ba <RegionCommonIdentifyChannels>
 8017446:	4603      	mov	r3, r0
 8017448:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801744c:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8017450:	2b00      	cmp	r3, #0
 8017452:	d14d      	bne.n	80174f0 <RegionAU915NextChannel+0x1d4>
    {
        if( nextChanParams->Joined == true )
 8017454:	68fb      	ldr	r3, [r7, #12]
 8017456:	7a5b      	ldrb	r3, [r3, #9]
 8017458:	2b00      	cmp	r3, #0
 801745a:	d00e      	beq.n	801747a <RegionAU915NextChannel+0x15e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801745c:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8017460:	3b01      	subs	r3, #1
 8017462:	4619      	mov	r1, r3
 8017464:	2000      	movs	r0, #0
 8017466:	f003 fd4f 	bl	801af08 <randr>
 801746a:	4603      	mov	r3, r0
 801746c:	3398      	adds	r3, #152	@ 0x98
 801746e:	443b      	add	r3, r7
 8017470:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8017474:	68bb      	ldr	r3, [r7, #8]
 8017476:	701a      	strb	r2, [r3, #0]
 8017478:	e030      	b.n	80174dc <RegionAU915NextChannel+0x1c0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 801747a:	68fb      	ldr	r3, [r7, #12]
 801747c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017480:	2b02      	cmp	r3, #2
 8017482:	d10f      	bne.n	80174a4 <RegionAU915NextChannel+0x188>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017484:	4b1d      	ldr	r3, [pc, #116]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 8017486:	681b      	ldr	r3, [r3, #0]
 8017488:	f103 0090 	add.w	r0, r3, #144	@ 0x90
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801748c:	4b1b      	ldr	r3, [pc, #108]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 801748e:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017490:	339c      	adds	r3, #156	@ 0x9c
 8017492:	68ba      	ldr	r2, [r7, #8]
 8017494:	4619      	mov	r1, r3
 8017496:	f000 f8e3 	bl	8017660 <RegionBaseUSComputeNext125kHzJoinChannel>
 801749a:	4603      	mov	r3, r0
 801749c:	2b03      	cmp	r3, #3
 801749e:	d11d      	bne.n	80174dc <RegionAU915NextChannel+0x1c0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 80174a0:	2303      	movs	r3, #3
 80174a2:	e027      	b.n	80174f4 <RegionAU915NextChannel+0x1d8>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 80174a4:	2300      	movs	r3, #0
 80174a6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80174aa:	e004      	b.n	80174b6 <RegionAU915NextChannel+0x19a>
                {
                    i++;
 80174ac:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80174b0:	3301      	adds	r3, #1
 80174b2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 80174b6:	4b11      	ldr	r3, [pc, #68]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 80174be:	b2da      	uxtb	r2, r3
 80174c0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80174c4:	fa42 f303 	asr.w	r3, r2, r3
 80174c8:	f003 0301 	and.w	r3, r3, #1
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d0ed      	beq.n	80174ac <RegionAU915NextChannel+0x190>
                }
                *channel = 64 + i;
 80174d0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80174d4:	3340      	adds	r3, #64	@ 0x40
 80174d6:	b2da      	uxtb	r2, r3
 80174d8:	68bb      	ldr	r3, [r7, #8]
 80174da:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 80174dc:	4b07      	ldr	r3, [pc, #28]	@ (80174fc <RegionAU915NextChannel+0x1e0>)
 80174de:	681b      	ldr	r3, [r3, #0]
 80174e0:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 80174e4:	68bb      	ldr	r3, [r7, #8]
 80174e6:	781b      	ldrb	r3, [r3, #0]
 80174e8:	2248      	movs	r2, #72	@ 0x48
 80174ea:	4619      	mov	r1, r3
 80174ec:	f000 fb1a 	bl	8017b24 <RegionCommonChanDisable>
    }
    return status;
 80174f0:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 80174f4:	4618      	mov	r0, r3
 80174f6:	3798      	adds	r7, #152	@ 0x98
 80174f8:	46bd      	mov	sp, r7
 80174fa:	bd80      	pop	{r7, pc}
 80174fc:	200020f0 	.word	0x200020f0
 8017500:	200020f4 	.word	0x200020f4

08017504 <RegionAU915SetContinuousWave>:
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionAU915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8017504:	b590      	push	{r4, r7, lr}
 8017506:	b085      	sub	sp, #20
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8017512:	4b20      	ldr	r3, [pc, #128]	@ (8017594 <RegionAU915SetContinuousWave+0x90>)
 8017514:	681a      	ldr	r2, [r3, #0]
 8017516:	4b20      	ldr	r3, [pc, #128]	@ (8017598 <RegionAU915SetContinuousWave+0x94>)
 8017518:	6819      	ldr	r1, [r3, #0]
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	781b      	ldrb	r3, [r3, #0]
 801751e:	461c      	mov	r4, r3
 8017520:	4623      	mov	r3, r4
 8017522:	005b      	lsls	r3, r3, #1
 8017524:	4423      	add	r3, r4
 8017526:	009b      	lsls	r3, r3, #2
 8017528:	440b      	add	r3, r1
 801752a:	3309      	adds	r3, #9
 801752c:	781b      	ldrb	r3, [r3, #0]
 801752e:	4619      	mov	r1, r3
 8017530:	460b      	mov	r3, r1
 8017532:	005b      	lsls	r3, r3, #1
 8017534:	440b      	add	r3, r1
 8017536:	00db      	lsls	r3, r3, #3
 8017538:	4413      	add	r3, r2
 801753a:	3302      	adds	r3, #2
 801753c:	f993 3000 	ldrsb.w	r3, [r3]
 8017540:	4619      	mov	r1, r3
 8017542:	f000 ffda 	bl	80184fa <RegionCommonLimitTxPower>
 8017546:	4603      	mov	r3, r0
 8017548:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801754a:	2300      	movs	r3, #0
 801754c:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 801754e:	4b12      	ldr	r3, [pc, #72]	@ (8017598 <RegionAU915SetContinuousWave+0x94>)
 8017550:	681a      	ldr	r2, [r3, #0]
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	781b      	ldrb	r3, [r3, #0]
 8017556:	4619      	mov	r1, r3
 8017558:	460b      	mov	r3, r1
 801755a:	005b      	lsls	r3, r3, #1
 801755c:	440b      	add	r3, r1
 801755e:	009b      	lsls	r3, r3, #2
 8017560:	4413      	add	r3, r2
 8017562:	681b      	ldr	r3, [r3, #0]
 8017564:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	6859      	ldr	r1, [r3, #4]
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	689a      	ldr	r2, [r3, #8]
 801756e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017572:	4618      	mov	r0, r3
 8017574:	f000 fe32 	bl	80181dc <RegionCommonComputeTxPower>
 8017578:	4603      	mov	r3, r0
 801757a:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801757c:	4b07      	ldr	r3, [pc, #28]	@ (801759c <RegionAU915SetContinuousWave+0x98>)
 801757e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017580:	687a      	ldr	r2, [r7, #4]
 8017582:	8992      	ldrh	r2, [r2, #12]
 8017584:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8017588:	68b8      	ldr	r0, [r7, #8]
 801758a:	4798      	blx	r3
#endif /* REGION_AU915 */
}
 801758c:	bf00      	nop
 801758e:	3714      	adds	r7, #20
 8017590:	46bd      	mov	sp, r7
 8017592:	bd90      	pop	{r4, r7, pc}
 8017594:	200020f0 	.word	0x200020f0
 8017598:	200020f4 	.word	0x200020f4
 801759c:	08023bb4 	.word	0x08023bb4

080175a0 <RegionAU915ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80175a0:	b480      	push	{r7}
 80175a2:	b085      	sub	sp, #20
 80175a4:	af00      	add	r7, sp, #0
 80175a6:	4603      	mov	r3, r0
 80175a8:	71fb      	strb	r3, [r7, #7]
 80175aa:	460b      	mov	r3, r1
 80175ac:	71bb      	strb	r3, [r7, #6]
 80175ae:	4613      	mov	r3, r2
 80175b0:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 80175b2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80175b6:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80175ba:	480d      	ldr	r0, [pc, #52]	@ (80175f0 <RegionAU915ApplyDrOffset+0x50>)
 80175bc:	4613      	mov	r3, r2
 80175be:	005b      	lsls	r3, r3, #1
 80175c0:	4413      	add	r3, r2
 80175c2:	005b      	lsls	r3, r3, #1
 80175c4:	4403      	add	r3, r0
 80175c6:	440b      	add	r3, r1
 80175c8:	781b      	ldrb	r3, [r3, #0]
 80175ca:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80175cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80175d0:	2b00      	cmp	r3, #0
 80175d2:	da07      	bge.n	80175e4 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 80175d4:	79fb      	ldrb	r3, [r7, #7]
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	d102      	bne.n	80175e0 <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 80175da:	2300      	movs	r3, #0
 80175dc:	73fb      	strb	r3, [r7, #15]
 80175de:	e001      	b.n	80175e4 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 80175e0:	2302      	movs	r3, #2
 80175e2:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 80175e4:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 80175e6:	4618      	mov	r0, r3
 80175e8:	3714      	adds	r7, #20
 80175ea:	46bd      	mov	sp, r7
 80175ec:	bc80      	pop	{r7}
 80175ee:	4770      	bx	lr
 80175f0:	08023a8c 	.word	0x08023a8c

080175f4 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 80175f4:	b480      	push	{r7}
 80175f6:	b087      	sub	sp, #28
 80175f8:	af00      	add	r7, sp, #0
 80175fa:	4603      	mov	r3, r0
 80175fc:	60b9      	str	r1, [r7, #8]
 80175fe:	607a      	str	r2, [r7, #4]
 8017600:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017602:	68bb      	ldr	r3, [r7, #8]
 8017604:	2b00      	cmp	r3, #0
 8017606:	d002      	beq.n	801760e <FindAvailable125kHzChannels+0x1a>
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	2b00      	cmp	r3, #0
 801760c:	d101      	bne.n	8017612 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801760e:	2303      	movs	r3, #3
 8017610:	e021      	b.n	8017656 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017612:	687b      	ldr	r3, [r7, #4]
 8017614:	2200      	movs	r2, #0
 8017616:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017618:	2300      	movs	r3, #0
 801761a:	75fb      	strb	r3, [r7, #23]
 801761c:	e017      	b.n	801764e <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 801761e:	89fa      	ldrh	r2, [r7, #14]
 8017620:	7dfb      	ldrb	r3, [r7, #23]
 8017622:	fa42 f303 	asr.w	r3, r2, r3
 8017626:	f003 0301 	and.w	r3, r3, #1
 801762a:	2b00      	cmp	r3, #0
 801762c:	d00c      	beq.n	8017648 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	781b      	ldrb	r3, [r3, #0]
 8017632:	461a      	mov	r2, r3
 8017634:	68bb      	ldr	r3, [r7, #8]
 8017636:	4413      	add	r3, r2
 8017638:	7dfa      	ldrb	r2, [r7, #23]
 801763a:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	781b      	ldrb	r3, [r3, #0]
 8017640:	3301      	adds	r3, #1
 8017642:	b2da      	uxtb	r2, r3
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017648:	7dfb      	ldrb	r3, [r7, #23]
 801764a:	3301      	adds	r3, #1
 801764c:	75fb      	strb	r3, [r7, #23]
 801764e:	7dfb      	ldrb	r3, [r7, #23]
 8017650:	2b07      	cmp	r3, #7
 8017652:	d9e4      	bls.n	801761e <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8017654:	2300      	movs	r3, #0
}
 8017656:	4618      	mov	r0, r3
 8017658:	371c      	adds	r7, #28
 801765a:	46bd      	mov	sp, r7
 801765c:	bc80      	pop	{r7}
 801765e:	4770      	bx	lr

08017660 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 8017660:	b590      	push	{r4, r7, lr}
 8017662:	b089      	sub	sp, #36	@ 0x24
 8017664:	af00      	add	r7, sp, #0
 8017666:	60f8      	str	r0, [r7, #12]
 8017668:	60b9      	str	r1, [r7, #8]
 801766a:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 801766c:	2300      	movs	r3, #0
 801766e:	617b      	str	r3, [r7, #20]
 8017670:	2300      	movs	r3, #0
 8017672:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 8017674:	2300      	movs	r3, #0
 8017676:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8017678:	68fb      	ldr	r3, [r7, #12]
 801767a:	2b00      	cmp	r3, #0
 801767c:	d005      	beq.n	801768a <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 801767e:	68bb      	ldr	r3, [r7, #8]
 8017680:	2b00      	cmp	r3, #0
 8017682:	d002      	beq.n	801768a <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	2b00      	cmp	r3, #0
 8017688:	d101      	bne.n	801768e <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801768a:	2303      	movs	r3, #3
 801768c:	e055      	b.n	801773a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 801768e:	68bb      	ldr	r3, [r7, #8]
 8017690:	781b      	ldrb	r3, [r3, #0]
 8017692:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8017694:	7f7b      	ldrb	r3, [r7, #29]
 8017696:	085b      	lsrs	r3, r3, #1
 8017698:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 801769a:	7f7b      	ldrb	r3, [r7, #29]
 801769c:	f003 0301 	and.w	r3, r3, #1
 80176a0:	b2db      	uxtb	r3, r3
 80176a2:	2b00      	cmp	r3, #0
 80176a4:	d107      	bne.n	80176b6 <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 80176a6:	7f3b      	ldrb	r3, [r7, #28]
 80176a8:	005b      	lsls	r3, r3, #1
 80176aa:	68fa      	ldr	r2, [r7, #12]
 80176ac:	4413      	add	r3, r2
 80176ae:	881b      	ldrh	r3, [r3, #0]
 80176b0:	b2db      	uxtb	r3, r3
 80176b2:	83fb      	strh	r3, [r7, #30]
 80176b4:	e006      	b.n	80176c4 <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 80176b6:	7f3b      	ldrb	r3, [r7, #28]
 80176b8:	005b      	lsls	r3, r3, #1
 80176ba:	68fa      	ldr	r2, [r7, #12]
 80176bc:	4413      	add	r3, r2
 80176be:	881b      	ldrh	r3, [r3, #0]
 80176c0:	0a1b      	lsrs	r3, r3, #8
 80176c2:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80176c4:	f107 0213 	add.w	r2, r7, #19
 80176c8:	f107 0114 	add.w	r1, r7, #20
 80176cc:	8bfb      	ldrh	r3, [r7, #30]
 80176ce:	4618      	mov	r0, r3
 80176d0:	f7ff ff90 	bl	80175f4 <FindAvailable125kHzChannels>
 80176d4:	4603      	mov	r3, r0
 80176d6:	2b03      	cmp	r3, #3
 80176d8:	d101      	bne.n	80176de <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80176da:	2303      	movs	r3, #3
 80176dc:	e02d      	b.n	801773a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 80176de:	7cfb      	ldrb	r3, [r7, #19]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d011      	beq.n	8017708 <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 80176e4:	7f7b      	ldrb	r3, [r7, #29]
 80176e6:	00db      	lsls	r3, r3, #3
 80176e8:	b2dc      	uxtb	r4, r3
 80176ea:	7cfb      	ldrb	r3, [r7, #19]
 80176ec:	3b01      	subs	r3, #1
 80176ee:	4619      	mov	r1, r3
 80176f0:	2000      	movs	r0, #0
 80176f2:	f003 fc09 	bl	801af08 <randr>
 80176f6:	4603      	mov	r3, r0
 80176f8:	3320      	adds	r3, #32
 80176fa:	443b      	add	r3, r7
 80176fc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8017700:	4423      	add	r3, r4
 8017702:	b2da      	uxtb	r2, r3
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8017708:	7f7b      	ldrb	r3, [r7, #29]
 801770a:	3301      	adds	r3, #1
 801770c:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 801770e:	7f7b      	ldrb	r3, [r7, #29]
 8017710:	2b07      	cmp	r3, #7
 8017712:	d901      	bls.n	8017718 <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 8017714:	2300      	movs	r3, #0
 8017716:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 8017718:	7cfb      	ldrb	r3, [r7, #19]
 801771a:	2b00      	cmp	r3, #0
 801771c:	d104      	bne.n	8017728 <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 801771e:	68bb      	ldr	r3, [r7, #8]
 8017720:	781b      	ldrb	r3, [r3, #0]
 8017722:	7f7a      	ldrb	r2, [r7, #29]
 8017724:	429a      	cmp	r2, r3
 8017726:	d1b5      	bne.n	8017694 <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 8017728:	7cfb      	ldrb	r3, [r7, #19]
 801772a:	2b00      	cmp	r3, #0
 801772c:	d004      	beq.n	8017738 <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 801772e:	68bb      	ldr	r3, [r7, #8]
 8017730:	7f7a      	ldrb	r2, [r7, #29]
 8017732:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8017734:	2300      	movs	r3, #0
 8017736:	e000      	b.n	801773a <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017738:	2303      	movs	r3, #3
}
 801773a:	4618      	mov	r0, r3
 801773c:	3724      	adds	r7, #36	@ 0x24
 801773e:	46bd      	mov	sp, r7
 8017740:	bd90      	pop	{r4, r7, pc}

08017742 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8017742:	b480      	push	{r7}
 8017744:	b085      	sub	sp, #20
 8017746:	af00      	add	r7, sp, #0
 8017748:	4603      	mov	r3, r0
 801774a:	60b9      	str	r1, [r7, #8]
 801774c:	607a      	str	r2, [r7, #4]
 801774e:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 8017750:	7bfb      	ldrb	r3, [r7, #15]
 8017752:	687a      	ldr	r2, [r7, #4]
 8017754:	fb03 f202 	mul.w	r2, r3, r2
 8017758:	68bb      	ldr	r3, [r7, #8]
 801775a:	4413      	add	r3, r2
}
 801775c:	4618      	mov	r0, r3
 801775e:	3714      	adds	r7, #20
 8017760:	46bd      	mov	sp, r7
 8017762:	bc80      	pop	{r7}
 8017764:	4770      	bx	lr

08017766 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017766:	b480      	push	{r7}
 8017768:	b087      	sub	sp, #28
 801776a:	af00      	add	r7, sp, #0
 801776c:	60f8      	str	r0, [r7, #12]
 801776e:	4608      	mov	r0, r1
 8017770:	4639      	mov	r1, r7
 8017772:	e881 000c 	stmia.w	r1, {r2, r3}
 8017776:	4603      	mov	r3, r0
 8017778:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801777a:	68fb      	ldr	r3, [r7, #12]
 801777c:	881b      	ldrh	r3, [r3, #0]
 801777e:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8017780:	7afb      	ldrb	r3, [r7, #11]
 8017782:	f083 0301 	eor.w	r3, r3, #1
 8017786:	b2db      	uxtb	r3, r3
 8017788:	2b00      	cmp	r3, #0
 801778a:	d01b      	beq.n	80177c4 <GetDutyCycle+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
#else
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 801778c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8017790:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8017792:	683b      	ldr	r3, [r7, #0]
 8017794:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8017798:	d202      	bcs.n	80177a0 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 801779a:	2364      	movs	r3, #100	@ 0x64
 801779c:	82bb      	strh	r3, [r7, #20]
 801779e:	e00b      	b.n	80177b8 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80177a0:	683b      	ldr	r3, [r7, #0]
 80177a2:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 80177a6:	4293      	cmp	r3, r2
 80177a8:	d803      	bhi.n	80177b2 <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 80177aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80177ae:	82bb      	strh	r3, [r7, #20]
 80177b0:	e002      	b.n	80177b8 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 80177b2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80177b6:	82bb      	strh	r3, [r7, #20]
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80177b8:	8aba      	ldrh	r2, [r7, #20]
 80177ba:	8afb      	ldrh	r3, [r7, #22]
 80177bc:	4293      	cmp	r3, r2
 80177be:	bf38      	it	cc
 80177c0:	4613      	movcc	r3, r2
 80177c2:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 80177c4:	8afb      	ldrh	r3, [r7, #22]
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d101      	bne.n	80177ce <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 80177ca:	2301      	movs	r3, #1
 80177cc:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80177ce:	8afb      	ldrh	r3, [r7, #22]
}
 80177d0:	4618      	mov	r0, r3
 80177d2:	371c      	adds	r7, #28
 80177d4:	46bd      	mov	sp, r7
 80177d6:	bc80      	pop	{r7}
 80177d8:	4770      	bx	lr
	...

080177dc <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 80177dc:	b580      	push	{r7, lr}
 80177de:	b08e      	sub	sp, #56	@ 0x38
 80177e0:	af02      	add	r7, sp, #8
 80177e2:	60f8      	str	r0, [r7, #12]
 80177e4:	4608      	mov	r0, r1
 80177e6:	4639      	mov	r1, r7
 80177e8:	e881 000c 	stmia.w	r1, {r2, r3}
 80177ec:	4603      	mov	r3, r0
 80177ee:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80177f0:	68fb      	ldr	r3, [r7, #12]
 80177f2:	881b      	ldrh	r3, [r3, #0]
 80177f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80177f6:	4b4b      	ldr	r3, [pc, #300]	@ (8017924 <SetMaxTimeCredits+0x148>)
 80177f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80177fa:	7af9      	ldrb	r1, [r7, #11]
 80177fc:	463b      	mov	r3, r7
 80177fe:	cb0c      	ldmia	r3, {r2, r3}
 8017800:	68f8      	ldr	r0, [r7, #12]
 8017802:	f7ff ffb0 	bl	8017766 <GetDutyCycle>
 8017806:	4603      	mov	r3, r0
 8017808:	857b      	strh	r3, [r7, #42]	@ 0x2a

    if( joined == false )
 801780a:	7afb      	ldrb	r3, [r7, #11]
 801780c:	f083 0301 	eor.w	r3, r3, #1
 8017810:	b2db      	uxtb	r3, r3
 8017812:	2b00      	cmp	r3, #0
 8017814:	d06d      	beq.n	80178f2 <SetMaxTimeCredits+0x116>
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
        }
#else
    	TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8017816:	463b      	mov	r3, r7
 8017818:	e893 0003 	ldmia.w	r3, {r0, r1}
 801781c:	f007 f830 	bl	801e880 <SysTimeToMs>
 8017820:	6278      	str	r0, [r7, #36]	@ 0x24
    	SysTime_t timeDiff = { 0 };
 8017822:	f107 0314 	add.w	r3, r7, #20
 8017826:	2200      	movs	r2, #0
 8017828:	601a      	str	r2, [r3, #0]
 801782a:	605a      	str	r2, [r3, #4]
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 801782c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801782e:	2b64      	cmp	r3, #100	@ 0x64
 8017830:	d105      	bne.n	801783e <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8017832:	4b3c      	ldr	r3, [pc, #240]	@ (8017924 <SetMaxTimeCredits+0x148>)
 8017834:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8017836:	68fb      	ldr	r3, [r7, #12]
 8017838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801783a:	609a      	str	r2, [r3, #8]
 801783c:	e00b      	b.n	8017856 <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 801783e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017840:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8017844:	d105      	bne.n	8017852 <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 8017846:	4b38      	ldr	r3, [pc, #224]	@ (8017928 <SetMaxTimeCredits+0x14c>)
 8017848:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801784a:	68fb      	ldr	r3, [r7, #12]
 801784c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801784e:	609a      	str	r2, [r3, #8]
 8017850:	e001      	b.n	8017856 <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 8017852:	4b36      	ldr	r3, [pc, #216]	@ (801792c <SetMaxTimeCredits+0x150>)
 8017854:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 8017856:	68fb      	ldr	r3, [r7, #12]
 8017858:	689a      	ldr	r2, [r3, #8]
 801785a:	f107 031c 	add.w	r3, r7, #28
 801785e:	4611      	mov	r1, r2
 8017860:	4618      	mov	r0, r3
 8017862:	f007 f835 	bl	801e8d0 <SysTimeFromMs>
 8017866:	f107 0014 	add.w	r0, r7, #20
 801786a:	6a3b      	ldr	r3, [r7, #32]
 801786c:	9300      	str	r3, [sp, #0]
 801786e:	69fb      	ldr	r3, [r7, #28]
 8017870:	463a      	mov	r2, r7
 8017872:	ca06      	ldmia	r2, {r1, r2}
 8017874:	f006 ff45 	bl	801e702 <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8017878:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 801787c:	f083 0301 	eor.w	r3, r3, #1
 8017880:	b2db      	uxtb	r3, r3
 8017882:	2b00      	cmp	r3, #0
 8017884:	d006      	beq.n	8017894 <SetMaxTimeCredits+0xb8>
 8017886:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801788a:	f083 0301 	eor.w	r3, r3, #1
 801788e:	b2db      	uxtb	r3, r3
 8017890:	2b00      	cmp	r3, #0
 8017892:	d108      	bne.n	80178a6 <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 8017894:	68fb      	ldr	r3, [r7, #12]
 8017896:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8017898:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801789a:	429a      	cmp	r2, r3
 801789c:	d103      	bne.n	80178a6 <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 801789e:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 80178a0:	4a23      	ldr	r2, [pc, #140]	@ (8017930 <SetMaxTimeCredits+0x154>)
 80178a2:	4293      	cmp	r3, r2
 80178a4:	d92f      	bls.n	8017906 <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 80178a6:	68fb      	ldr	r3, [r7, #12]
 80178a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80178aa:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80178ac:	683b      	ldr	r3, [r7, #0]
 80178ae:	4a21      	ldr	r2, [pc, #132]	@ (8017934 <SetMaxTimeCredits+0x158>)
 80178b0:	4293      	cmp	r3, r2
 80178b2:	d928      	bls.n	8017906 <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 80178b4:	683b      	ldr	r3, [r7, #0]
 80178b6:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 80178ba:	3b30      	subs	r3, #48	@ 0x30
 80178bc:	4a1e      	ldr	r2, [pc, #120]	@ (8017938 <SetMaxTimeCredits+0x15c>)
 80178be:	fba2 2303 	umull	r2, r3, r2, r3
 80178c2:	0c1b      	lsrs	r3, r3, #16
 80178c4:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 80178c6:	697b      	ldr	r3, [r7, #20]
 80178c8:	4a1c      	ldr	r2, [pc, #112]	@ (801793c <SetMaxTimeCredits+0x160>)
 80178ca:	fb02 f303 	mul.w	r3, r2, r3
 80178ce:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80178d0:	697b      	ldr	r3, [r7, #20]
 80178d2:	f503 33f6 	add.w	r3, r3, #125952	@ 0x1ec00
 80178d6:	3330      	adds	r3, #48	@ 0x30
 80178d8:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80178da:	2300      	movs	r3, #0
 80178dc:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80178de:	f107 0314 	add.w	r3, r7, #20
 80178e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80178e6:	f006 ffcb 	bl	801e880 <SysTimeToMs>
 80178ea:	4602      	mov	r2, r0
 80178ec:	68fb      	ldr	r3, [r7, #12]
 80178ee:	609a      	str	r2, [r3, #8]
 80178f0:	e009      	b.n	8017906 <SetMaxTimeCredits+0x12a>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 80178f2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80178f6:	f083 0301 	eor.w	r3, r3, #1
 80178fa:	b2db      	uxtb	r3, r3
 80178fc:	2b00      	cmp	r3, #0
 80178fe:	d002      	beq.n	8017906 <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8017900:	68fb      	ldr	r3, [r7, #12]
 8017902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017904:	60da      	str	r2, [r3, #12]
        }
    }

#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x01010003 ) || ( REGION_VERSION == 0x02010001 )))
    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 8017906:	68fb      	ldr	r3, [r7, #12]
 8017908:	685b      	ldr	r3, [r3, #4]
 801790a:	2b00      	cmp	r3, #0
 801790c:	d102      	bne.n	8017914 <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 801790e:	68fb      	ldr	r3, [r7, #12]
 8017910:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017912:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8017914:	68fb      	ldr	r3, [r7, #12]
 8017916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017918:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 801791a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
}
 801791c:	4618      	mov	r0, r3
 801791e:	3730      	adds	r7, #48	@ 0x30
 8017920:	46bd      	mov	sp, r7
 8017922:	bd80      	pop	{r7, pc}
 8017924:	001b7740 	.word	0x001b7740
 8017928:	0112a880 	.word	0x0112a880
 801792c:	02932e00 	.word	0x02932e00
 8017930:	0001517f 	.word	0x0001517f
 8017934:	0001ec2f 	.word	0x0001ec2f
 8017938:	c22e4507 	.word	0xc22e4507
 801793c:	00015180 	.word	0x00015180

08017940 <UpdateTimeCredits>:
}
#else
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8017940:	b580      	push	{r7, lr}
 8017942:	b086      	sub	sp, #24
 8017944:	af02      	add	r7, sp, #8
 8017946:	6078      	str	r0, [r7, #4]
 8017948:	4608      	mov	r0, r1
 801794a:	4611      	mov	r1, r2
 801794c:	461a      	mov	r2, r3
 801794e:	4603      	mov	r3, r0
 8017950:	70fb      	strb	r3, [r7, #3]
 8017952:	460b      	mov	r3, r1
 8017954:	70bb      	strb	r3, [r7, #2]
 8017956:	4613      	mov	r3, r2
 8017958:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 801795a:	78f9      	ldrb	r1, [r7, #3]
 801795c:	787b      	ldrb	r3, [r7, #1]
 801795e:	9301      	str	r3, [sp, #4]
 8017960:	78bb      	ldrb	r3, [r7, #2]
 8017962:	9300      	str	r3, [sp, #0]
 8017964:	f107 0318 	add.w	r3, r7, #24
 8017968:	cb0c      	ldmia	r3, {r2, r3}
 801796a:	6878      	ldr	r0, [r7, #4]
 801796c:	f7ff ff36 	bl	80177dc <SetMaxTimeCredits>
 8017970:	4603      	mov	r3, r0
 8017972:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 8017974:	78fb      	ldrb	r3, [r7, #3]
 8017976:	2b00      	cmp	r3, #0
 8017978:	d00a      	beq.n	8017990 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	685b      	ldr	r3, [r3, #4]
 801797e:	4618      	mov	r0, r3
 8017980:	f007 fdb8 	bl	801f4f4 <UTIL_TIMER_GetElapsedTime>
 8017984:	4602      	mov	r2, r0
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	68db      	ldr	r3, [r3, #12]
 801798a:	441a      	add	r2, r3
 801798c:	687b      	ldr	r3, [r7, #4]
 801798e:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8017990:	687b      	ldr	r3, [r7, #4]
 8017992:	68da      	ldr	r2, [r3, #12]
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	691b      	ldr	r3, [r3, #16]
 8017998:	429a      	cmp	r2, r3
 801799a:	d903      	bls.n	80179a4 <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	691a      	ldr	r2, [r3, #16]
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	6a3a      	ldr	r2, [r7, #32]
 80179a8:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 80179aa:	89fb      	ldrh	r3, [r7, #14]
}
 80179ac:	4618      	mov	r0, r3
 80179ae:	3710      	adds	r7, #16
 80179b0:	46bd      	mov	sp, r7
 80179b2:	bd80      	pop	{r7, pc}

080179b4 <CountChannels>:
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80179b4:	b480      	push	{r7}
 80179b6:	b085      	sub	sp, #20
 80179b8:	af00      	add	r7, sp, #0
 80179ba:	4603      	mov	r3, r0
 80179bc:	460a      	mov	r2, r1
 80179be:	80fb      	strh	r3, [r7, #6]
 80179c0:	4613      	mov	r3, r2
 80179c2:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80179c4:	2300      	movs	r3, #0
 80179c6:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80179c8:	2300      	movs	r3, #0
 80179ca:	73bb      	strb	r3, [r7, #14]
 80179cc:	e011      	b.n	80179f2 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80179ce:	88fa      	ldrh	r2, [r7, #6]
 80179d0:	7bbb      	ldrb	r3, [r7, #14]
 80179d2:	2101      	movs	r1, #1
 80179d4:	fa01 f303 	lsl.w	r3, r1, r3
 80179d8:	401a      	ands	r2, r3
 80179da:	7bbb      	ldrb	r3, [r7, #14]
 80179dc:	2101      	movs	r1, #1
 80179de:	fa01 f303 	lsl.w	r3, r1, r3
 80179e2:	429a      	cmp	r2, r3
 80179e4:	d102      	bne.n	80179ec <CountChannels+0x38>
        {
            nbActiveBits++;
 80179e6:	7bfb      	ldrb	r3, [r7, #15]
 80179e8:	3301      	adds	r3, #1
 80179ea:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80179ec:	7bbb      	ldrb	r3, [r7, #14]
 80179ee:	3301      	adds	r3, #1
 80179f0:	73bb      	strb	r3, [r7, #14]
 80179f2:	7bba      	ldrb	r2, [r7, #14]
 80179f4:	797b      	ldrb	r3, [r7, #5]
 80179f6:	429a      	cmp	r2, r3
 80179f8:	d3e9      	bcc.n	80179ce <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80179fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80179fc:	4618      	mov	r0, r3
 80179fe:	3714      	adds	r7, #20
 8017a00:	46bd      	mov	sp, r7
 8017a02:	bc80      	pop	{r7}
 8017a04:	4770      	bx	lr

08017a06 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8017a06:	b580      	push	{r7, lr}
 8017a08:	b084      	sub	sp, #16
 8017a0a:	af00      	add	r7, sp, #0
 8017a0c:	6039      	str	r1, [r7, #0]
 8017a0e:	4611      	mov	r1, r2
 8017a10:	461a      	mov	r2, r3
 8017a12:	4603      	mov	r3, r0
 8017a14:	71fb      	strb	r3, [r7, #7]
 8017a16:	460b      	mov	r3, r1
 8017a18:	71bb      	strb	r3, [r7, #6]
 8017a1a:	4613      	mov	r3, r2
 8017a1c:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8017a1e:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8017a22:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017a26:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017a2a:	4618      	mov	r0, r3
 8017a2c:	f000 f85d 	bl	8017aea <RegionCommonValueInRange>
 8017a30:	4603      	mov	r3, r0
 8017a32:	2b00      	cmp	r3, #0
 8017a34:	d101      	bne.n	8017a3a <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8017a36:	2300      	movs	r3, #0
 8017a38:	e053      	b.n	8017ae2 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017a3a:	2300      	movs	r3, #0
 8017a3c:	73fb      	strb	r3, [r7, #15]
 8017a3e:	2300      	movs	r3, #0
 8017a40:	73bb      	strb	r3, [r7, #14]
 8017a42:	e049      	b.n	8017ad8 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8017a44:	2300      	movs	r3, #0
 8017a46:	737b      	strb	r3, [r7, #13]
 8017a48:	e03d      	b.n	8017ac6 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8017a4a:	7bbb      	ldrb	r3, [r7, #14]
 8017a4c:	005b      	lsls	r3, r3, #1
 8017a4e:	683a      	ldr	r2, [r7, #0]
 8017a50:	4413      	add	r3, r2
 8017a52:	881b      	ldrh	r3, [r3, #0]
 8017a54:	461a      	mov	r2, r3
 8017a56:	7b7b      	ldrb	r3, [r7, #13]
 8017a58:	fa42 f303 	asr.w	r3, r2, r3
 8017a5c:	f003 0301 	and.w	r3, r3, #1
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	d02d      	beq.n	8017ac0 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017a64:	7bfa      	ldrb	r2, [r7, #15]
 8017a66:	7b7b      	ldrb	r3, [r7, #13]
 8017a68:	4413      	add	r3, r2
 8017a6a:	461a      	mov	r2, r3
 8017a6c:	4613      	mov	r3, r2
 8017a6e:	005b      	lsls	r3, r3, #1
 8017a70:	4413      	add	r3, r2
 8017a72:	009b      	lsls	r3, r3, #2
 8017a74:	461a      	mov	r2, r3
 8017a76:	69fb      	ldr	r3, [r7, #28]
 8017a78:	4413      	add	r3, r2
 8017a7a:	7a1b      	ldrb	r3, [r3, #8]
 8017a7c:	f343 0303 	sbfx	r3, r3, #0, #4
 8017a80:	b25b      	sxtb	r3, r3
 8017a82:	f003 030f 	and.w	r3, r3, #15
 8017a86:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8017a88:	7bfa      	ldrb	r2, [r7, #15]
 8017a8a:	7b7b      	ldrb	r3, [r7, #13]
 8017a8c:	4413      	add	r3, r2
 8017a8e:	461a      	mov	r2, r3
 8017a90:	4613      	mov	r3, r2
 8017a92:	005b      	lsls	r3, r3, #1
 8017a94:	4413      	add	r3, r2
 8017a96:	009b      	lsls	r3, r3, #2
 8017a98:	461a      	mov	r2, r3
 8017a9a:	69fb      	ldr	r3, [r7, #28]
 8017a9c:	4413      	add	r3, r2
 8017a9e:	7a1b      	ldrb	r3, [r3, #8]
 8017aa0:	f343 1303 	sbfx	r3, r3, #4, #4
 8017aa4:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8017aa6:	f003 030f 	and.w	r3, r3, #15
 8017aaa:	b25a      	sxtb	r2, r3
 8017aac:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017ab0:	4618      	mov	r0, r3
 8017ab2:	f000 f81a 	bl	8017aea <RegionCommonValueInRange>
 8017ab6:	4603      	mov	r3, r0
 8017ab8:	2b01      	cmp	r3, #1
 8017aba:	d101      	bne.n	8017ac0 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8017abc:	2301      	movs	r3, #1
 8017abe:	e010      	b.n	8017ae2 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8017ac0:	7b7b      	ldrb	r3, [r7, #13]
 8017ac2:	3301      	adds	r3, #1
 8017ac4:	737b      	strb	r3, [r7, #13]
 8017ac6:	7b7b      	ldrb	r3, [r7, #13]
 8017ac8:	2b0f      	cmp	r3, #15
 8017aca:	d9be      	bls.n	8017a4a <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8017acc:	7bfb      	ldrb	r3, [r7, #15]
 8017ace:	3310      	adds	r3, #16
 8017ad0:	73fb      	strb	r3, [r7, #15]
 8017ad2:	7bbb      	ldrb	r3, [r7, #14]
 8017ad4:	3301      	adds	r3, #1
 8017ad6:	73bb      	strb	r3, [r7, #14]
 8017ad8:	7bfa      	ldrb	r2, [r7, #15]
 8017ada:	79fb      	ldrb	r3, [r7, #7]
 8017adc:	429a      	cmp	r2, r3
 8017ade:	d3b1      	bcc.n	8017a44 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8017ae0:	2300      	movs	r3, #0
}
 8017ae2:	4618      	mov	r0, r3
 8017ae4:	3710      	adds	r7, #16
 8017ae6:	46bd      	mov	sp, r7
 8017ae8:	bd80      	pop	{r7, pc}

08017aea <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8017aea:	b480      	push	{r7}
 8017aec:	b083      	sub	sp, #12
 8017aee:	af00      	add	r7, sp, #0
 8017af0:	4603      	mov	r3, r0
 8017af2:	71fb      	strb	r3, [r7, #7]
 8017af4:	460b      	mov	r3, r1
 8017af6:	71bb      	strb	r3, [r7, #6]
 8017af8:	4613      	mov	r3, r2
 8017afa:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8017afc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017b00:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017b04:	429a      	cmp	r2, r3
 8017b06:	db07      	blt.n	8017b18 <RegionCommonValueInRange+0x2e>
 8017b08:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8017b0c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8017b10:	429a      	cmp	r2, r3
 8017b12:	dc01      	bgt.n	8017b18 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8017b14:	2301      	movs	r3, #1
 8017b16:	e000      	b.n	8017b1a <RegionCommonValueInRange+0x30>
    }
    return 0;
 8017b18:	2300      	movs	r3, #0
}
 8017b1a:	4618      	mov	r0, r3
 8017b1c:	370c      	adds	r7, #12
 8017b1e:	46bd      	mov	sp, r7
 8017b20:	bc80      	pop	{r7}
 8017b22:	4770      	bx	lr

08017b24 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8017b24:	b480      	push	{r7}
 8017b26:	b085      	sub	sp, #20
 8017b28:	af00      	add	r7, sp, #0
 8017b2a:	6078      	str	r0, [r7, #4]
 8017b2c:	460b      	mov	r3, r1
 8017b2e:	70fb      	strb	r3, [r7, #3]
 8017b30:	4613      	mov	r3, r2
 8017b32:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8017b34:	78fb      	ldrb	r3, [r7, #3]
 8017b36:	091b      	lsrs	r3, r3, #4
 8017b38:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8017b3a:	78bb      	ldrb	r3, [r7, #2]
 8017b3c:	091b      	lsrs	r3, r3, #4
 8017b3e:	b2db      	uxtb	r3, r3
 8017b40:	7bfa      	ldrb	r2, [r7, #15]
 8017b42:	429a      	cmp	r2, r3
 8017b44:	d803      	bhi.n	8017b4e <RegionCommonChanDisable+0x2a>
 8017b46:	78fa      	ldrb	r2, [r7, #3]
 8017b48:	78bb      	ldrb	r3, [r7, #2]
 8017b4a:	429a      	cmp	r2, r3
 8017b4c:	d301      	bcc.n	8017b52 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8017b4e:	2300      	movs	r3, #0
 8017b50:	e017      	b.n	8017b82 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8017b52:	7bfb      	ldrb	r3, [r7, #15]
 8017b54:	005b      	lsls	r3, r3, #1
 8017b56:	687a      	ldr	r2, [r7, #4]
 8017b58:	4413      	add	r3, r2
 8017b5a:	881b      	ldrh	r3, [r3, #0]
 8017b5c:	b21a      	sxth	r2, r3
 8017b5e:	78fb      	ldrb	r3, [r7, #3]
 8017b60:	f003 030f 	and.w	r3, r3, #15
 8017b64:	2101      	movs	r1, #1
 8017b66:	fa01 f303 	lsl.w	r3, r1, r3
 8017b6a:	b21b      	sxth	r3, r3
 8017b6c:	43db      	mvns	r3, r3
 8017b6e:	b21b      	sxth	r3, r3
 8017b70:	4013      	ands	r3, r2
 8017b72:	b219      	sxth	r1, r3
 8017b74:	7bfb      	ldrb	r3, [r7, #15]
 8017b76:	005b      	lsls	r3, r3, #1
 8017b78:	687a      	ldr	r2, [r7, #4]
 8017b7a:	4413      	add	r3, r2
 8017b7c:	b28a      	uxth	r2, r1
 8017b7e:	801a      	strh	r2, [r3, #0]

    return true;
 8017b80:	2301      	movs	r3, #1
}
 8017b82:	4618      	mov	r0, r3
 8017b84:	3714      	adds	r7, #20
 8017b86:	46bd      	mov	sp, r7
 8017b88:	bc80      	pop	{r7}
 8017b8a:	4770      	bx	lr

08017b8c <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	b084      	sub	sp, #16
 8017b90:	af00      	add	r7, sp, #0
 8017b92:	6078      	str	r0, [r7, #4]
 8017b94:	460b      	mov	r3, r1
 8017b96:	70fb      	strb	r3, [r7, #3]
 8017b98:	4613      	mov	r3, r2
 8017b9a:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	2b00      	cmp	r3, #0
 8017ba4:	d101      	bne.n	8017baa <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	e018      	b.n	8017bdc <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017baa:	78fb      	ldrb	r3, [r7, #3]
 8017bac:	73bb      	strb	r3, [r7, #14]
 8017bae:	e010      	b.n	8017bd2 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8017bb0:	7bbb      	ldrb	r3, [r7, #14]
 8017bb2:	005b      	lsls	r3, r3, #1
 8017bb4:	687a      	ldr	r2, [r7, #4]
 8017bb6:	4413      	add	r3, r2
 8017bb8:	881b      	ldrh	r3, [r3, #0]
 8017bba:	2110      	movs	r1, #16
 8017bbc:	4618      	mov	r0, r3
 8017bbe:	f7ff fef9 	bl	80179b4 <CountChannels>
 8017bc2:	4603      	mov	r3, r0
 8017bc4:	461a      	mov	r2, r3
 8017bc6:	7bfb      	ldrb	r3, [r7, #15]
 8017bc8:	4413      	add	r3, r2
 8017bca:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8017bcc:	7bbb      	ldrb	r3, [r7, #14]
 8017bce:	3301      	adds	r3, #1
 8017bd0:	73bb      	strb	r3, [r7, #14]
 8017bd2:	7bba      	ldrb	r2, [r7, #14]
 8017bd4:	78bb      	ldrb	r3, [r7, #2]
 8017bd6:	429a      	cmp	r2, r3
 8017bd8:	d3ea      	bcc.n	8017bb0 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8017bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8017bdc:	4618      	mov	r0, r3
 8017bde:	3710      	adds	r7, #16
 8017be0:	46bd      	mov	sp, r7
 8017be2:	bd80      	pop	{r7, pc}

08017be4 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8017be4:	b480      	push	{r7}
 8017be6:	b087      	sub	sp, #28
 8017be8:	af00      	add	r7, sp, #0
 8017bea:	60f8      	str	r0, [r7, #12]
 8017bec:	60b9      	str	r1, [r7, #8]
 8017bee:	4613      	mov	r3, r2
 8017bf0:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8017bf2:	68fb      	ldr	r3, [r7, #12]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d016      	beq.n	8017c26 <RegionCommonChanMaskCopy+0x42>
 8017bf8:	68bb      	ldr	r3, [r7, #8]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d013      	beq.n	8017c26 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8017bfe:	2300      	movs	r3, #0
 8017c00:	75fb      	strb	r3, [r7, #23]
 8017c02:	e00c      	b.n	8017c1e <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8017c04:	7dfb      	ldrb	r3, [r7, #23]
 8017c06:	005b      	lsls	r3, r3, #1
 8017c08:	68ba      	ldr	r2, [r7, #8]
 8017c0a:	441a      	add	r2, r3
 8017c0c:	7dfb      	ldrb	r3, [r7, #23]
 8017c0e:	005b      	lsls	r3, r3, #1
 8017c10:	68f9      	ldr	r1, [r7, #12]
 8017c12:	440b      	add	r3, r1
 8017c14:	8812      	ldrh	r2, [r2, #0]
 8017c16:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8017c18:	7dfb      	ldrb	r3, [r7, #23]
 8017c1a:	3301      	adds	r3, #1
 8017c1c:	75fb      	strb	r3, [r7, #23]
 8017c1e:	7dfa      	ldrb	r2, [r7, #23]
 8017c20:	79fb      	ldrb	r3, [r7, #7]
 8017c22:	429a      	cmp	r2, r3
 8017c24:	d3ee      	bcc.n	8017c04 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8017c26:	bf00      	nop
 8017c28:	371c      	adds	r7, #28
 8017c2a:	46bd      	mov	sp, r7
 8017c2c:	bc80      	pop	{r7}
 8017c2e:	4770      	bx	lr

08017c30 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8017c30:	b082      	sub	sp, #8
 8017c32:	b580      	push	{r7, lr}
 8017c34:	b086      	sub	sp, #24
 8017c36:	af00      	add	r7, sp, #0
 8017c38:	60f8      	str	r0, [r7, #12]
 8017c3a:	60b9      	str	r1, [r7, #8]
 8017c3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8017c3e:	4613      	mov	r3, r2
 8017c40:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8017c42:	79f9      	ldrb	r1, [r7, #7]
 8017c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017c48:	cb0c      	ldmia	r3, {r2, r3}
 8017c4a:	68f8      	ldr	r0, [r7, #12]
 8017c4c:	f7ff fd8b 	bl	8017766 <GetDutyCycle>
 8017c50:	4603      	mov	r3, r0
 8017c52:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8017c54:	68fb      	ldr	r3, [r7, #12]
 8017c56:	68da      	ldr	r2, [r3, #12]
 8017c58:	8afb      	ldrh	r3, [r7, #22]
 8017c5a:	68b9      	ldr	r1, [r7, #8]
 8017c5c:	fb01 f303 	mul.w	r3, r1, r3
 8017c60:	429a      	cmp	r2, r3
 8017c62:	d909      	bls.n	8017c78 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	68da      	ldr	r2, [r3, #12]
 8017c68:	8afb      	ldrh	r3, [r7, #22]
 8017c6a:	68b9      	ldr	r1, [r7, #8]
 8017c6c:	fb01 f303 	mul.w	r3, r1, r3
 8017c70:	1ad2      	subs	r2, r2, r3
 8017c72:	68fb      	ldr	r3, [r7, #12]
 8017c74:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8017c76:	e002      	b.n	8017c7e <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8017c78:	68fb      	ldr	r3, [r7, #12]
 8017c7a:	2200      	movs	r2, #0
 8017c7c:	60da      	str	r2, [r3, #12]
}
 8017c7e:	bf00      	nop
 8017c80:	3718      	adds	r7, #24
 8017c82:	46bd      	mov	sp, r7
 8017c84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017c88:	b002      	add	sp, #8
 8017c8a:	4770      	bx	lr

08017c8c <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8017c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017c8e:	b08f      	sub	sp, #60	@ 0x3c
 8017c90:	af04      	add	r7, sp, #16
 8017c92:	6039      	str	r1, [r7, #0]
 8017c94:	4611      	mov	r1, r2
 8017c96:	461a      	mov	r2, r3
 8017c98:	4603      	mov	r3, r0
 8017c9a:	71fb      	strb	r3, [r7, #7]
 8017c9c:	460b      	mov	r3, r1
 8017c9e:	71bb      	strb	r3, [r7, #6]
 8017ca0:	4613      	mov	r3, r2
 8017ca2:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8017ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8017ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8017caa:	f007 fc11 	bl	801f4d0 <UTIL_TIMER_GetCurrentTime>
 8017cae:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8017cb0:	2300      	movs	r3, #0
 8017cb2:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8017cb4:	2301      	movs	r3, #1
 8017cb6:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8017cb8:	2300      	movs	r3, #0
 8017cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8017cbe:	2300      	movs	r3, #0
 8017cc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017cc4:	e0ba      	b.n	8017e3c <RegionCommonUpdateBandTimeOff+0x1b0>
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime, elapsedTime );
#else
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8017cc6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017cca:	4613      	mov	r3, r2
 8017ccc:	005b      	lsls	r3, r3, #1
 8017cce:	4413      	add	r3, r2
 8017cd0:	00db      	lsls	r3, r3, #3
 8017cd2:	461a      	mov	r2, r3
 8017cd4:	683b      	ldr	r3, [r7, #0]
 8017cd6:	189c      	adds	r4, r3, r2
 8017cd8:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 8017cdc:	797a      	ldrb	r2, [r7, #5]
 8017cde:	79fd      	ldrb	r5, [r7, #7]
 8017ce0:	69fb      	ldr	r3, [r7, #28]
 8017ce2:	9302      	str	r3, [sp, #8]
 8017ce4:	46ec      	mov	ip, sp
 8017ce6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8017cea:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017cee:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017cf2:	4633      	mov	r3, r6
 8017cf4:	4629      	mov	r1, r5
 8017cf6:	4620      	mov	r0, r4
 8017cf8:	f7ff fe22 	bl	8017940 <UpdateTimeCredits>
 8017cfc:	4603      	mov	r3, r0
 8017cfe:	82fb      	strh	r3, [r7, #22]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8017d00:	8afa      	ldrh	r2, [r7, #22]
 8017d02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017d04:	fb02 f303 	mul.w	r3, r2, r3
 8017d08:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8017d0a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017d0e:	4613      	mov	r3, r2
 8017d10:	005b      	lsls	r3, r3, #1
 8017d12:	4413      	add	r3, r2
 8017d14:	00db      	lsls	r3, r3, #3
 8017d16:	461a      	mov	r2, r3
 8017d18:	683b      	ldr	r3, [r7, #0]
 8017d1a:	4413      	add	r3, r2
 8017d1c:	68db      	ldr	r3, [r3, #12]
 8017d1e:	69ba      	ldr	r2, [r7, #24]
 8017d20:	429a      	cmp	r2, r3
 8017d22:	d308      	bcc.n	8017d36 <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017d24:	797b      	ldrb	r3, [r7, #5]
 8017d26:	f083 0301 	eor.w	r3, r3, #1
 8017d2a:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d013      	beq.n	8017d58 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8017d30:	79fb      	ldrb	r3, [r7, #7]
 8017d32:	2b00      	cmp	r3, #0
 8017d34:	d010      	beq.n	8017d58 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8017d36:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017d3a:	4613      	mov	r3, r2
 8017d3c:	005b      	lsls	r3, r3, #1
 8017d3e:	4413      	add	r3, r2
 8017d40:	00db      	lsls	r3, r3, #3
 8017d42:	461a      	mov	r2, r3
 8017d44:	683b      	ldr	r3, [r7, #0]
 8017d46:	4413      	add	r3, r2
 8017d48:	2201      	movs	r2, #1
 8017d4a:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8017d4c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017d50:	3301      	adds	r3, #1
 8017d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8017d56:	e06c      	b.n	8017e32 <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8017d58:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017d5c:	4613      	mov	r3, r2
 8017d5e:	005b      	lsls	r3, r3, #1
 8017d60:	4413      	add	r3, r2
 8017d62:	00db      	lsls	r3, r3, #3
 8017d64:	461a      	mov	r2, r3
 8017d66:	683b      	ldr	r3, [r7, #0]
 8017d68:	4413      	add	r3, r2
 8017d6a:	2200      	movs	r2, #0
 8017d6c:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8017d6e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017d72:	4613      	mov	r3, r2
 8017d74:	005b      	lsls	r3, r3, #1
 8017d76:	4413      	add	r3, r2
 8017d78:	00db      	lsls	r3, r3, #3
 8017d7a:	461a      	mov	r2, r3
 8017d7c:	683b      	ldr	r3, [r7, #0]
 8017d7e:	4413      	add	r3, r2
 8017d80:	691b      	ldr	r3, [r3, #16]
 8017d82:	69ba      	ldr	r2, [r7, #24]
 8017d84:	429a      	cmp	r2, r3
 8017d86:	d215      	bcs.n	8017db4 <RegionCommonUpdateBandTimeOff+0x128>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
#else
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8017d88:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017d8c:	4613      	mov	r3, r2
 8017d8e:	005b      	lsls	r3, r3, #1
 8017d90:	4413      	add	r3, r2
 8017d92:	00db      	lsls	r3, r3, #3
 8017d94:	461a      	mov	r2, r3
 8017d96:	683b      	ldr	r3, [r7, #0]
 8017d98:	4413      	add	r3, r2
 8017d9a:	68db      	ldr	r3, [r3, #12]
 8017d9c:	69ba      	ldr	r2, [r7, #24]
 8017d9e:	1ad3      	subs	r3, r2, r3
 8017da0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017da2:	4293      	cmp	r3, r2
 8017da4:	bf28      	it	cs
 8017da6:	4613      	movcs	r3, r2
 8017da8:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8017daa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017dae:	3301      	adds	r3, #1
 8017db0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            }

#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x01010003 ) || ( REGION_VERSION == 0x02010001 )))
            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8017db4:	79fb      	ldrb	r3, [r7, #7]
 8017db6:	f083 0301 	eor.w	r3, r3, #1
 8017dba:	b2db      	uxtb	r3, r3
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	d038      	beq.n	8017e32 <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8017dc0:	2300      	movs	r3, #0
 8017dc2:	60fb      	str	r3, [r7, #12]
 8017dc4:	2300      	movs	r3, #0
 8017dc6:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8017dc8:	8afb      	ldrh	r3, [r7, #22]
 8017dca:	2b64      	cmp	r3, #100	@ 0x64
 8017dcc:	d103      	bne.n	8017dd6 <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8017dce:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8017dd2:	60fb      	str	r3, [r7, #12]
 8017dd4:	e009      	b.n	8017dea <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8017dd6:	8afb      	ldrh	r3, [r7, #22]
 8017dd8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8017ddc:	d103      	bne.n	8017de6 <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8017dde:	f649 23b0 	movw	r3, #39600	@ 0x9ab0
 8017de2:	60fb      	str	r3, [r7, #12]
 8017de4:	e001      	b.n	8017dea <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8017de6:	4b1e      	ldr	r3, [pc, #120]	@ (8017e60 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8017de8:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8017dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017dec:	4a1c      	ldr	r2, [pc, #112]	@ (8017e60 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8017dee:	4293      	cmp	r3, r2
 8017df0:	d90e      	bls.n	8017e10 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8017df2:	68fa      	ldr	r2, [r7, #12]
 8017df4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017df6:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 8017dfa:	3b30      	subs	r3, #48	@ 0x30
 8017dfc:	4919      	ldr	r1, [pc, #100]	@ (8017e64 <RegionCommonUpdateBandTimeOff+0x1d8>)
 8017dfe:	fba1 1303 	umull	r1, r3, r1, r3
 8017e02:	0c1b      	lsrs	r3, r3, #16
 8017e04:	3301      	adds	r3, #1
 8017e06:	4918      	ldr	r1, [pc, #96]	@ (8017e68 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8017e08:	fb01 f303 	mul.w	r3, r1, r3
 8017e0c:	4413      	add	r3, r2
 8017e0e:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8017e10:	f107 000c 	add.w	r0, r7, #12
 8017e14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017e16:	9300      	str	r3, [sp, #0]
 8017e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017e1a:	f107 020c 	add.w	r2, r7, #12
 8017e1e:	ca06      	ldmia	r2, {r1, r2}
 8017e20:	f006 fc6f 	bl	801e702 <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8017e24:	f107 030c 	add.w	r3, r7, #12
 8017e28:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017e2c:	f006 fd28 	bl	801e880 <SysTimeToMs>
 8017e30:	6278      	str	r0, [r7, #36]	@ 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8017e32:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8017e36:	3301      	adds	r3, #1
 8017e38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8017e3c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8017e40:	79bb      	ldrb	r3, [r7, #6]
 8017e42:	429a      	cmp	r2, r3
 8017e44:	f4ff af3f 	bcc.w	8017cc6 <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8017e48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d102      	bne.n	8017e56 <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8017e50:	f04f 33ff 	mov.w	r3, #4294967295
 8017e54:	e000      	b.n	8017e58 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8017e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8017e58:	4618      	mov	r0, r3
 8017e5a:	372c      	adds	r7, #44	@ 0x2c
 8017e5c:	46bd      	mov	sp, r7
 8017e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e60:	0001ec30 	.word	0x0001ec30
 8017e64:	c22e4507 	.word	0xc22e4507
 8017e68:	00015180 	.word	0x00015180

08017e6c <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8017e6c:	b480      	push	{r7}
 8017e6e:	b085      	sub	sp, #20
 8017e70:	af00      	add	r7, sp, #0
 8017e72:	6078      	str	r0, [r7, #4]
 8017e74:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8017e76:	2300      	movs	r3, #0
 8017e78:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8017e7a:	687b      	ldr	r3, [r7, #4]
 8017e7c:	781b      	ldrb	r3, [r3, #0]
 8017e7e:	2b03      	cmp	r3, #3
 8017e80:	d13f      	bne.n	8017f02 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	3301      	adds	r3, #1
 8017e86:	781b      	ldrb	r3, [r3, #0]
 8017e88:	b25a      	sxtb	r2, r3
 8017e8a:	683b      	ldr	r3, [r7, #0]
 8017e8c:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8017e8e:	683b      	ldr	r3, [r7, #0]
 8017e90:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017e94:	f003 030f 	and.w	r3, r3, #15
 8017e98:	b25a      	sxtb	r2, r3
 8017e9a:	683b      	ldr	r3, [r7, #0]
 8017e9c:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8017e9e:	683b      	ldr	r3, [r7, #0]
 8017ea0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017ea4:	b2db      	uxtb	r3, r3
 8017ea6:	091b      	lsrs	r3, r3, #4
 8017ea8:	b2db      	uxtb	r3, r3
 8017eaa:	b25a      	sxtb	r2, r3
 8017eac:	683b      	ldr	r3, [r7, #0]
 8017eae:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	3302      	adds	r3, #2
 8017eb4:	781b      	ldrb	r3, [r3, #0]
 8017eb6:	461a      	mov	r2, r3
 8017eb8:	683b      	ldr	r3, [r7, #0]
 8017eba:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8017ebc:	683b      	ldr	r3, [r7, #0]
 8017ebe:	889b      	ldrh	r3, [r3, #4]
 8017ec0:	b21a      	sxth	r2, r3
 8017ec2:	687b      	ldr	r3, [r7, #4]
 8017ec4:	3303      	adds	r3, #3
 8017ec6:	781b      	ldrb	r3, [r3, #0]
 8017ec8:	021b      	lsls	r3, r3, #8
 8017eca:	b21b      	sxth	r3, r3
 8017ecc:	4313      	orrs	r3, r2
 8017ece:	b21b      	sxth	r3, r3
 8017ed0:	b29a      	uxth	r2, r3
 8017ed2:	683b      	ldr	r3, [r7, #0]
 8017ed4:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8017ed6:	687b      	ldr	r3, [r7, #4]
 8017ed8:	791a      	ldrb	r2, [r3, #4]
 8017eda:	683b      	ldr	r3, [r7, #0]
 8017edc:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8017ede:	683b      	ldr	r3, [r7, #0]
 8017ee0:	781b      	ldrb	r3, [r3, #0]
 8017ee2:	091b      	lsrs	r3, r3, #4
 8017ee4:	b2db      	uxtb	r3, r3
 8017ee6:	f003 0307 	and.w	r3, r3, #7
 8017eea:	b2da      	uxtb	r2, r3
 8017eec:	683b      	ldr	r3, [r7, #0]
 8017eee:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8017ef0:	683b      	ldr	r3, [r7, #0]
 8017ef2:	781b      	ldrb	r3, [r3, #0]
 8017ef4:	f003 030f 	and.w	r3, r3, #15
 8017ef8:	b2da      	uxtb	r2, r3
 8017efa:	683b      	ldr	r3, [r7, #0]
 8017efc:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8017efe:	2305      	movs	r3, #5
 8017f00:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8017f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8017f04:	4618      	mov	r0, r3
 8017f06:	3714      	adds	r7, #20
 8017f08:	46bd      	mov	sp, r7
 8017f0a:	bc80      	pop	{r7}
 8017f0c:	4770      	bx	lr

08017f0e <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8017f0e:	b5b0      	push	{r4, r5, r7, lr}
 8017f10:	b088      	sub	sp, #32
 8017f12:	af02      	add	r7, sp, #8
 8017f14:	60f8      	str	r0, [r7, #12]
 8017f16:	60b9      	str	r1, [r7, #8]
 8017f18:	607a      	str	r2, [r7, #4]
 8017f1a:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8017f1c:	68fb      	ldr	r3, [r7, #12]
 8017f1e:	791b      	ldrb	r3, [r3, #4]
 8017f20:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8017f22:	68fb      	ldr	r3, [r7, #12]
 8017f24:	799b      	ldrb	r3, [r3, #6]
 8017f26:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8017f28:	68fb      	ldr	r3, [r7, #12]
 8017f2a:	79db      	ldrb	r3, [r3, #7]
 8017f2c:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8017f2e:	68fb      	ldr	r3, [r7, #12]
 8017f30:	7a1b      	ldrb	r3, [r3, #8]
 8017f32:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8017f34:	68fb      	ldr	r3, [r7, #12]
 8017f36:	795b      	ldrb	r3, [r3, #5]
 8017f38:	f083 0301 	eor.w	r3, r3, #1
 8017f3c:	b2db      	uxtb	r3, r3
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	d008      	beq.n	8017f54 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8017f42:	68fb      	ldr	r3, [r7, #12]
 8017f44:	7adb      	ldrb	r3, [r3, #11]
 8017f46:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8017f48:	68fb      	ldr	r3, [r7, #12]
 8017f4a:	7a5b      	ldrb	r3, [r3, #9]
 8017f4c:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	7a9b      	ldrb	r3, [r3, #10]
 8017f52:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8017f54:	7dfb      	ldrb	r3, [r7, #23]
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d04a      	beq.n	8017ff0 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8017f5a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8017f5e:	2b0f      	cmp	r3, #15
 8017f60:	d103      	bne.n	8017f6a <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8017f62:	68fb      	ldr	r3, [r7, #12]
 8017f64:	7a5b      	ldrb	r3, [r3, #9]
 8017f66:	75bb      	strb	r3, [r7, #22]
 8017f68:	e01d      	b.n	8017fa6 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8017f6a:	68fb      	ldr	r3, [r7, #12]
 8017f6c:	7b18      	ldrb	r0, [r3, #12]
 8017f6e:	68fb      	ldr	r3, [r7, #12]
 8017f70:	6919      	ldr	r1, [r3, #16]
 8017f72:	68fb      	ldr	r3, [r7, #12]
 8017f74:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8017f78:	68fb      	ldr	r3, [r7, #12]
 8017f7a:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8017f7e:	68fa      	ldr	r2, [r7, #12]
 8017f80:	6992      	ldr	r2, [r2, #24]
 8017f82:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8017f86:	9201      	str	r2, [sp, #4]
 8017f88:	9300      	str	r3, [sp, #0]
 8017f8a:	462b      	mov	r3, r5
 8017f8c:	4622      	mov	r2, r4
 8017f8e:	f7ff fd3a 	bl	8017a06 <RegionCommonChanVerifyDr>
 8017f92:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8017f94:	f083 0301 	eor.w	r3, r3, #1
 8017f98:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d003      	beq.n	8017fa6 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8017f9e:	7dfb      	ldrb	r3, [r7, #23]
 8017fa0:	f023 0302 	bic.w	r3, r3, #2
 8017fa4:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8017fa6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017faa:	2b0f      	cmp	r3, #15
 8017fac:	d103      	bne.n	8017fb6 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8017fae:	68fb      	ldr	r3, [r7, #12]
 8017fb0:	7a9b      	ldrb	r3, [r3, #10]
 8017fb2:	757b      	strb	r3, [r7, #21]
 8017fb4:	e01c      	b.n	8017ff0 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8017fbc:	68fb      	ldr	r3, [r7, #12]
 8017fbe:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8017fc2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	f7ff fd8f 	bl	8017aea <RegionCommonValueInRange>
 8017fcc:	4603      	mov	r3, r0
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	d10e      	bne.n	8017ff0 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8017fd2:	68fb      	ldr	r3, [r7, #12]
 8017fd4:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8017fd8:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8017fdc:	429a      	cmp	r2, r3
 8017fde:	da03      	bge.n	8017fe8 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8017fe0:	68fb      	ldr	r3, [r7, #12]
 8017fe2:	7f5b      	ldrb	r3, [r3, #29]
 8017fe4:	757b      	strb	r3, [r7, #21]
 8017fe6:	e003      	b.n	8017ff0 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8017fe8:	7dfb      	ldrb	r3, [r7, #23]
 8017fea:	f023 0304 	bic.w	r3, r3, #4
 8017fee:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8017ff0:	7dfb      	ldrb	r3, [r7, #23]
 8017ff2:	2b07      	cmp	r3, #7
 8017ff4:	d105      	bne.n	8018002 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8017ff6:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8017ffa:	2b00      	cmp	r3, #0
 8017ffc:	d101      	bne.n	8018002 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8017ffe:	2301      	movs	r3, #1
 8018000:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8018002:	68bb      	ldr	r3, [r7, #8]
 8018004:	7dba      	ldrb	r2, [r7, #22]
 8018006:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8018008:	687b      	ldr	r3, [r7, #4]
 801800a:	7d7a      	ldrb	r2, [r7, #21]
 801800c:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801800e:	7d3a      	ldrb	r2, [r7, #20]
 8018010:	683b      	ldr	r3, [r7, #0]
 8018012:	701a      	strb	r2, [r3, #0]

    return status;
 8018014:	7dfb      	ldrb	r3, [r7, #23]
}
 8018016:	4618      	mov	r0, r3
 8018018:	3718      	adds	r7, #24
 801801a:	46bd      	mov	sp, r7
 801801c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08018020 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8018020:	b480      	push	{r7}
 8018022:	b083      	sub	sp, #12
 8018024:	af00      	add	r7, sp, #0
 8018026:	4603      	mov	r3, r0
 8018028:	6039      	str	r1, [r7, #0]
 801802a:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 801802c:	79fb      	ldrb	r3, [r7, #7]
 801802e:	4a06      	ldr	r2, [pc, #24]	@ (8018048 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8018030:	fa02 f303 	lsl.w	r3, r2, r3
 8018034:	461a      	mov	r2, r3
 8018036:	683b      	ldr	r3, [r7, #0]
 8018038:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801803c:	4618      	mov	r0, r3
 801803e:	370c      	adds	r7, #12
 8018040:	46bd      	mov	sp, r7
 8018042:	bc80      	pop	{r7}
 8018044:	4770      	bx	lr
 8018046:	bf00      	nop
 8018048:	000f4240 	.word	0x000f4240

0801804c <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 801804c:	b480      	push	{r7}
 801804e:	b083      	sub	sp, #12
 8018050:	af00      	add	r7, sp, #0
 8018052:	4603      	mov	r3, r0
 8018054:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8018056:	79fb      	ldrb	r3, [r7, #7]
 8018058:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801805c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8018060:	4618      	mov	r0, r3
 8018062:	370c      	adds	r7, #12
 8018064:	46bd      	mov	sp, r7
 8018066:	bc80      	pop	{r7}
 8018068:	4770      	bx	lr
	...

0801806c <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 801806c:	b480      	push	{r7}
 801806e:	b085      	sub	sp, #20
 8018070:	af00      	add	r7, sp, #0
 8018072:	60f8      	str	r0, [r7, #12]
 8018074:	607a      	str	r2, [r7, #4]
 8018076:	603b      	str	r3, [r7, #0]
 8018078:	460b      	mov	r3, r1
 801807a:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 801807c:	7afa      	ldrb	r2, [r7, #11]
 801807e:	7afb      	ldrb	r3, [r7, #11]
 8018080:	3b04      	subs	r3, #4
 8018082:	4619      	mov	r1, r3
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	fb03 f101 	mul.w	r1, r3, r1
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018090:	fb00 f303 	mul.w	r3, r0, r3
 8018094:	440b      	add	r3, r1
 8018096:	005b      	lsls	r3, r3, #1
 8018098:	2b00      	cmp	r3, #0
 801809a:	d013      	beq.n	80180c4 <RegionCommonComputeRxWindowParameters+0x58>
 801809c:	7afb      	ldrb	r3, [r7, #11]
 801809e:	3b04      	subs	r3, #4
 80180a0:	4619      	mov	r1, r3
 80180a2:	68fb      	ldr	r3, [r7, #12]
 80180a4:	fb03 f101 	mul.w	r1, r3, r1
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80180ae:	fb00 f303 	mul.w	r3, r0, r3
 80180b2:	440b      	add	r3, r1
 80180b4:	0059      	lsls	r1, r3, #1
 80180b6:	68fb      	ldr	r3, [r7, #12]
 80180b8:	440b      	add	r3, r1
 80180ba:	1e59      	subs	r1, r3, #1
 80180bc:	68fb      	ldr	r3, [r7, #12]
 80180be:	fbb1 f3f3 	udiv	r3, r1, r3
 80180c2:	e00f      	b.n	80180e4 <RegionCommonComputeRxWindowParameters+0x78>
 80180c4:	7afb      	ldrb	r3, [r7, #11]
 80180c6:	3b04      	subs	r3, #4
 80180c8:	4619      	mov	r1, r3
 80180ca:	68fb      	ldr	r3, [r7, #12]
 80180cc:	fb03 f101 	mul.w	r1, r3, r1
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80180d6:	fb00 f303 	mul.w	r3, r0, r3
 80180da:	440b      	add	r3, r1
 80180dc:	0059      	lsls	r1, r3, #1
 80180de:	68fb      	ldr	r3, [r7, #12]
 80180e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80180e4:	429a      	cmp	r2, r3
 80180e6:	bf38      	it	cc
 80180e8:	461a      	movcc	r2, r3
 80180ea:	69bb      	ldr	r3, [r7, #24]
 80180ec:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 80180ee:	68fb      	ldr	r3, [r7, #12]
 80180f0:	009b      	lsls	r3, r3, #2
 80180f2:	4619      	mov	r1, r3
 80180f4:	69bb      	ldr	r3, [r7, #24]
 80180f6:	681b      	ldr	r3, [r3, #0]
 80180f8:	68fa      	ldr	r2, [r7, #12]
 80180fa:	fb02 f303 	mul.w	r3, r2, r3
 80180fe:	2b00      	cmp	r3, #0
 8018100:	d007      	beq.n	8018112 <RegionCommonComputeRxWindowParameters+0xa6>
 8018102:	69bb      	ldr	r3, [r7, #24]
 8018104:	681b      	ldr	r3, [r3, #0]
 8018106:	68fa      	ldr	r2, [r7, #12]
 8018108:	fb02 f303 	mul.w	r3, r2, r3
 801810c:	3301      	adds	r3, #1
 801810e:	085b      	lsrs	r3, r3, #1
 8018110:	e005      	b.n	801811e <RegionCommonComputeRxWindowParameters+0xb2>
 8018112:	69bb      	ldr	r3, [r7, #24]
 8018114:	681b      	ldr	r3, [r3, #0]
 8018116:	68fa      	ldr	r2, [r7, #12]
 8018118:	fb02 f303 	mul.w	r3, r2, r3
 801811c:	085b      	lsrs	r3, r3, #1
 801811e:	1acb      	subs	r3, r1, r3
 8018120:	683a      	ldr	r2, [r7, #0]
 8018122:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018126:	fb01 f202 	mul.w	r2, r1, r2
 801812a:	1a9b      	subs	r3, r3, r2
 801812c:	2b00      	cmp	r3, #0
 801812e:	dd27      	ble.n	8018180 <RegionCommonComputeRxWindowParameters+0x114>
 8018130:	68fb      	ldr	r3, [r7, #12]
 8018132:	009b      	lsls	r3, r3, #2
 8018134:	4619      	mov	r1, r3
 8018136:	69bb      	ldr	r3, [r7, #24]
 8018138:	681b      	ldr	r3, [r3, #0]
 801813a:	68fa      	ldr	r2, [r7, #12]
 801813c:	fb02 f303 	mul.w	r3, r2, r3
 8018140:	2b00      	cmp	r3, #0
 8018142:	d007      	beq.n	8018154 <RegionCommonComputeRxWindowParameters+0xe8>
 8018144:	69bb      	ldr	r3, [r7, #24]
 8018146:	681b      	ldr	r3, [r3, #0]
 8018148:	68fa      	ldr	r2, [r7, #12]
 801814a:	fb02 f303 	mul.w	r3, r2, r3
 801814e:	3301      	adds	r3, #1
 8018150:	085b      	lsrs	r3, r3, #1
 8018152:	e005      	b.n	8018160 <RegionCommonComputeRxWindowParameters+0xf4>
 8018154:	69bb      	ldr	r3, [r7, #24]
 8018156:	681b      	ldr	r3, [r3, #0]
 8018158:	68fa      	ldr	r2, [r7, #12]
 801815a:	fb02 f303 	mul.w	r3, r2, r3
 801815e:	085b      	lsrs	r3, r3, #1
 8018160:	1acb      	subs	r3, r1, r3
 8018162:	683a      	ldr	r2, [r7, #0]
 8018164:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018168:	fb01 f202 	mul.w	r2, r1, r2
 801816c:	1a9b      	subs	r3, r3, r2
 801816e:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8018172:	4a19      	ldr	r2, [pc, #100]	@ (80181d8 <RegionCommonComputeRxWindowParameters+0x16c>)
 8018174:	fb82 1203 	smull	r1, r2, r2, r3
 8018178:	1192      	asrs	r2, r2, #6
 801817a:	17db      	asrs	r3, r3, #31
 801817c:	1ad3      	subs	r3, r2, r3
 801817e:	e024      	b.n	80181ca <RegionCommonComputeRxWindowParameters+0x15e>
 8018180:	68fb      	ldr	r3, [r7, #12]
 8018182:	009b      	lsls	r3, r3, #2
 8018184:	4619      	mov	r1, r3
 8018186:	69bb      	ldr	r3, [r7, #24]
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	68fa      	ldr	r2, [r7, #12]
 801818c:	fb02 f303 	mul.w	r3, r2, r3
 8018190:	2b00      	cmp	r3, #0
 8018192:	d007      	beq.n	80181a4 <RegionCommonComputeRxWindowParameters+0x138>
 8018194:	69bb      	ldr	r3, [r7, #24]
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	68fa      	ldr	r2, [r7, #12]
 801819a:	fb02 f303 	mul.w	r3, r2, r3
 801819e:	3301      	adds	r3, #1
 80181a0:	085b      	lsrs	r3, r3, #1
 80181a2:	e005      	b.n	80181b0 <RegionCommonComputeRxWindowParameters+0x144>
 80181a4:	69bb      	ldr	r3, [r7, #24]
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	68fa      	ldr	r2, [r7, #12]
 80181aa:	fb02 f303 	mul.w	r3, r2, r3
 80181ae:	085b      	lsrs	r3, r3, #1
 80181b0:	1acb      	subs	r3, r1, r3
 80181b2:	683a      	ldr	r2, [r7, #0]
 80181b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80181b8:	fb01 f202 	mul.w	r2, r1, r2
 80181bc:	1a9b      	subs	r3, r3, r2
 80181be:	4a06      	ldr	r2, [pc, #24]	@ (80181d8 <RegionCommonComputeRxWindowParameters+0x16c>)
 80181c0:	fb82 1203 	smull	r1, r2, r2, r3
 80181c4:	1192      	asrs	r2, r2, #6
 80181c6:	17db      	asrs	r3, r3, #31
 80181c8:	1ad3      	subs	r3, r2, r3
 80181ca:	69fa      	ldr	r2, [r7, #28]
 80181cc:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 80181ce:	bf00      	nop
 80181d0:	3714      	adds	r7, #20
 80181d2:	46bd      	mov	sp, r7
 80181d4:	bc80      	pop	{r7}
 80181d6:	4770      	bx	lr
 80181d8:	10624dd3 	.word	0x10624dd3

080181dc <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80181dc:	b580      	push	{r7, lr}
 80181de:	b086      	sub	sp, #24
 80181e0:	af00      	add	r7, sp, #0
 80181e2:	4603      	mov	r3, r0
 80181e4:	60b9      	str	r1, [r7, #8]
 80181e6:	607a      	str	r2, [r7, #4]
 80181e8:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80181ea:	2300      	movs	r3, #0
 80181ec:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 80181ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80181f2:	005b      	lsls	r3, r3, #1
 80181f4:	4618      	mov	r0, r3
 80181f6:	f7e8 fdbf 	bl	8000d78 <__aeabi_ui2f>
 80181fa:	4603      	mov	r3, r0
 80181fc:	4619      	mov	r1, r3
 80181fe:	68b8      	ldr	r0, [r7, #8]
 8018200:	f7e8 fd08 	bl	8000c14 <__aeabi_fsub>
 8018204:	4603      	mov	r3, r0
 8018206:	6879      	ldr	r1, [r7, #4]
 8018208:	4618      	mov	r0, r3
 801820a:	f7e8 fd03 	bl	8000c14 <__aeabi_fsub>
 801820e:	4603      	mov	r3, r0
 8018210:	4618      	mov	r0, r3
 8018212:	f7e8 f971 	bl	80004f8 <__aeabi_f2d>
 8018216:	4602      	mov	r2, r0
 8018218:	460b      	mov	r3, r1
 801821a:	4610      	mov	r0, r2
 801821c:	4619      	mov	r1, r3
 801821e:	f00a fb4b 	bl	80228b8 <floor>
 8018222:	4602      	mov	r2, r0
 8018224:	460b      	mov	r3, r1
 8018226:	4610      	mov	r0, r2
 8018228:	4619      	mov	r1, r3
 801822a:	f7e8 fc57 	bl	8000adc <__aeabi_d2iz>
 801822e:	4603      	mov	r3, r0
 8018230:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8018232:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018236:	4618      	mov	r0, r3
 8018238:	3718      	adds	r7, #24
 801823a:	46bd      	mov	sp, r7
 801823c:	bd80      	pop	{r7, pc}

0801823e <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801823e:	b590      	push	{r4, r7, lr}
 8018240:	b087      	sub	sp, #28
 8018242:	af00      	add	r7, sp, #0
 8018244:	60f8      	str	r0, [r7, #12]
 8018246:	60b9      	str	r1, [r7, #8]
 8018248:	607a      	str	r2, [r7, #4]
 801824a:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801824c:	2300      	movs	r3, #0
 801824e:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8018250:	2300      	movs	r3, #0
 8018252:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018254:	2300      	movs	r3, #0
 8018256:	757b      	strb	r3, [r7, #21]
 8018258:	2300      	movs	r3, #0
 801825a:	753b      	strb	r3, [r7, #20]
 801825c:	e09c      	b.n	8018398 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801825e:	2300      	movs	r3, #0
 8018260:	74fb      	strb	r3, [r7, #19]
 8018262:	e08f      	b.n	8018384 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8018264:	68fb      	ldr	r3, [r7, #12]
 8018266:	685a      	ldr	r2, [r3, #4]
 8018268:	7d3b      	ldrb	r3, [r7, #20]
 801826a:	005b      	lsls	r3, r3, #1
 801826c:	4413      	add	r3, r2
 801826e:	881b      	ldrh	r3, [r3, #0]
 8018270:	461a      	mov	r2, r3
 8018272:	7cfb      	ldrb	r3, [r7, #19]
 8018274:	fa42 f303 	asr.w	r3, r2, r3
 8018278:	f003 0301 	and.w	r3, r3, #1
 801827c:	2b00      	cmp	r3, #0
 801827e:	d07e      	beq.n	801837e <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8018280:	68fb      	ldr	r3, [r7, #12]
 8018282:	689a      	ldr	r2, [r3, #8]
 8018284:	7d79      	ldrb	r1, [r7, #21]
 8018286:	7cfb      	ldrb	r3, [r7, #19]
 8018288:	440b      	add	r3, r1
 801828a:	4619      	mov	r1, r3
 801828c:	460b      	mov	r3, r1
 801828e:	005b      	lsls	r3, r3, #1
 8018290:	440b      	add	r3, r1
 8018292:	009b      	lsls	r3, r3, #2
 8018294:	4413      	add	r3, r2
 8018296:	681b      	ldr	r3, [r3, #0]
 8018298:	2b00      	cmp	r3, #0
 801829a:	d06b      	beq.n	8018374 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801829c:	68fb      	ldr	r3, [r7, #12]
 801829e:	781b      	ldrb	r3, [r3, #0]
 80182a0:	f083 0301 	eor.w	r3, r3, #1
 80182a4:	b2db      	uxtb	r3, r3
 80182a6:	2b00      	cmp	r3, #0
 80182a8:	d011      	beq.n	80182ce <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 80182aa:	68fb      	ldr	r3, [r7, #12]
 80182ac:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	d00d      	beq.n	80182ce <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 80182b2:	68fb      	ldr	r3, [r7, #12]
 80182b4:	695a      	ldr	r2, [r3, #20]
 80182b6:	7d3b      	ldrb	r3, [r7, #20]
 80182b8:	005b      	lsls	r3, r3, #1
 80182ba:	4413      	add	r3, r2
 80182bc:	881b      	ldrh	r3, [r3, #0]
 80182be:	461a      	mov	r2, r3
 80182c0:	7cfb      	ldrb	r3, [r7, #19]
 80182c2:	fa42 f303 	asr.w	r3, r2, r3
 80182c6:	f003 0301 	and.w	r3, r3, #1
 80182ca:	2b00      	cmp	r3, #0
 80182cc:	d054      	beq.n	8018378 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80182ce:	68fb      	ldr	r3, [r7, #12]
 80182d0:	785b      	ldrb	r3, [r3, #1]
 80182d2:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80182d4:	68fb      	ldr	r3, [r7, #12]
 80182d6:	689a      	ldr	r2, [r3, #8]
 80182d8:	7d79      	ldrb	r1, [r7, #21]
 80182da:	7cfb      	ldrb	r3, [r7, #19]
 80182dc:	440b      	add	r3, r1
 80182de:	4619      	mov	r1, r3
 80182e0:	460b      	mov	r3, r1
 80182e2:	005b      	lsls	r3, r3, #1
 80182e4:	440b      	add	r3, r1
 80182e6:	009b      	lsls	r3, r3, #2
 80182e8:	4413      	add	r3, r2
 80182ea:	7a1b      	ldrb	r3, [r3, #8]
 80182ec:	f343 0303 	sbfx	r3, r3, #0, #4
 80182f0:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80182f2:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 80182f4:	68fb      	ldr	r3, [r7, #12]
 80182f6:	689a      	ldr	r2, [r3, #8]
 80182f8:	7d79      	ldrb	r1, [r7, #21]
 80182fa:	7cfb      	ldrb	r3, [r7, #19]
 80182fc:	440b      	add	r3, r1
 80182fe:	4619      	mov	r1, r3
 8018300:	460b      	mov	r3, r1
 8018302:	005b      	lsls	r3, r3, #1
 8018304:	440b      	add	r3, r1
 8018306:	009b      	lsls	r3, r3, #2
 8018308:	4413      	add	r3, r2
 801830a:	7a1b      	ldrb	r3, [r3, #8]
 801830c:	f343 1303 	sbfx	r3, r3, #4, #4
 8018310:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018312:	461a      	mov	r2, r3
 8018314:	4621      	mov	r1, r4
 8018316:	f7ff fbe8 	bl	8017aea <RegionCommonValueInRange>
 801831a:	4603      	mov	r3, r0
 801831c:	2b00      	cmp	r3, #0
 801831e:	d02d      	beq.n	801837c <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8018320:	68fb      	ldr	r3, [r7, #12]
 8018322:	68da      	ldr	r2, [r3, #12]
 8018324:	68fb      	ldr	r3, [r7, #12]
 8018326:	6899      	ldr	r1, [r3, #8]
 8018328:	7d78      	ldrb	r0, [r7, #21]
 801832a:	7cfb      	ldrb	r3, [r7, #19]
 801832c:	4403      	add	r3, r0
 801832e:	4618      	mov	r0, r3
 8018330:	4603      	mov	r3, r0
 8018332:	005b      	lsls	r3, r3, #1
 8018334:	4403      	add	r3, r0
 8018336:	009b      	lsls	r3, r3, #2
 8018338:	440b      	add	r3, r1
 801833a:	7a5b      	ldrb	r3, [r3, #9]
 801833c:	4619      	mov	r1, r3
 801833e:	460b      	mov	r3, r1
 8018340:	005b      	lsls	r3, r3, #1
 8018342:	440b      	add	r3, r1
 8018344:	00db      	lsls	r3, r3, #3
 8018346:	4413      	add	r3, r2
 8018348:	7d1b      	ldrb	r3, [r3, #20]
 801834a:	f083 0301 	eor.w	r3, r3, #1
 801834e:	b2db      	uxtb	r3, r3
 8018350:	2b00      	cmp	r3, #0
 8018352:	d003      	beq.n	801835c <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8018354:	7dbb      	ldrb	r3, [r7, #22]
 8018356:	3301      	adds	r3, #1
 8018358:	75bb      	strb	r3, [r7, #22]
                    continue;
 801835a:	e010      	b.n	801837e <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801835c:	7dfb      	ldrb	r3, [r7, #23]
 801835e:	1c5a      	adds	r2, r3, #1
 8018360:	75fa      	strb	r2, [r7, #23]
 8018362:	461a      	mov	r2, r3
 8018364:	68bb      	ldr	r3, [r7, #8]
 8018366:	4413      	add	r3, r2
 8018368:	7d79      	ldrb	r1, [r7, #21]
 801836a:	7cfa      	ldrb	r2, [r7, #19]
 801836c:	440a      	add	r2, r1
 801836e:	b2d2      	uxtb	r2, r2
 8018370:	701a      	strb	r2, [r3, #0]
 8018372:	e004      	b.n	801837e <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018374:	bf00      	nop
 8018376:	e002      	b.n	801837e <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8018378:	bf00      	nop
 801837a:	e000      	b.n	801837e <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 801837c:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801837e:	7cfb      	ldrb	r3, [r7, #19]
 8018380:	3301      	adds	r3, #1
 8018382:	74fb      	strb	r3, [r7, #19]
 8018384:	7cfb      	ldrb	r3, [r7, #19]
 8018386:	2b0f      	cmp	r3, #15
 8018388:	f67f af6c 	bls.w	8018264 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801838c:	7d7b      	ldrb	r3, [r7, #21]
 801838e:	3310      	adds	r3, #16
 8018390:	757b      	strb	r3, [r7, #21]
 8018392:	7d3b      	ldrb	r3, [r7, #20]
 8018394:	3301      	adds	r3, #1
 8018396:	753b      	strb	r3, [r7, #20]
 8018398:	7d7b      	ldrb	r3, [r7, #21]
 801839a:	b29a      	uxth	r2, r3
 801839c:	68fb      	ldr	r3, [r7, #12]
 801839e:	8a1b      	ldrh	r3, [r3, #16]
 80183a0:	429a      	cmp	r2, r3
 80183a2:	f4ff af5c 	bcc.w	801825e <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	7dfa      	ldrb	r2, [r7, #23]
 80183aa:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80183ac:	683b      	ldr	r3, [r7, #0]
 80183ae:	7dba      	ldrb	r2, [r7, #22]
 80183b0:	701a      	strb	r2, [r3, #0]
}
 80183b2:	bf00      	nop
 80183b4:	371c      	adds	r7, #28
 80183b6:	46bd      	mov	sp, r7
 80183b8:	bd90      	pop	{r4, r7, pc}

080183ba <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80183ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80183bc:	b08b      	sub	sp, #44	@ 0x2c
 80183be:	af04      	add	r7, sp, #16
 80183c0:	60f8      	str	r0, [r7, #12]
 80183c2:	60b9      	str	r1, [r7, #8]
 80183c4:	607a      	str	r2, [r7, #4]
 80183c6:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80183c8:	68fb      	ldr	r3, [r7, #12]
 80183ca:	685b      	ldr	r3, [r3, #4]
 80183cc:	4618      	mov	r0, r3
 80183ce:	f007 f891 	bl	801f4f4 <UTIL_TIMER_GetElapsedTime>
 80183d2:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80183d4:	68fb      	ldr	r3, [r7, #12]
 80183d6:	681a      	ldr	r2, [r3, #0]
 80183d8:	697b      	ldr	r3, [r7, #20]
 80183da:	1ad2      	subs	r2, r2, r3
 80183dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80183de:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 80183e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80183e2:	2201      	movs	r2, #1
 80183e4:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80183e6:	683b      	ldr	r3, [r7, #0]
 80183e8:	2200      	movs	r2, #0
 80183ea:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80183ec:	68fb      	ldr	r3, [r7, #12]
 80183ee:	685b      	ldr	r3, [r3, #4]
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	d004      	beq.n	80183fe <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 80183f4:	68fb      	ldr	r3, [r7, #12]
 80183f6:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 80183f8:	697a      	ldr	r2, [r7, #20]
 80183fa:	429a      	cmp	r2, r3
 80183fc:	d32b      	bcc.n	8018456 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 80183fe:	68bb      	ldr	r3, [r7, #8]
 8018400:	2200      	movs	r2, #0
 8018402:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018404:	68fb      	ldr	r3, [r7, #12]
 8018406:	69db      	ldr	r3, [r3, #28]
 8018408:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801840a:	68fb      	ldr	r3, [r7, #12]
 801840c:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801840e:	68dd      	ldr	r5, [r3, #12]
 8018410:	68fb      	ldr	r3, [r7, #12]
 8018412:	7a5e      	ldrb	r6, [r3, #9]
 8018414:	68fb      	ldr	r3, [r7, #12]
 8018416:	f893 c008 	ldrb.w	ip, [r3, #8]
 801841a:	68fb      	ldr	r3, [r7, #12]
 801841c:	7d1b      	ldrb	r3, [r3, #20]
 801841e:	68fa      	ldr	r2, [r7, #12]
 8018420:	6992      	ldr	r2, [r2, #24]
 8018422:	9203      	str	r2, [sp, #12]
 8018424:	68fa      	ldr	r2, [r7, #12]
 8018426:	f10d 0e04 	add.w	lr, sp, #4
 801842a:	320c      	adds	r2, #12
 801842c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018430:	e88e 0003 	stmia.w	lr, {r0, r1}
 8018434:	9300      	str	r3, [sp, #0]
 8018436:	4663      	mov	r3, ip
 8018438:	4632      	mov	r2, r6
 801843a:	4629      	mov	r1, r5
 801843c:	4620      	mov	r0, r4
 801843e:	f7ff fc25 	bl	8017c8c <RegionCommonUpdateBandTimeOff>
 8018442:	4602      	mov	r2, r0
 8018444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018446:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8018448:	68fb      	ldr	r3, [r7, #12]
 801844a:	69d8      	ldr	r0, [r3, #28]
 801844c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801844e:	683a      	ldr	r2, [r7, #0]
 8018450:	6879      	ldr	r1, [r7, #4]
 8018452:	f7ff fef4 	bl	801823e <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8018456:	683b      	ldr	r3, [r7, #0]
 8018458:	781b      	ldrb	r3, [r3, #0]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d004      	beq.n	8018468 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801845e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018460:	2200      	movs	r2, #0
 8018462:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8018464:	2300      	movs	r3, #0
 8018466:	e006      	b.n	8018476 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8018468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801846a:	781b      	ldrb	r3, [r3, #0]
 801846c:	2b00      	cmp	r3, #0
 801846e:	d001      	beq.n	8018474 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8018470:	230b      	movs	r3, #11
 8018472:	e000      	b.n	8018476 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018474:	230c      	movs	r3, #12
    }
}
 8018476:	4618      	mov	r0, r3
 8018478:	371c      	adds	r7, #28
 801847a:	46bd      	mov	sp, r7
 801847c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801847e <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 801847e:	b5b0      	push	{r4, r5, r7, lr}
 8018480:	b086      	sub	sp, #24
 8018482:	af02      	add	r7, sp, #8
 8018484:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	781b      	ldrb	r3, [r3, #0]
 801848a:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	f993 2000 	ldrsb.w	r2, [r3]
 8018492:	687b      	ldr	r3, [r7, #4]
 8018494:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018498:	429a      	cmp	r2, r3
 801849a:	d103      	bne.n	80184a4 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80184a2:	e026      	b.n	80184f2 <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 80184a4:	7bfb      	ldrb	r3, [r7, #15]
 80184a6:	3b01      	subs	r3, #1
 80184a8:	b2db      	uxtb	r3, r3
 80184aa:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80184b2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80184b6:	429a      	cmp	r2, r3
 80184b8:	d019      	beq.n	80184ee <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 80184ba:	687b      	ldr	r3, [r7, #4]
 80184bc:	78d8      	ldrb	r0, [r3, #3]
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	6859      	ldr	r1, [r3, #4]
 80184c2:	687b      	ldr	r3, [r7, #4]
 80184c4:	f993 5002 	ldrsb.w	r5, [r3, #2]
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80184ce:	687a      	ldr	r2, [r7, #4]
 80184d0:	6892      	ldr	r2, [r2, #8]
 80184d2:	f997 400f 	ldrsb.w	r4, [r7, #15]
 80184d6:	9201      	str	r2, [sp, #4]
 80184d8:	9300      	str	r3, [sp, #0]
 80184da:	462b      	mov	r3, r5
 80184dc:	4622      	mov	r2, r4
 80184de:	f7ff fa92 	bl	8017a06 <RegionCommonChanVerifyDr>
 80184e2:	4603      	mov	r3, r0
 80184e4:	f083 0301 	eor.w	r3, r3, #1
 80184e8:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 80184ea:	2b00      	cmp	r3, #0
 80184ec:	d1da      	bne.n	80184a4 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 80184ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 80184f2:	4618      	mov	r0, r3
 80184f4:	3710      	adds	r7, #16
 80184f6:	46bd      	mov	sp, r7
 80184f8:	bdb0      	pop	{r4, r5, r7, pc}

080184fa <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 80184fa:	b480      	push	{r7}
 80184fc:	b083      	sub	sp, #12
 80184fe:	af00      	add	r7, sp, #0
 8018500:	4603      	mov	r3, r0
 8018502:	460a      	mov	r2, r1
 8018504:	71fb      	strb	r3, [r7, #7]
 8018506:	4613      	mov	r3, r2
 8018508:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 801850a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801850e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018512:	4293      	cmp	r3, r2
 8018514:	bfb8      	it	lt
 8018516:	4613      	movlt	r3, r2
 8018518:	b25b      	sxtb	r3, r3
}
 801851a:	4618      	mov	r0, r3
 801851c:	370c      	adds	r7, #12
 801851e:	46bd      	mov	sp, r7
 8018520:	bc80      	pop	{r7}
 8018522:	4770      	bx	lr

08018524 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018524:	b480      	push	{r7}
 8018526:	b083      	sub	sp, #12
 8018528:	af00      	add	r7, sp, #0
 801852a:	6078      	str	r0, [r7, #4]
 801852c:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 801852e:	687b      	ldr	r3, [r7, #4]
 8018530:	009b      	lsls	r3, r3, #2
 8018532:	683a      	ldr	r2, [r7, #0]
 8018534:	4413      	add	r3, r2
 8018536:	681b      	ldr	r3, [r3, #0]
 8018538:	4a07      	ldr	r2, [pc, #28]	@ (8018558 <RegionCommonGetBandwidth+0x34>)
 801853a:	4293      	cmp	r3, r2
 801853c:	d004      	beq.n	8018548 <RegionCommonGetBandwidth+0x24>
 801853e:	4a07      	ldr	r2, [pc, #28]	@ (801855c <RegionCommonGetBandwidth+0x38>)
 8018540:	4293      	cmp	r3, r2
 8018542:	d003      	beq.n	801854c <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018544:	2300      	movs	r3, #0
 8018546:	e002      	b.n	801854e <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8018548:	2301      	movs	r3, #1
 801854a:	e000      	b.n	801854e <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 801854c:	2302      	movs	r3, #2
    }
}
 801854e:	4618      	mov	r0, r3
 8018550:	370c      	adds	r7, #12
 8018552:	46bd      	mov	sp, r7
 8018554:	bc80      	pop	{r7}
 8018556:	4770      	bx	lr
 8018558:	0003d090 	.word	0x0003d090
 801855c:	0007a120 	.word	0x0007a120

08018560 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018560:	b580      	push	{r7, lr}
 8018562:	b086      	sub	sp, #24
 8018564:	af04      	add	r7, sp, #16
 8018566:	4603      	mov	r3, r0
 8018568:	6039      	str	r1, [r7, #0]
 801856a:	71fb      	strb	r3, [r7, #7]
 801856c:	4613      	mov	r3, r2
 801856e:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8018570:	79fb      	ldrb	r3, [r7, #7]
 8018572:	2b05      	cmp	r3, #5
 8018574:	d810      	bhi.n	8018598 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8018576:	79fb      	ldrb	r3, [r7, #7]
 8018578:	4a0f      	ldr	r2, [pc, #60]	@ (80185b8 <RegionCommonRxConfigPrint+0x58>)
 801857a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801857e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018582:	9202      	str	r2, [sp, #8]
 8018584:	683a      	ldr	r2, [r7, #0]
 8018586:	9201      	str	r2, [sp, #4]
 8018588:	9300      	str	r3, [sp, #0]
 801858a:	4b0c      	ldr	r3, [pc, #48]	@ (80185bc <RegionCommonRxConfigPrint+0x5c>)
 801858c:	2201      	movs	r2, #1
 801858e:	2100      	movs	r1, #0
 8018590:	2002      	movs	r0, #2
 8018592:	f007 f88d 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8018596:	e00a      	b.n	80185ae <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018598:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801859c:	9301      	str	r3, [sp, #4]
 801859e:	683b      	ldr	r3, [r7, #0]
 80185a0:	9300      	str	r3, [sp, #0]
 80185a2:	4b07      	ldr	r3, [pc, #28]	@ (80185c0 <RegionCommonRxConfigPrint+0x60>)
 80185a4:	2201      	movs	r2, #1
 80185a6:	2100      	movs	r1, #0
 80185a8:	2002      	movs	r0, #2
 80185aa:	f007 f881 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 80185ae:	bf00      	nop
 80185b0:	3708      	adds	r7, #8
 80185b2:	46bd      	mov	sp, r7
 80185b4:	bd80      	pop	{r7, pc}
 80185b6:	bf00      	nop
 80185b8:	2000013c 	.word	0x2000013c
 80185bc:	08023414 	.word	0x08023414
 80185c0:	08023434 	.word	0x08023434

080185c4 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 80185c4:	b580      	push	{r7, lr}
 80185c6:	b084      	sub	sp, #16
 80185c8:	af02      	add	r7, sp, #8
 80185ca:	6078      	str	r0, [r7, #4]
 80185cc:	460b      	mov	r3, r1
 80185ce:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 80185d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80185d4:	9301      	str	r3, [sp, #4]
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	9300      	str	r3, [sp, #0]
 80185da:	4b05      	ldr	r3, [pc, #20]	@ (80185f0 <RegionCommonTxConfigPrint+0x2c>)
 80185dc:	2201      	movs	r2, #1
 80185de:	2100      	movs	r1, #0
 80185e0:	2002      	movs	r0, #2
 80185e2:	f007 f865 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
}
 80185e6:	bf00      	nop
 80185e8:	3708      	adds	r7, #8
 80185ea:	46bd      	mov	sp, r7
 80185ec:	bd80      	pop	{r7, pc}
 80185ee:	bf00      	nop
 80185f0:	08023450 	.word	0x08023450

080185f4 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 80185f4:	b580      	push	{r7, lr}
 80185f6:	b082      	sub	sp, #8
 80185f8:	af00      	add	r7, sp, #0
 80185fa:	6078      	str	r0, [r7, #4]
 80185fc:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80185fe:	4b2d      	ldr	r3, [pc, #180]	@ (80186b4 <VerifyRfFreq+0xc0>)
 8018600:	6a1b      	ldr	r3, [r3, #32]
 8018602:	6878      	ldr	r0, [r7, #4]
 8018604:	4798      	blx	r3
 8018606:	4603      	mov	r3, r0
 8018608:	f083 0301 	eor.w	r3, r3, #1
 801860c:	b2db      	uxtb	r3, r3
 801860e:	2b00      	cmp	r3, #0
 8018610:	d001      	beq.n	8018616 <VerifyRfFreq+0x22>
    {
        return false;
 8018612:	2300      	movs	r3, #0
 8018614:	e04a      	b.n	80186ac <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	4a27      	ldr	r2, [pc, #156]	@ (80186b8 <VerifyRfFreq+0xc4>)
 801861a:	4293      	cmp	r3, r2
 801861c:	d307      	bcc.n	801862e <VerifyRfFreq+0x3a>
 801861e:	687b      	ldr	r3, [r7, #4]
 8018620:	4a26      	ldr	r2, [pc, #152]	@ (80186bc <VerifyRfFreq+0xc8>)
 8018622:	4293      	cmp	r3, r2
 8018624:	d803      	bhi.n	801862e <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8018626:	683b      	ldr	r3, [r7, #0]
 8018628:	2202      	movs	r2, #2
 801862a:	701a      	strb	r2, [r3, #0]
 801862c:	e03d      	b.n	80186aa <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 801862e:	687b      	ldr	r3, [r7, #4]
 8018630:	4a22      	ldr	r2, [pc, #136]	@ (80186bc <VerifyRfFreq+0xc8>)
 8018632:	4293      	cmp	r3, r2
 8018634:	d907      	bls.n	8018646 <VerifyRfFreq+0x52>
 8018636:	687b      	ldr	r3, [r7, #4]
 8018638:	4a21      	ldr	r2, [pc, #132]	@ (80186c0 <VerifyRfFreq+0xcc>)
 801863a:	4293      	cmp	r3, r2
 801863c:	d803      	bhi.n	8018646 <VerifyRfFreq+0x52>
    {
        *band = 0;
 801863e:	683b      	ldr	r3, [r7, #0]
 8018640:	2200      	movs	r2, #0
 8018642:	701a      	strb	r2, [r3, #0]
 8018644:	e031      	b.n	80186aa <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 8018646:	687b      	ldr	r3, [r7, #4]
 8018648:	4a1d      	ldr	r2, [pc, #116]	@ (80186c0 <VerifyRfFreq+0xcc>)
 801864a:	4293      	cmp	r3, r2
 801864c:	d907      	bls.n	801865e <VerifyRfFreq+0x6a>
 801864e:	687b      	ldr	r3, [r7, #4]
 8018650:	4a1c      	ldr	r2, [pc, #112]	@ (80186c4 <VerifyRfFreq+0xd0>)
 8018652:	4293      	cmp	r3, r2
 8018654:	d803      	bhi.n	801865e <VerifyRfFreq+0x6a>
    {
        *band = 1;
 8018656:	683b      	ldr	r3, [r7, #0]
 8018658:	2201      	movs	r2, #1
 801865a:	701a      	strb	r2, [r3, #0]
 801865c:	e025      	b.n	80186aa <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 801865e:	687b      	ldr	r3, [r7, #4]
 8018660:	4a19      	ldr	r2, [pc, #100]	@ (80186c8 <VerifyRfFreq+0xd4>)
 8018662:	4293      	cmp	r3, r2
 8018664:	d907      	bls.n	8018676 <VerifyRfFreq+0x82>
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	4a18      	ldr	r2, [pc, #96]	@ (80186cc <VerifyRfFreq+0xd8>)
 801866a:	4293      	cmp	r3, r2
 801866c:	d803      	bhi.n	8018676 <VerifyRfFreq+0x82>
    {
        *band = 5;
 801866e:	683b      	ldr	r3, [r7, #0]
 8018670:	2205      	movs	r2, #5
 8018672:	701a      	strb	r2, [r3, #0]
 8018674:	e019      	b.n	80186aa <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	4a15      	ldr	r2, [pc, #84]	@ (80186d0 <VerifyRfFreq+0xdc>)
 801867a:	4293      	cmp	r3, r2
 801867c:	d907      	bls.n	801868e <VerifyRfFreq+0x9a>
 801867e:	687b      	ldr	r3, [r7, #4]
 8018680:	4a14      	ldr	r2, [pc, #80]	@ (80186d4 <VerifyRfFreq+0xe0>)
 8018682:	4293      	cmp	r3, r2
 8018684:	d803      	bhi.n	801868e <VerifyRfFreq+0x9a>
    {
        *band = 3;
 8018686:	683b      	ldr	r3, [r7, #0]
 8018688:	2203      	movs	r2, #3
 801868a:	701a      	strb	r2, [r3, #0]
 801868c:	e00d      	b.n	80186aa <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 801868e:	687b      	ldr	r3, [r7, #4]
 8018690:	4a11      	ldr	r2, [pc, #68]	@ (80186d8 <VerifyRfFreq+0xe4>)
 8018692:	4293      	cmp	r3, r2
 8018694:	d307      	bcc.n	80186a6 <VerifyRfFreq+0xb2>
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	4a10      	ldr	r2, [pc, #64]	@ (80186dc <VerifyRfFreq+0xe8>)
 801869a:	4293      	cmp	r3, r2
 801869c:	d803      	bhi.n	80186a6 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 801869e:	683b      	ldr	r3, [r7, #0]
 80186a0:	2204      	movs	r2, #4
 80186a2:	701a      	strb	r2, [r3, #0]
 80186a4:	e001      	b.n	80186aa <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 80186a6:	2300      	movs	r3, #0
 80186a8:	e000      	b.n	80186ac <VerifyRfFreq+0xb8>
    }
    return true;
 80186aa:	2301      	movs	r3, #1
}
 80186ac:	4618      	mov	r0, r3
 80186ae:	3708      	adds	r7, #8
 80186b0:	46bd      	mov	sp, r7
 80186b2:	bd80      	pop	{r7, pc}
 80186b4:	08023bb4 	.word	0x08023bb4
 80186b8:	337055c0 	.word	0x337055c0
 80186bc:	338eda3f 	.word	0x338eda3f
 80186c0:	33bca100 	.word	0x33bca100
 80186c4:	33c5c8c0 	.word	0x33c5c8c0
 80186c8:	33c74f5f 	.word	0x33c74f5f
 80186cc:	33cef080 	.word	0x33cef080
 80186d0:	33d1fdbf 	.word	0x33d1fdbf
 80186d4:	33d5ce50 	.word	0x33d5ce50
 80186d8:	33d691a0 	.word	0x33d691a0
 80186dc:	33db2580 	.word	0x33db2580

080186e0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80186e0:	b590      	push	{r4, r7, lr}
 80186e2:	b08b      	sub	sp, #44	@ 0x2c
 80186e4:	af04      	add	r7, sp, #16
 80186e6:	4603      	mov	r3, r0
 80186e8:	460a      	mov	r2, r1
 80186ea:	71fb      	strb	r3, [r7, #7]
 80186ec:	4613      	mov	r3, r2
 80186ee:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 80186f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80186f4:	4a1f      	ldr	r2, [pc, #124]	@ (8018774 <GetTimeOnAir+0x94>)
 80186f6:	5cd3      	ldrb	r3, [r2, r3]
 80186f8:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 80186fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80186fe:	491e      	ldr	r1, [pc, #120]	@ (8018778 <GetTimeOnAir+0x98>)
 8018700:	4618      	mov	r0, r3
 8018702:	f7ff ff0f 	bl	8018524 <RegionCommonGetBandwidth>
 8018706:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8018708:	2300      	movs	r3, #0
 801870a:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 801870c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018710:	2b07      	cmp	r3, #7
 8018712:	d118      	bne.n	8018746 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8018714:	4b19      	ldr	r3, [pc, #100]	@ (801877c <GetTimeOnAir+0x9c>)
 8018716:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8018718:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801871c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018720:	fb02 f303 	mul.w	r3, r2, r3
 8018724:	4619      	mov	r1, r3
 8018726:	88bb      	ldrh	r3, [r7, #4]
 8018728:	b2db      	uxtb	r3, r3
 801872a:	2201      	movs	r2, #1
 801872c:	9203      	str	r2, [sp, #12]
 801872e:	9302      	str	r3, [sp, #8]
 8018730:	2300      	movs	r3, #0
 8018732:	9301      	str	r3, [sp, #4]
 8018734:	2305      	movs	r3, #5
 8018736:	9300      	str	r3, [sp, #0]
 8018738:	2300      	movs	r3, #0
 801873a:	460a      	mov	r2, r1
 801873c:	68f9      	ldr	r1, [r7, #12]
 801873e:	2000      	movs	r0, #0
 8018740:	47a0      	blx	r4
 8018742:	6178      	str	r0, [r7, #20]
 8018744:	e011      	b.n	801876a <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8018746:	4b0d      	ldr	r3, [pc, #52]	@ (801877c <GetTimeOnAir+0x9c>)
 8018748:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801874a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801874e:	88bb      	ldrh	r3, [r7, #4]
 8018750:	b2db      	uxtb	r3, r3
 8018752:	2101      	movs	r1, #1
 8018754:	9103      	str	r1, [sp, #12]
 8018756:	9302      	str	r3, [sp, #8]
 8018758:	2300      	movs	r3, #0
 801875a:	9301      	str	r3, [sp, #4]
 801875c:	2308      	movs	r3, #8
 801875e:	9300      	str	r3, [sp, #0]
 8018760:	2301      	movs	r3, #1
 8018762:	68f9      	ldr	r1, [r7, #12]
 8018764:	2001      	movs	r0, #1
 8018766:	47a0      	blx	r4
 8018768:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801876a:	697b      	ldr	r3, [r7, #20]
}
 801876c:	4618      	mov	r0, r3
 801876e:	371c      	adds	r7, #28
 8018770:	46bd      	mov	sp, r7
 8018772:	bd90      	pop	{r4, r7, pc}
 8018774:	08023af8 	.word	0x08023af8
 8018778:	08023b00 	.word	0x08023b00
 801877c:	08023bb4 	.word	0x08023bb4

08018780 <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8018780:	b580      	push	{r7, lr}
 8018782:	b088      	sub	sp, #32
 8018784:	af00      	add	r7, sp, #0
 8018786:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8018788:	2300      	movs	r3, #0
 801878a:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 801878c:	687b      	ldr	r3, [r7, #4]
 801878e:	781b      	ldrb	r3, [r3, #0]
 8018790:	3b01      	subs	r3, #1
 8018792:	2b38      	cmp	r3, #56	@ 0x38
 8018794:	f200 8128 	bhi.w	80189e8 <RegionEU868GetPhyParam+0x268>
 8018798:	a201      	add	r2, pc, #4	@ (adr r2, 80187a0 <RegionEU868GetPhyParam+0x20>)
 801879a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801879e:	bf00      	nop
 80187a0:	08018885 	.word	0x08018885
 80187a4:	0801888b 	.word	0x0801888b
 80187a8:	080189e9 	.word	0x080189e9
 80187ac:	080189e9 	.word	0x080189e9
 80187b0:	080189e9 	.word	0x080189e9
 80187b4:	08018891 	.word	0x08018891
 80187b8:	080189e9 	.word	0x080189e9
 80187bc:	080188cb 	.word	0x080188cb
 80187c0:	080189e9 	.word	0x080189e9
 80187c4:	080188d1 	.word	0x080188d1
 80187c8:	080188d7 	.word	0x080188d7
 80187cc:	080188dd 	.word	0x080188dd
 80187d0:	080188e3 	.word	0x080188e3
 80187d4:	080188f3 	.word	0x080188f3
 80187d8:	08018903 	.word	0x08018903
 80187dc:	08018909 	.word	0x08018909
 80187e0:	08018911 	.word	0x08018911
 80187e4:	08018919 	.word	0x08018919
 80187e8:	08018921 	.word	0x08018921
 80187ec:	08018929 	.word	0x08018929
 80187f0:	08018931 	.word	0x08018931
 80187f4:	08018939 	.word	0x08018939
 80187f8:	0801894d 	.word	0x0801894d
 80187fc:	08018953 	.word	0x08018953
 8018800:	08018959 	.word	0x08018959
 8018804:	0801895f 	.word	0x0801895f
 8018808:	0801896b 	.word	0x0801896b
 801880c:	08018977 	.word	0x08018977
 8018810:	0801897d 	.word	0x0801897d
 8018814:	08018985 	.word	0x08018985
 8018818:	0801898b 	.word	0x0801898b
 801881c:	08018991 	.word	0x08018991
 8018820:	08018999 	.word	0x08018999
 8018824:	08018897 	.word	0x08018897
 8018828:	080189e9 	.word	0x080189e9
 801882c:	080189e9 	.word	0x080189e9
 8018830:	080189e9 	.word	0x080189e9
 8018834:	080189e9 	.word	0x080189e9
 8018838:	080189e9 	.word	0x080189e9
 801883c:	080189e9 	.word	0x080189e9
 8018840:	080189e9 	.word	0x080189e9
 8018844:	080189e9 	.word	0x080189e9
 8018848:	080189e9 	.word	0x080189e9
 801884c:	080189e9 	.word	0x080189e9
 8018850:	080189e9 	.word	0x080189e9
 8018854:	080189e9 	.word	0x080189e9
 8018858:	080189e9 	.word	0x080189e9
 801885c:	0801899f 	.word	0x0801899f
 8018860:	080189a5 	.word	0x080189a5
 8018864:	080189b3 	.word	0x080189b3
 8018868:	080189e9 	.word	0x080189e9
 801886c:	080189e9 	.word	0x080189e9
 8018870:	080189b9 	.word	0x080189b9
 8018874:	080189bf 	.word	0x080189bf
 8018878:	080189e9 	.word	0x080189e9
 801887c:	080189c5 	.word	0x080189c5
 8018880:	080189d5 	.word	0x080189d5
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8018884:	2300      	movs	r3, #0
 8018886:	61bb      	str	r3, [r7, #24]
            break;
 8018888:	e0af      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 801888a:	2300      	movs	r3, #0
 801888c:	61bb      	str	r3, [r7, #24]
            break;
 801888e:	e0ac      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8018890:	2300      	movs	r3, #0
 8018892:	61bb      	str	r3, [r7, #24]
            break;
 8018894:	e0a9      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801889c:	733b      	strb	r3, [r7, #12]
 801889e:	2307      	movs	r3, #7
 80188a0:	737b      	strb	r3, [r7, #13]
 80188a2:	2300      	movs	r3, #0
 80188a4:	73bb      	strb	r3, [r7, #14]
 80188a6:	2310      	movs	r3, #16
 80188a8:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 80188aa:	4b53      	ldr	r3, [pc, #332]	@ (80189f8 <RegionEU868GetPhyParam+0x278>)
 80188ac:	681b      	ldr	r3, [r3, #0]
 80188ae:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80188b2:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 80188b4:	4b50      	ldr	r3, [pc, #320]	@ (80189f8 <RegionEU868GetPhyParam+0x278>)
 80188b6:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80188b8:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 80188ba:	f107 030c 	add.w	r3, r7, #12
 80188be:	4618      	mov	r0, r3
 80188c0:	f7ff fddd 	bl	801847e <RegionCommonGetNextLowerTxDr>
 80188c4:	4603      	mov	r3, r0
 80188c6:	61bb      	str	r3, [r7, #24]
            break;
 80188c8:	e08f      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 80188ca:	2300      	movs	r3, #0
 80188cc:	61bb      	str	r3, [r7, #24]
            break;
 80188ce:	e08c      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 80188d0:	2300      	movs	r3, #0
 80188d2:	61bb      	str	r3, [r7, #24]
            break;
 80188d4:	e089      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 80188d6:	2340      	movs	r3, #64	@ 0x40
 80188d8:	61bb      	str	r3, [r7, #24]
            break;
 80188da:	e086      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 80188dc:	2320      	movs	r3, #32
 80188de:	61bb      	str	r3, [r7, #24]
            break;
 80188e0:	e083      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 80188e2:	687b      	ldr	r3, [r7, #4]
 80188e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80188e8:	461a      	mov	r2, r3
 80188ea:	4b44      	ldr	r3, [pc, #272]	@ (80189fc <RegionEU868GetPhyParam+0x27c>)
 80188ec:	5c9b      	ldrb	r3, [r3, r2]
 80188ee:	61bb      	str	r3, [r7, #24]
            break;
 80188f0:	e07b      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80188f8:	461a      	mov	r2, r3
 80188fa:	4b41      	ldr	r3, [pc, #260]	@ (8018a00 <RegionEU868GetPhyParam+0x280>)
 80188fc:	5c9b      	ldrb	r3, [r3, r2]
 80188fe:	61bb      	str	r3, [r7, #24]
            break;
 8018900:	e073      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8018902:	2301      	movs	r3, #1
 8018904:	61bb      	str	r3, [r7, #24]
            break;
 8018906:	e070      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8018908:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 801890c:	61bb      	str	r3, [r7, #24]
            break;
 801890e:	e06c      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8018910:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018914:	61bb      	str	r3, [r7, #24]
            break;
 8018916:	e068      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8018918:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 801891c:	61bb      	str	r3, [r7, #24]
            break;
 801891e:	e064      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8018920:	f241 3388 	movw	r3, #5000	@ 0x1388
 8018924:	61bb      	str	r3, [r7, #24]
            break;
 8018926:	e060      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8018928:	f241 7370 	movw	r3, #6000	@ 0x1770
 801892c:	61bb      	str	r3, [r7, #24]
            break;
 801892e:	e05c      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8018930:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8018934:	61bb      	str	r3, [r7, #24]
            break;
 8018936:	e058      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8018938:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801893c:	4831      	ldr	r0, [pc, #196]	@ (8018a04 <RegionEU868GetPhyParam+0x284>)
 801893e:	f002 fae3 	bl	801af08 <randr>
 8018942:	4603      	mov	r3, r0
 8018944:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8018948:	61bb      	str	r3, [r7, #24]
            break;
 801894a:	e04e      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
            break;
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801894c:	2300      	movs	r3, #0
 801894e:	61bb      	str	r3, [r7, #24]
            break;
 8018950:	e04b      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8018952:	4b2d      	ldr	r3, [pc, #180]	@ (8018a08 <RegionEU868GetPhyParam+0x288>)
 8018954:	61bb      	str	r3, [r7, #24]
            break;
 8018956:	e048      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8018958:	2300      	movs	r3, #0
 801895a:	61bb      	str	r3, [r7, #24]
            break;
 801895c:	e045      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801895e:	4b26      	ldr	r3, [pc, #152]	@ (80189f8 <RegionEU868GetPhyParam+0x278>)
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8018966:	61bb      	str	r3, [r7, #24]
            break;
 8018968:	e03f      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 801896a:	4b23      	ldr	r3, [pc, #140]	@ (80189f8 <RegionEU868GetPhyParam+0x278>)
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8018972:	61bb      	str	r3, [r7, #24]
            break;
 8018974:	e039      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8018976:	2310      	movs	r3, #16
 8018978:	61bb      	str	r3, [r7, #24]
            break;
 801897a:	e036      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 801897c:	4b1e      	ldr	r3, [pc, #120]	@ (80189f8 <RegionEU868GetPhyParam+0x278>)
 801897e:	681b      	ldr	r3, [r3, #0]
 8018980:	61bb      	str	r3, [r7, #24]
            break;
 8018982:	e032      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 8018984:	2300      	movs	r3, #0
 8018986:	61bb      	str	r3, [r7, #24]
            break;
 8018988:	e02f      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 801898a:	2300      	movs	r3, #0
 801898c:	61bb      	str	r3, [r7, #24]
            break;
 801898e:	e02c      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8018990:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8018994:	61bb      	str	r3, [r7, #24]
            break;
 8018996:	e028      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8018998:	4b1c      	ldr	r3, [pc, #112]	@ (8018a0c <RegionEU868GetPhyParam+0x28c>)
 801899a:	61bb      	str	r3, [r7, #24]
            break;
 801899c:	e025      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801899e:	4b1a      	ldr	r3, [pc, #104]	@ (8018a08 <RegionEU868GetPhyParam+0x288>)
 80189a0:	61bb      	str	r3, [r7, #24]
            break;
 80189a2:	e022      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 80189a4:	2311      	movs	r3, #17
 80189a6:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 80189a8:	2302      	movs	r3, #2
 80189aa:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 80189ac:	2300      	movs	r3, #0
 80189ae:	76bb      	strb	r3, [r7, #26]
            break;
 80189b0:	e01b      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 80189b2:	2303      	movs	r3, #3
 80189b4:	61bb      	str	r3, [r7, #24]
            break;
 80189b6:	e018      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 80189b8:	4b13      	ldr	r3, [pc, #76]	@ (8018a08 <RegionEU868GetPhyParam+0x288>)
 80189ba:	61bb      	str	r3, [r7, #24]
            break;
 80189bc:	e015      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 80189be:	2303      	movs	r3, #3
 80189c0:	61bb      	str	r3, [r7, #24]
            break;
 80189c2:	e012      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80189ca:	461a      	mov	r2, r3
 80189cc:	4b10      	ldr	r3, [pc, #64]	@ (8018a10 <RegionEU868GetPhyParam+0x290>)
 80189ce:	5c9b      	ldrb	r3, [r3, r2]
 80189d0:	61bb      	str	r3, [r7, #24]
            break;
 80189d2:	e00a      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80189da:	490e      	ldr	r1, [pc, #56]	@ (8018a14 <RegionEU868GetPhyParam+0x294>)
 80189dc:	4618      	mov	r0, r3
 80189de:	f7ff fda1 	bl	8018524 <RegionCommonGetBandwidth>
 80189e2:	4603      	mov	r3, r0
 80189e4:	61bb      	str	r3, [r7, #24]
            break;
 80189e6:	e000      	b.n	80189ea <RegionEU868GetPhyParam+0x26a>
        }
        default:
        {
            break;
 80189e8:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 80189ea:	69bb      	ldr	r3, [r7, #24]
 80189ec:	61fb      	str	r3, [r7, #28]
 80189ee:	69fb      	ldr	r3, [r7, #28]
}
 80189f0:	4618      	mov	r0, r3
 80189f2:	3720      	adds	r7, #32
 80189f4:	46bd      	mov	sp, r7
 80189f6:	bd80      	pop	{r7, pc}
 80189f8:	200020fc 	.word	0x200020fc
 80189fc:	08023b20 	.word	0x08023b20
 8018a00:	08023b28 	.word	0x08023b28
 8018a04:	fffffc18 	.word	0xfffffc18
 8018a08:	33d3e608 	.word	0x33d3e608
 8018a0c:	4009999a 	.word	0x4009999a
 8018a10:	08023af8 	.word	0x08023af8
 8018a14:	08023b00 	.word	0x08023b00

08018a18 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8018a18:	b590      	push	{r4, r7, lr}
 8018a1a:	b085      	sub	sp, #20
 8018a1c:	af02      	add	r7, sp, #8
 8018a1e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8018a20:	4b11      	ldr	r3, [pc, #68]	@ (8018a68 <RegionEU868SetBandTxDone+0x50>)
 8018a22:	681a      	ldr	r2, [r3, #0]
 8018a24:	4b11      	ldr	r3, [pc, #68]	@ (8018a6c <RegionEU868SetBandTxDone+0x54>)
 8018a26:	6819      	ldr	r1, [r3, #0]
 8018a28:	687b      	ldr	r3, [r7, #4]
 8018a2a:	781b      	ldrb	r3, [r3, #0]
 8018a2c:	4618      	mov	r0, r3
 8018a2e:	4603      	mov	r3, r0
 8018a30:	005b      	lsls	r3, r3, #1
 8018a32:	4403      	add	r3, r0
 8018a34:	009b      	lsls	r3, r3, #2
 8018a36:	440b      	add	r3, r1
 8018a38:	3309      	adds	r3, #9
 8018a3a:	781b      	ldrb	r3, [r3, #0]
 8018a3c:	4619      	mov	r1, r3
 8018a3e:	460b      	mov	r3, r1
 8018a40:	005b      	lsls	r3, r3, #1
 8018a42:	440b      	add	r3, r1
 8018a44:	00db      	lsls	r3, r3, #3
 8018a46:	18d0      	adds	r0, r2, r3
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	6899      	ldr	r1, [r3, #8]
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	785c      	ldrb	r4, [r3, #1]
 8018a50:	687b      	ldr	r3, [r7, #4]
 8018a52:	691a      	ldr	r2, [r3, #16]
 8018a54:	9200      	str	r2, [sp, #0]
 8018a56:	68db      	ldr	r3, [r3, #12]
 8018a58:	4622      	mov	r2, r4
 8018a5a:	f7ff f8e9 	bl	8017c30 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8018a5e:	bf00      	nop
 8018a60:	370c      	adds	r7, #12
 8018a62:	46bd      	mov	sp, r7
 8018a64:	bd90      	pop	{r4, r7, pc}
 8018a66:	bf00      	nop
 8018a68:	200020f8 	.word	0x200020f8
 8018a6c:	200020fc 	.word	0x200020fc

08018a70 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	b0b0      	sub	sp, #192	@ 0xc0
 8018a74:	af00      	add	r7, sp, #0
 8018a76:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8018a78:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8018a7c:	2290      	movs	r2, #144	@ 0x90
 8018a7e:	2100      	movs	r1, #0
 8018a80:	4618      	mov	r0, r3
 8018a82:	f008 f81e 	bl	8020ac2 <memset>
 8018a86:	2364      	movs	r3, #100	@ 0x64
 8018a88:	863b      	strh	r3, [r7, #48]	@ 0x30
 8018a8a:	2364      	movs	r3, #100	@ 0x64
 8018a8c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8018a90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018a94:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8018a98:	230a      	movs	r3, #10
 8018a9a:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 8018a9e:	2364      	movs	r3, #100	@ 0x64
 8018aa0:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8018aa4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018aa8:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8018aac:	687b      	ldr	r3, [r7, #4]
 8018aae:	7a1b      	ldrb	r3, [r3, #8]
 8018ab0:	2b02      	cmp	r3, #2
 8018ab2:	d05e      	beq.n	8018b72 <RegionEU868InitDefaults+0x102>
 8018ab4:	2b02      	cmp	r3, #2
 8018ab6:	dc6b      	bgt.n	8018b90 <RegionEU868InitDefaults+0x120>
 8018ab8:	2b00      	cmp	r3, #0
 8018aba:	d002      	beq.n	8018ac2 <RegionEU868InitDefaults+0x52>
 8018abc:	2b01      	cmp	r3, #1
 8018abe:	d03f      	beq.n	8018b40 <RegionEU868InitDefaults+0xd0>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8018ac0:	e066      	b.n	8018b90 <RegionEU868InitDefaults+0x120>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	681b      	ldr	r3, [r3, #0]
 8018ac6:	2b00      	cmp	r3, #0
 8018ac8:	d063      	beq.n	8018b92 <RegionEU868InitDefaults+0x122>
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	685b      	ldr	r3, [r3, #4]
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d05f      	beq.n	8018b92 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	681b      	ldr	r3, [r3, #0]
 8018ad6:	4a30      	ldr	r2, [pc, #192]	@ (8018b98 <RegionEU868InitDefaults+0x128>)
 8018ad8:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	685b      	ldr	r3, [r3, #4]
 8018ade:	4a2f      	ldr	r2, [pc, #188]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018ae0:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8018ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8018b98 <RegionEU868InitDefaults+0x128>)
 8018ae4:	681b      	ldr	r3, [r3, #0]
 8018ae6:	4618      	mov	r0, r3
 8018ae8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8018aec:	2290      	movs	r2, #144	@ 0x90
 8018aee:	4619      	mov	r1, r3
 8018af0:	f002 fa21 	bl	801af36 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8018af4:	4b29      	ldr	r3, [pc, #164]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018af6:	681b      	ldr	r3, [r3, #0]
 8018af8:	4a29      	ldr	r2, [pc, #164]	@ (8018ba0 <RegionEU868InitDefaults+0x130>)
 8018afa:	ca07      	ldmia	r2, {r0, r1, r2}
 8018afc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8018b00:	4b26      	ldr	r3, [pc, #152]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b02:	681b      	ldr	r3, [r3, #0]
 8018b04:	4a27      	ldr	r2, [pc, #156]	@ (8018ba4 <RegionEU868InitDefaults+0x134>)
 8018b06:	330c      	adds	r3, #12
 8018b08:	ca07      	ldmia	r2, {r0, r1, r2}
 8018b0a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8018b0e:	4b23      	ldr	r3, [pc, #140]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	4a25      	ldr	r2, [pc, #148]	@ (8018ba8 <RegionEU868InitDefaults+0x138>)
 8018b14:	3318      	adds	r3, #24
 8018b16:	ca07      	ldmia	r2, {r0, r1, r2}
 8018b18:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8018b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b1e:	681b      	ldr	r3, [r3, #0]
 8018b20:	2207      	movs	r2, #7
 8018b22:	f8a3 248c 	strh.w	r2, [r3, #1164]	@ 0x48c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8018b26:	4b1d      	ldr	r3, [pc, #116]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b28:	681b      	ldr	r3, [r3, #0]
 8018b2a:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8018b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b30:	681b      	ldr	r3, [r3, #0]
 8018b32:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8018b36:	2201      	movs	r2, #1
 8018b38:	4619      	mov	r1, r3
 8018b3a:	f7ff f853 	bl	8017be4 <RegionCommonChanMaskCopy>
 8018b3e:	e028      	b.n	8018b92 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8018b40:	4b16      	ldr	r3, [pc, #88]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b42:	681b      	ldr	r3, [r3, #0]
 8018b44:	2200      	movs	r2, #0
 8018b46:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8018b48:	4b14      	ldr	r3, [pc, #80]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b4a:	681b      	ldr	r3, [r3, #0]
 8018b4c:	2200      	movs	r2, #0
 8018b4e:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8018b50:	4b12      	ldr	r3, [pc, #72]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b52:	681b      	ldr	r3, [r3, #0]
 8018b54:	2200      	movs	r2, #0
 8018b56:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8018b58:	4b10      	ldr	r3, [pc, #64]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b5a:	681b      	ldr	r3, [r3, #0]
 8018b5c:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8018b60:	4b0e      	ldr	r3, [pc, #56]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b62:	681b      	ldr	r3, [r3, #0]
 8018b64:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8018b68:	2201      	movs	r2, #1
 8018b6a:	4619      	mov	r1, r3
 8018b6c:	f7ff f83a 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 8018b70:	e00f      	b.n	8018b92 <RegionEU868InitDefaults+0x122>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8018b72:	4b0a      	ldr	r3, [pc, #40]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b74:	681b      	ldr	r3, [r3, #0]
 8018b76:	f8b3 1480 	ldrh.w	r1, [r3, #1152]	@ 0x480
 8018b7a:	4b08      	ldr	r3, [pc, #32]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b7c:	681b      	ldr	r3, [r3, #0]
 8018b7e:	f8b3 248c 	ldrh.w	r2, [r3, #1164]	@ 0x48c
 8018b82:	4b06      	ldr	r3, [pc, #24]	@ (8018b9c <RegionEU868InitDefaults+0x12c>)
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	430a      	orrs	r2, r1
 8018b88:	b292      	uxth	r2, r2
 8018b8a:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
            break;
 8018b8e:	e000      	b.n	8018b92 <RegionEU868InitDefaults+0x122>
            break;
 8018b90:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8018b92:	37c0      	adds	r7, #192	@ 0xc0
 8018b94:	46bd      	mov	sp, r7
 8018b96:	bd80      	pop	{r7, pc}
 8018b98:	200020f8 	.word	0x200020f8
 8018b9c:	200020fc 	.word	0x200020fc
 8018ba0:	0802346c 	.word	0x0802346c
 8018ba4:	08023478 	.word	0x08023478
 8018ba8:	08023484 	.word	0x08023484

08018bac <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8018bac:	b580      	push	{r7, lr}
 8018bae:	b084      	sub	sp, #16
 8018bb0:	af00      	add	r7, sp, #0
 8018bb2:	6078      	str	r0, [r7, #4]
 8018bb4:	460b      	mov	r3, r1
 8018bb6:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8018bb8:	78fb      	ldrb	r3, [r7, #3]
 8018bba:	2b0f      	cmp	r3, #15
 8018bbc:	d86c      	bhi.n	8018c98 <RegionEU868Verify+0xec>
 8018bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8018bc4 <RegionEU868Verify+0x18>)
 8018bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018bc4:	08018c05 	.word	0x08018c05
 8018bc8:	08018c99 	.word	0x08018c99
 8018bcc:	08018c99 	.word	0x08018c99
 8018bd0:	08018c99 	.word	0x08018c99
 8018bd4:	08018c99 	.word	0x08018c99
 8018bd8:	08018c1d 	.word	0x08018c1d
 8018bdc:	08018c3b 	.word	0x08018c3b
 8018be0:	08018c59 	.word	0x08018c59
 8018be4:	08018c99 	.word	0x08018c99
 8018be8:	08018c77 	.word	0x08018c77
 8018bec:	08018c77 	.word	0x08018c77
 8018bf0:	08018c99 	.word	0x08018c99
 8018bf4:	08018c99 	.word	0x08018c99
 8018bf8:	08018c99 	.word	0x08018c99
 8018bfc:	08018c99 	.word	0x08018c99
 8018c00:	08018c95 	.word	0x08018c95
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8018c04:	2300      	movs	r3, #0
 8018c06:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	681b      	ldr	r3, [r3, #0]
 8018c0c:	f107 020f 	add.w	r2, r7, #15
 8018c10:	4611      	mov	r1, r2
 8018c12:	4618      	mov	r0, r3
 8018c14:	f7ff fcee 	bl	80185f4 <VerifyRfFreq>
 8018c18:	4603      	mov	r3, r0
 8018c1a:	e03e      	b.n	8018c9a <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8018c1c:	687b      	ldr	r3, [r7, #4]
 8018c1e:	f993 3000 	ldrsb.w	r3, [r3]
 8018c22:	2207      	movs	r2, #7
 8018c24:	2100      	movs	r1, #0
 8018c26:	4618      	mov	r0, r3
 8018c28:	f7fe ff5f 	bl	8017aea <RegionCommonValueInRange>
 8018c2c:	4603      	mov	r3, r0
 8018c2e:	2b00      	cmp	r3, #0
 8018c30:	bf14      	ite	ne
 8018c32:	2301      	movne	r3, #1
 8018c34:	2300      	moveq	r3, #0
 8018c36:	b2db      	uxtb	r3, r3
 8018c38:	e02f      	b.n	8018c9a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	f993 3000 	ldrsb.w	r3, [r3]
 8018c40:	2205      	movs	r2, #5
 8018c42:	2100      	movs	r1, #0
 8018c44:	4618      	mov	r0, r3
 8018c46:	f7fe ff50 	bl	8017aea <RegionCommonValueInRange>
 8018c4a:	4603      	mov	r3, r0
 8018c4c:	2b00      	cmp	r3, #0
 8018c4e:	bf14      	ite	ne
 8018c50:	2301      	movne	r3, #1
 8018c52:	2300      	moveq	r3, #0
 8018c54:	b2db      	uxtb	r3, r3
 8018c56:	e020      	b.n	8018c9a <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8018c58:	687b      	ldr	r3, [r7, #4]
 8018c5a:	f993 3000 	ldrsb.w	r3, [r3]
 8018c5e:	2207      	movs	r2, #7
 8018c60:	2100      	movs	r1, #0
 8018c62:	4618      	mov	r0, r3
 8018c64:	f7fe ff41 	bl	8017aea <RegionCommonValueInRange>
 8018c68:	4603      	mov	r3, r0
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	bf14      	ite	ne
 8018c6e:	2301      	movne	r3, #1
 8018c70:	2300      	moveq	r3, #0
 8018c72:	b2db      	uxtb	r3, r3
 8018c74:	e011      	b.n	8018c9a <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	f993 3000 	ldrsb.w	r3, [r3]
 8018c7c:	2207      	movs	r2, #7
 8018c7e:	2100      	movs	r1, #0
 8018c80:	4618      	mov	r0, r3
 8018c82:	f7fe ff32 	bl	8017aea <RegionCommonValueInRange>
 8018c86:	4603      	mov	r3, r0
 8018c88:	2b00      	cmp	r3, #0
 8018c8a:	bf14      	ite	ne
 8018c8c:	2301      	movne	r3, #1
 8018c8e:	2300      	moveq	r3, #0
 8018c90:	b2db      	uxtb	r3, r3
 8018c92:	e002      	b.n	8018c9a <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8018c94:	2301      	movs	r3, #1
 8018c96:	e000      	b.n	8018c9a <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8018c98:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8018c9a:	4618      	mov	r0, r3
 8018c9c:	3710      	adds	r7, #16
 8018c9e:	46bd      	mov	sp, r7
 8018ca0:	bd80      	pop	{r7, pc}
 8018ca2:	bf00      	nop

08018ca4 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8018ca4:	b580      	push	{r7, lr}
 8018ca6:	b08a      	sub	sp, #40	@ 0x28
 8018ca8:	af00      	add	r7, sp, #0
 8018caa:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8018cac:	2350      	movs	r3, #80	@ 0x50
 8018cae:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	791b      	ldrb	r3, [r3, #4]
 8018cb6:	2b10      	cmp	r3, #16
 8018cb8:	d162      	bne.n	8018d80 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8018cba:	687b      	ldr	r3, [r7, #4]
 8018cbc:	681b      	ldr	r3, [r3, #0]
 8018cbe:	330f      	adds	r3, #15
 8018cc0:	781b      	ldrb	r3, [r3, #0]
 8018cc2:	2b00      	cmp	r3, #0
 8018cc4:	d15e      	bne.n	8018d84 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8018cc6:	2300      	movs	r3, #0
 8018cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018ccc:	2303      	movs	r3, #3
 8018cce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018cd2:	e050      	b.n	8018d76 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8018cd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018cd8:	2b07      	cmp	r3, #7
 8018cda:	d824      	bhi.n	8018d26 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	681a      	ldr	r2, [r3, #0]
 8018ce0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018ce4:	4413      	add	r3, r2
 8018ce6:	781b      	ldrb	r3, [r3, #0]
 8018ce8:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8018cea:	69ba      	ldr	r2, [r7, #24]
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	6819      	ldr	r1, [r3, #0]
 8018cf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018cf4:	3301      	adds	r3, #1
 8018cf6:	440b      	add	r3, r1
 8018cf8:	781b      	ldrb	r3, [r3, #0]
 8018cfa:	021b      	lsls	r3, r3, #8
 8018cfc:	4313      	orrs	r3, r2
 8018cfe:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8018d00:	69ba      	ldr	r2, [r7, #24]
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	6819      	ldr	r1, [r3, #0]
 8018d06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018d0a:	3302      	adds	r3, #2
 8018d0c:	440b      	add	r3, r1
 8018d0e:	781b      	ldrb	r3, [r3, #0]
 8018d10:	041b      	lsls	r3, r3, #16
 8018d12:	4313      	orrs	r3, r2
 8018d14:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8018d16:	69bb      	ldr	r3, [r7, #24]
 8018d18:	2264      	movs	r2, #100	@ 0x64
 8018d1a:	fb02 f303 	mul.w	r3, r2, r3
 8018d1e:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8018d20:	2300      	movs	r3, #0
 8018d22:	61fb      	str	r3, [r7, #28]
 8018d24:	e006      	b.n	8018d34 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8018d26:	2300      	movs	r3, #0
 8018d28:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8018d2a:	2300      	movs	r3, #0
 8018d2c:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8018d30:	2300      	movs	r3, #0
 8018d32:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8018d34:	69bb      	ldr	r3, [r7, #24]
 8018d36:	2b00      	cmp	r3, #0
 8018d38:	d00b      	beq.n	8018d52 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8018d3a:	f107 0318 	add.w	r3, r7, #24
 8018d3e:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8018d40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018d44:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8018d46:	f107 0310 	add.w	r3, r7, #16
 8018d4a:	4618      	mov	r0, r3
 8018d4c:	f000 fd14 	bl	8019778 <RegionEU868ChannelAdd>
 8018d50:	e007      	b.n	8018d62 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8018d52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018d56:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8018d58:	f107 030c 	add.w	r3, r7, #12
 8018d5c:	4618      	mov	r0, r3
 8018d5e:	f000 fdad 	bl	80198bc <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8018d62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8018d66:	3303      	adds	r3, #3
 8018d68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018d6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018d70:	3301      	adds	r3, #1
 8018d72:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8018d76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8018d7a:	2b0f      	cmp	r3, #15
 8018d7c:	d9aa      	bls.n	8018cd4 <RegionEU868ApplyCFList+0x30>
 8018d7e:	e002      	b.n	8018d86 <RegionEU868ApplyCFList+0xe2>
        return;
 8018d80:	bf00      	nop
 8018d82:	e000      	b.n	8018d86 <RegionEU868ApplyCFList+0xe2>
        return;
 8018d84:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8018d86:	3728      	adds	r7, #40	@ 0x28
 8018d88:	46bd      	mov	sp, r7
 8018d8a:	bd80      	pop	{r7, pc}

08018d8c <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8018d8c:	b580      	push	{r7, lr}
 8018d8e:	b082      	sub	sp, #8
 8018d90:	af00      	add	r7, sp, #0
 8018d92:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	791b      	ldrb	r3, [r3, #4]
 8018d98:	2b00      	cmp	r3, #0
 8018d9a:	d002      	beq.n	8018da2 <RegionEU868ChanMaskSet+0x16>
 8018d9c:	2b01      	cmp	r3, #1
 8018d9e:	d00b      	beq.n	8018db8 <RegionEU868ChanMaskSet+0x2c>
 8018da0:	e015      	b.n	8018dce <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018da2:	4b0e      	ldr	r3, [pc, #56]	@ (8018ddc <RegionEU868ChanMaskSet+0x50>)
 8018da4:	681b      	ldr	r3, [r3, #0]
 8018da6:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 8018daa:	687b      	ldr	r3, [r7, #4]
 8018dac:	681b      	ldr	r3, [r3, #0]
 8018dae:	2201      	movs	r2, #1
 8018db0:	4619      	mov	r1, r3
 8018db2:	f7fe ff17 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 8018db6:	e00c      	b.n	8018dd2 <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8018db8:	4b08      	ldr	r3, [pc, #32]	@ (8018ddc <RegionEU868ChanMaskSet+0x50>)
 8018dba:	681b      	ldr	r3, [r3, #0]
 8018dbc:	f203 408c 	addw	r0, r3, #1164	@ 0x48c
 8018dc0:	687b      	ldr	r3, [r7, #4]
 8018dc2:	681b      	ldr	r3, [r3, #0]
 8018dc4:	2201      	movs	r2, #1
 8018dc6:	4619      	mov	r1, r3
 8018dc8:	f7fe ff0c 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 8018dcc:	e001      	b.n	8018dd2 <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8018dce:	2300      	movs	r3, #0
 8018dd0:	e000      	b.n	8018dd4 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8018dd2:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8018dd4:	4618      	mov	r0, r3
 8018dd6:	3708      	adds	r7, #8
 8018dd8:	46bd      	mov	sp, r7
 8018dda:	bd80      	pop	{r7, pc}
 8018ddc:	200020fc 	.word	0x200020fc

08018de0 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8018de0:	b580      	push	{r7, lr}
 8018de2:	b088      	sub	sp, #32
 8018de4:	af02      	add	r7, sp, #8
 8018de6:	60ba      	str	r2, [r7, #8]
 8018de8:	607b      	str	r3, [r7, #4]
 8018dea:	4603      	mov	r3, r0
 8018dec:	73fb      	strb	r3, [r7, #15]
 8018dee:	460b      	mov	r3, r1
 8018df0:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8018df2:	2300      	movs	r3, #0
 8018df4:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8018df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018dfa:	2b07      	cmp	r3, #7
 8018dfc:	bfa8      	it	ge
 8018dfe:	2307      	movge	r3, #7
 8018e00:	b25a      	sxtb	r2, r3
 8018e02:	687b      	ldr	r3, [r7, #4]
 8018e04:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e0c:	491e      	ldr	r1, [pc, #120]	@ (8018e88 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8018e0e:	4618      	mov	r0, r3
 8018e10:	f7ff fb88 	bl	8018524 <RegionCommonGetBandwidth>
 8018e14:	4603      	mov	r3, r0
 8018e16:	b2da      	uxtb	r2, r3
 8018e18:	687b      	ldr	r3, [r7, #4]
 8018e1a:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e22:	2b07      	cmp	r3, #7
 8018e24:	d10a      	bne.n	8018e3c <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e2c:	461a      	mov	r2, r3
 8018e2e:	4b17      	ldr	r3, [pc, #92]	@ (8018e8c <RegionEU868ComputeRxWindowParameters+0xac>)
 8018e30:	5c9b      	ldrb	r3, [r3, r2]
 8018e32:	4618      	mov	r0, r3
 8018e34:	f7ff f90a 	bl	801804c <RegionCommonComputeSymbolTimeFsk>
 8018e38:	6178      	str	r0, [r7, #20]
 8018e3a:	e011      	b.n	8018e60 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e42:	461a      	mov	r2, r3
 8018e44:	4b11      	ldr	r3, [pc, #68]	@ (8018e8c <RegionEU868ComputeRxWindowParameters+0xac>)
 8018e46:	5c9a      	ldrb	r2, [r3, r2]
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018e4e:	4619      	mov	r1, r3
 8018e50:	4b0d      	ldr	r3, [pc, #52]	@ (8018e88 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8018e52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8018e56:	4619      	mov	r1, r3
 8018e58:	4610      	mov	r0, r2
 8018e5a:	f7ff f8e1 	bl	8018020 <RegionCommonComputeSymbolTimeLoRa>
 8018e5e:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8018e60:	4b0b      	ldr	r3, [pc, #44]	@ (8018e90 <RegionEU868ComputeRxWindowParameters+0xb0>)
 8018e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018e64:	4798      	blx	r3
 8018e66:	687b      	ldr	r3, [r7, #4]
 8018e68:	3308      	adds	r3, #8
 8018e6a:	687a      	ldr	r2, [r7, #4]
 8018e6c:	320c      	adds	r2, #12
 8018e6e:	7bb9      	ldrb	r1, [r7, #14]
 8018e70:	9201      	str	r2, [sp, #4]
 8018e72:	9300      	str	r3, [sp, #0]
 8018e74:	4603      	mov	r3, r0
 8018e76:	68ba      	ldr	r2, [r7, #8]
 8018e78:	6978      	ldr	r0, [r7, #20]
 8018e7a:	f7ff f8f7 	bl	801806c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8018e7e:	bf00      	nop
 8018e80:	3718      	adds	r7, #24
 8018e82:	46bd      	mov	sp, r7
 8018e84:	bd80      	pop	{r7, pc}
 8018e86:	bf00      	nop
 8018e88:	08023b00 	.word	0x08023b00
 8018e8c:	08023af8 	.word	0x08023af8
 8018e90:	08023bb4 	.word	0x08023bb4

08018e94 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8018e94:	b5b0      	push	{r4, r5, r7, lr}
 8018e96:	b090      	sub	sp, #64	@ 0x40
 8018e98:	af0a      	add	r7, sp, #40	@ 0x28
 8018e9a:	6078      	str	r0, [r7, #4]
 8018e9c:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8018e9e:	687b      	ldr	r3, [r7, #4]
 8018ea0:	785b      	ldrb	r3, [r3, #1]
 8018ea2:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8018ea4:	2300      	movs	r3, #0
 8018ea6:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8018ea8:	2300      	movs	r3, #0
 8018eaa:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8018eac:	687b      	ldr	r3, [r7, #4]
 8018eae:	685b      	ldr	r3, [r3, #4]
 8018eb0:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8018eb2:	4b5a      	ldr	r3, [pc, #360]	@ (801901c <RegionEU868RxConfig+0x188>)
 8018eb4:	685b      	ldr	r3, [r3, #4]
 8018eb6:	4798      	blx	r3
 8018eb8:	4603      	mov	r3, r0
 8018eba:	2b00      	cmp	r3, #0
 8018ebc:	d001      	beq.n	8018ec2 <RegionEU868RxConfig+0x2e>
    {
        return false;
 8018ebe:	2300      	movs	r3, #0
 8018ec0:	e0a8      	b.n	8019014 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8018ec2:	687b      	ldr	r3, [r7, #4]
 8018ec4:	7cdb      	ldrb	r3, [r3, #19]
 8018ec6:	2b00      	cmp	r3, #0
 8018ec8:	d126      	bne.n	8018f18 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8018eca:	4b55      	ldr	r3, [pc, #340]	@ (8019020 <RegionEU868RxConfig+0x18c>)
 8018ecc:	681a      	ldr	r2, [r3, #0]
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	781b      	ldrb	r3, [r3, #0]
 8018ed2:	4619      	mov	r1, r3
 8018ed4:	460b      	mov	r3, r1
 8018ed6:	005b      	lsls	r3, r3, #1
 8018ed8:	440b      	add	r3, r1
 8018eda:	009b      	lsls	r3, r3, #2
 8018edc:	4413      	add	r3, r2
 8018ede:	681b      	ldr	r3, [r3, #0]
 8018ee0:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8018ee2:	4b4f      	ldr	r3, [pc, #316]	@ (8019020 <RegionEU868RxConfig+0x18c>)
 8018ee4:	681a      	ldr	r2, [r3, #0]
 8018ee6:	687b      	ldr	r3, [r7, #4]
 8018ee8:	781b      	ldrb	r3, [r3, #0]
 8018eea:	4619      	mov	r1, r3
 8018eec:	460b      	mov	r3, r1
 8018eee:	005b      	lsls	r3, r3, #1
 8018ef0:	440b      	add	r3, r1
 8018ef2:	009b      	lsls	r3, r3, #2
 8018ef4:	4413      	add	r3, r2
 8018ef6:	3304      	adds	r3, #4
 8018ef8:	681b      	ldr	r3, [r3, #0]
 8018efa:	2b00      	cmp	r3, #0
 8018efc:	d00c      	beq.n	8018f18 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8018efe:	4b48      	ldr	r3, [pc, #288]	@ (8019020 <RegionEU868RxConfig+0x18c>)
 8018f00:	681a      	ldr	r2, [r3, #0]
 8018f02:	687b      	ldr	r3, [r7, #4]
 8018f04:	781b      	ldrb	r3, [r3, #0]
 8018f06:	4619      	mov	r1, r3
 8018f08:	460b      	mov	r3, r1
 8018f0a:	005b      	lsls	r3, r3, #1
 8018f0c:	440b      	add	r3, r1
 8018f0e:	009b      	lsls	r3, r3, #2
 8018f10:	4413      	add	r3, r2
 8018f12:	3304      	adds	r3, #4
 8018f14:	681b      	ldr	r3, [r3, #0]
 8018f16:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8018f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f1c:	4a41      	ldr	r2, [pc, #260]	@ (8019024 <RegionEU868RxConfig+0x190>)
 8018f1e:	5cd3      	ldrb	r3, [r2, r3]
 8018f20:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8018f22:	4b3e      	ldr	r3, [pc, #248]	@ (801901c <RegionEU868RxConfig+0x188>)
 8018f24:	68db      	ldr	r3, [r3, #12]
 8018f26:	6938      	ldr	r0, [r7, #16]
 8018f28:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8018f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018f2e:	2b07      	cmp	r3, #7
 8018f30:	d128      	bne.n	8018f84 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8018f32:	2300      	movs	r3, #0
 8018f34:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8018f36:	4b39      	ldr	r3, [pc, #228]	@ (801901c <RegionEU868RxConfig+0x188>)
 8018f38:	699c      	ldr	r4, [r3, #24]
 8018f3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018f3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018f42:	fb02 f303 	mul.w	r3, r2, r3
 8018f46:	4619      	mov	r1, r3
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	689b      	ldr	r3, [r3, #8]
 8018f4c:	b29b      	uxth	r3, r3
 8018f4e:	687a      	ldr	r2, [r7, #4]
 8018f50:	7c92      	ldrb	r2, [r2, #18]
 8018f52:	7df8      	ldrb	r0, [r7, #23]
 8018f54:	9209      	str	r2, [sp, #36]	@ 0x24
 8018f56:	2200      	movs	r2, #0
 8018f58:	9208      	str	r2, [sp, #32]
 8018f5a:	2200      	movs	r2, #0
 8018f5c:	9207      	str	r2, [sp, #28]
 8018f5e:	2200      	movs	r2, #0
 8018f60:	9206      	str	r2, [sp, #24]
 8018f62:	2201      	movs	r2, #1
 8018f64:	9205      	str	r2, [sp, #20]
 8018f66:	2200      	movs	r2, #0
 8018f68:	9204      	str	r2, [sp, #16]
 8018f6a:	2200      	movs	r2, #0
 8018f6c:	9203      	str	r2, [sp, #12]
 8018f6e:	9302      	str	r3, [sp, #8]
 8018f70:	2305      	movs	r3, #5
 8018f72:	9301      	str	r3, [sp, #4]
 8018f74:	4b2c      	ldr	r3, [pc, #176]	@ (8019028 <RegionEU868RxConfig+0x194>)
 8018f76:	9300      	str	r3, [sp, #0]
 8018f78:	2300      	movs	r3, #0
 8018f7a:	460a      	mov	r2, r1
 8018f7c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8018f80:	47a0      	blx	r4
 8018f82:	e024      	b.n	8018fce <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8018f84:	2301      	movs	r3, #1
 8018f86:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8018f88:	4b24      	ldr	r3, [pc, #144]	@ (801901c <RegionEU868RxConfig+0x188>)
 8018f8a:	699c      	ldr	r4, [r3, #24]
 8018f8c:	687b      	ldr	r3, [r7, #4]
 8018f8e:	789b      	ldrb	r3, [r3, #2]
 8018f90:	461d      	mov	r5, r3
 8018f92:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	689b      	ldr	r3, [r3, #8]
 8018f9a:	b29b      	uxth	r3, r3
 8018f9c:	687a      	ldr	r2, [r7, #4]
 8018f9e:	7c92      	ldrb	r2, [r2, #18]
 8018fa0:	7df8      	ldrb	r0, [r7, #23]
 8018fa2:	9209      	str	r2, [sp, #36]	@ 0x24
 8018fa4:	2201      	movs	r2, #1
 8018fa6:	9208      	str	r2, [sp, #32]
 8018fa8:	2200      	movs	r2, #0
 8018faa:	9207      	str	r2, [sp, #28]
 8018fac:	2200      	movs	r2, #0
 8018fae:	9206      	str	r2, [sp, #24]
 8018fb0:	2200      	movs	r2, #0
 8018fb2:	9205      	str	r2, [sp, #20]
 8018fb4:	2200      	movs	r2, #0
 8018fb6:	9204      	str	r2, [sp, #16]
 8018fb8:	2200      	movs	r2, #0
 8018fba:	9203      	str	r2, [sp, #12]
 8018fbc:	9302      	str	r3, [sp, #8]
 8018fbe:	2308      	movs	r3, #8
 8018fc0:	9301      	str	r3, [sp, #4]
 8018fc2:	2300      	movs	r3, #0
 8018fc4:	9300      	str	r3, [sp, #0]
 8018fc6:	2301      	movs	r3, #1
 8018fc8:	460a      	mov	r2, r1
 8018fca:	4629      	mov	r1, r5
 8018fcc:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 8018fce:	687b      	ldr	r3, [r7, #4]
 8018fd0:	7c5b      	ldrb	r3, [r3, #17]
 8018fd2:	2b00      	cmp	r3, #0
 8018fd4:	d005      	beq.n	8018fe2 <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8018fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fda:	4a14      	ldr	r2, [pc, #80]	@ (801902c <RegionEU868RxConfig+0x198>)
 8018fdc:	5cd3      	ldrb	r3, [r2, r3]
 8018fde:	75bb      	strb	r3, [r7, #22]
 8018fe0:	e004      	b.n	8018fec <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8018fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018fe6:	4a12      	ldr	r2, [pc, #72]	@ (8019030 <RegionEU868RxConfig+0x19c>)
 8018fe8:	5cd3      	ldrb	r3, [r2, r3]
 8018fea:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8018fec:	4b0b      	ldr	r3, [pc, #44]	@ (801901c <RegionEU868RxConfig+0x188>)
 8018fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8018ff0:	7dba      	ldrb	r2, [r7, #22]
 8018ff2:	320d      	adds	r2, #13
 8018ff4:	b2d1      	uxtb	r1, r2
 8018ff6:	7dfa      	ldrb	r2, [r7, #23]
 8018ff8:	4610      	mov	r0, r2
 8018ffa:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8018ffc:	687b      	ldr	r3, [r7, #4]
 8018ffe:	7cdb      	ldrb	r3, [r3, #19]
 8019000:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8019004:	6939      	ldr	r1, [r7, #16]
 8019006:	4618      	mov	r0, r3
 8019008:	f7ff faaa 	bl	8018560 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801900c:	683b      	ldr	r3, [r7, #0]
 801900e:	7bfa      	ldrb	r2, [r7, #15]
 8019010:	701a      	strb	r2, [r3, #0]
    return true;
 8019012:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8019014:	4618      	mov	r0, r3
 8019016:	3718      	adds	r7, #24
 8019018:	46bd      	mov	sp, r7
 801901a:	bdb0      	pop	{r4, r5, r7, pc}
 801901c:	08023bb4 	.word	0x08023bb4
 8019020:	200020fc 	.word	0x200020fc
 8019024:	08023af8 	.word	0x08023af8
 8019028:	00014585 	.word	0x00014585
 801902c:	08023b28 	.word	0x08023b28
 8019030:	08023b20 	.word	0x08023b20

08019034 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8019034:	b590      	push	{r4, r7, lr}
 8019036:	b093      	sub	sp, #76	@ 0x4c
 8019038:	af0a      	add	r7, sp, #40	@ 0x28
 801903a:	60f8      	str	r0, [r7, #12]
 801903c:	60b9      	str	r1, [r7, #8]
 801903e:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8019040:	68fb      	ldr	r3, [r7, #12]
 8019042:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019046:	461a      	mov	r2, r3
 8019048:	4b5d      	ldr	r3, [pc, #372]	@ (80191c0 <RegionEU868TxConfig+0x18c>)
 801904a:	5c9b      	ldrb	r3, [r3, r2]
 801904c:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801904e:	68fb      	ldr	r3, [r7, #12]
 8019050:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8019054:	4b5b      	ldr	r3, [pc, #364]	@ (80191c4 <RegionEU868TxConfig+0x190>)
 8019056:	681a      	ldr	r2, [r3, #0]
 8019058:	4b5b      	ldr	r3, [pc, #364]	@ (80191c8 <RegionEU868TxConfig+0x194>)
 801905a:	6819      	ldr	r1, [r3, #0]
 801905c:	68fb      	ldr	r3, [r7, #12]
 801905e:	781b      	ldrb	r3, [r3, #0]
 8019060:	461c      	mov	r4, r3
 8019062:	4623      	mov	r3, r4
 8019064:	005b      	lsls	r3, r3, #1
 8019066:	4423      	add	r3, r4
 8019068:	009b      	lsls	r3, r3, #2
 801906a:	440b      	add	r3, r1
 801906c:	3309      	adds	r3, #9
 801906e:	781b      	ldrb	r3, [r3, #0]
 8019070:	4619      	mov	r1, r3
 8019072:	460b      	mov	r3, r1
 8019074:	005b      	lsls	r3, r3, #1
 8019076:	440b      	add	r3, r1
 8019078:	00db      	lsls	r3, r3, #3
 801907a:	4413      	add	r3, r2
 801907c:	3302      	adds	r3, #2
 801907e:	f993 3000 	ldrsb.w	r3, [r3]
 8019082:	4619      	mov	r1, r3
 8019084:	f7ff fa39 	bl	80184fa <RegionCommonLimitTxPower>
 8019088:	4603      	mov	r3, r0
 801908a:	777b      	strb	r3, [r7, #29]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 801908c:	68fb      	ldr	r3, [r7, #12]
 801908e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019092:	494e      	ldr	r1, [pc, #312]	@ (80191cc <RegionEU868TxConfig+0x198>)
 8019094:	4618      	mov	r0, r3
 8019096:	f7ff fa45 	bl	8018524 <RegionCommonGetBandwidth>
 801909a:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801909c:	2300      	movs	r3, #0
 801909e:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80190a0:	68fb      	ldr	r3, [r7, #12]
 80190a2:	6859      	ldr	r1, [r3, #4]
 80190a4:	68fb      	ldr	r3, [r7, #12]
 80190a6:	689a      	ldr	r2, [r3, #8]
 80190a8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80190ac:	4618      	mov	r0, r3
 80190ae:	f7ff f895 	bl	80181dc <RegionCommonComputeTxPower>
 80190b2:	4603      	mov	r3, r0
 80190b4:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80190b6:	4b46      	ldr	r3, [pc, #280]	@ (80191d0 <RegionEU868TxConfig+0x19c>)
 80190b8:	68da      	ldr	r2, [r3, #12]
 80190ba:	4b43      	ldr	r3, [pc, #268]	@ (80191c8 <RegionEU868TxConfig+0x194>)
 80190bc:	6819      	ldr	r1, [r3, #0]
 80190be:	68fb      	ldr	r3, [r7, #12]
 80190c0:	781b      	ldrb	r3, [r3, #0]
 80190c2:	4618      	mov	r0, r3
 80190c4:	4603      	mov	r3, r0
 80190c6:	005b      	lsls	r3, r3, #1
 80190c8:	4403      	add	r3, r0
 80190ca:	009b      	lsls	r3, r3, #2
 80190cc:	440b      	add	r3, r1
 80190ce:	681b      	ldr	r3, [r3, #0]
 80190d0:	4618      	mov	r0, r3
 80190d2:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 80190d4:	68fb      	ldr	r3, [r7, #12]
 80190d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80190da:	2b07      	cmp	r3, #7
 80190dc:	d124      	bne.n	8019128 <RegionEU868TxConfig+0xf4>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 80190de:	2300      	movs	r3, #0
 80190e0:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80190e2:	4b3b      	ldr	r3, [pc, #236]	@ (80191d0 <RegionEU868TxConfig+0x19c>)
 80190e4:	69dc      	ldr	r4, [r3, #28]
 80190e6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80190ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80190ee:	fb02 f303 	mul.w	r3, r2, r3
 80190f2:	461a      	mov	r2, r3
 80190f4:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80190f8:	7ff8      	ldrb	r0, [r7, #31]
 80190fa:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80190fe:	9308      	str	r3, [sp, #32]
 8019100:	2300      	movs	r3, #0
 8019102:	9307      	str	r3, [sp, #28]
 8019104:	2300      	movs	r3, #0
 8019106:	9306      	str	r3, [sp, #24]
 8019108:	2300      	movs	r3, #0
 801910a:	9305      	str	r3, [sp, #20]
 801910c:	2301      	movs	r3, #1
 801910e:	9304      	str	r3, [sp, #16]
 8019110:	2300      	movs	r3, #0
 8019112:	9303      	str	r3, [sp, #12]
 8019114:	2305      	movs	r3, #5
 8019116:	9302      	str	r3, [sp, #8]
 8019118:	2300      	movs	r3, #0
 801911a:	9301      	str	r3, [sp, #4]
 801911c:	9200      	str	r2, [sp, #0]
 801911e:	69bb      	ldr	r3, [r7, #24]
 8019120:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8019124:	47a0      	blx	r4
 8019126:	e01d      	b.n	8019164 <RegionEU868TxConfig+0x130>
    }
    else
    {
        modem = MODEM_LORA;
 8019128:	2301      	movs	r3, #1
 801912a:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801912c:	4b28      	ldr	r3, [pc, #160]	@ (80191d0 <RegionEU868TxConfig+0x19c>)
 801912e:	69dc      	ldr	r4, [r3, #28]
 8019130:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8019134:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8019138:	7ff8      	ldrb	r0, [r7, #31]
 801913a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801913e:	9208      	str	r2, [sp, #32]
 8019140:	2200      	movs	r2, #0
 8019142:	9207      	str	r2, [sp, #28]
 8019144:	2200      	movs	r2, #0
 8019146:	9206      	str	r2, [sp, #24]
 8019148:	2200      	movs	r2, #0
 801914a:	9205      	str	r2, [sp, #20]
 801914c:	2201      	movs	r2, #1
 801914e:	9204      	str	r2, [sp, #16]
 8019150:	2200      	movs	r2, #0
 8019152:	9203      	str	r2, [sp, #12]
 8019154:	2208      	movs	r2, #8
 8019156:	9202      	str	r2, [sp, #8]
 8019158:	2201      	movs	r2, #1
 801915a:	9201      	str	r2, [sp, #4]
 801915c:	9300      	str	r3, [sp, #0]
 801915e:	69bb      	ldr	r3, [r7, #24]
 8019160:	2200      	movs	r2, #0
 8019162:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8019164:	4b18      	ldr	r3, [pc, #96]	@ (80191c8 <RegionEU868TxConfig+0x194>)
 8019166:	681a      	ldr	r2, [r3, #0]
 8019168:	68fb      	ldr	r3, [r7, #12]
 801916a:	781b      	ldrb	r3, [r3, #0]
 801916c:	4619      	mov	r1, r3
 801916e:	460b      	mov	r3, r1
 8019170:	005b      	lsls	r3, r3, #1
 8019172:	440b      	add	r3, r1
 8019174:	009b      	lsls	r3, r3, #2
 8019176:	4413      	add	r3, r2
 8019178:	681a      	ldr	r2, [r3, #0]
 801917a:	68fb      	ldr	r3, [r7, #12]
 801917c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019180:	4619      	mov	r1, r3
 8019182:	4610      	mov	r0, r2
 8019184:	f7ff fa1e 	bl	80185c4 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8019188:	68fb      	ldr	r3, [r7, #12]
 801918a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801918e:	68fb      	ldr	r3, [r7, #12]
 8019190:	899b      	ldrh	r3, [r3, #12]
 8019192:	4619      	mov	r1, r3
 8019194:	4610      	mov	r0, r2
 8019196:	f7ff faa3 	bl	80186e0 <GetTimeOnAir>
 801919a:	4602      	mov	r2, r0
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80191a0:	4b0b      	ldr	r3, [pc, #44]	@ (80191d0 <RegionEU868TxConfig+0x19c>)
 80191a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80191a4:	68fa      	ldr	r2, [r7, #12]
 80191a6:	8992      	ldrh	r2, [r2, #12]
 80191a8:	b2d1      	uxtb	r1, r2
 80191aa:	7ffa      	ldrb	r2, [r7, #31]
 80191ac:	4610      	mov	r0, r2
 80191ae:	4798      	blx	r3

    *txPower = txPowerLimited;
 80191b0:	68bb      	ldr	r3, [r7, #8]
 80191b2:	7f7a      	ldrb	r2, [r7, #29]
 80191b4:	701a      	strb	r2, [r3, #0]
    return true;
 80191b6:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 80191b8:	4618      	mov	r0, r3
 80191ba:	3724      	adds	r7, #36	@ 0x24
 80191bc:	46bd      	mov	sp, r7
 80191be:	bd90      	pop	{r4, r7, pc}
 80191c0:	08023af8 	.word	0x08023af8
 80191c4:	200020f8 	.word	0x200020f8
 80191c8:	200020fc 	.word	0x200020fc
 80191cc:	08023b00 	.word	0x08023b00
 80191d0:	08023bb4 	.word	0x08023bb4

080191d4 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80191d4:	b590      	push	{r4, r7, lr}
 80191d6:	b093      	sub	sp, #76	@ 0x4c
 80191d8:	af00      	add	r7, sp, #0
 80191da:	60f8      	str	r0, [r7, #12]
 80191dc:	60b9      	str	r1, [r7, #8]
 80191de:	607a      	str	r2, [r7, #4]
 80191e0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80191e2:	2307      	movs	r3, #7
 80191e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80191e8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80191ec:	2200      	movs	r2, #0
 80191ee:	601a      	str	r2, [r3, #0]
 80191f0:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80191f2:	2300      	movs	r3, #0
 80191f4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 80191f8:	2300      	movs	r3, #0
 80191fa:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 80191fe:	2300      	movs	r3, #0
 8019200:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8019202:	e085      	b.n	8019310 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8019204:	68fb      	ldr	r3, [r7, #12]
 8019206:	685a      	ldr	r2, [r3, #4]
 8019208:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801920c:	4413      	add	r3, r2
 801920e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8019212:	4611      	mov	r1, r2
 8019214:	4618      	mov	r0, r3
 8019216:	f7fe fe29 	bl	8017e6c <RegionCommonParseLinkAdrReq>
 801921a:	4603      	mov	r3, r0
 801921c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8019220:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8019224:	2b00      	cmp	r3, #0
 8019226:	d07b      	beq.n	8019320 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8019228:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801922c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8019230:	4413      	add	r3, r2
 8019232:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8019236:	2307      	movs	r3, #7
 8019238:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801923c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019240:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8019242:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019246:	2b00      	cmp	r3, #0
 8019248:	d109      	bne.n	801925e <RegionEU868LinkAdrReq+0x8a>
 801924a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801924c:	2b00      	cmp	r3, #0
 801924e:	d106      	bne.n	801925e <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8019250:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019254:	f023 0301 	bic.w	r3, r3, #1
 8019258:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 801925c:	e058      	b.n	8019310 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801925e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019262:	2b00      	cmp	r3, #0
 8019264:	d003      	beq.n	801926e <RegionEU868LinkAdrReq+0x9a>
 8019266:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801926a:	2b05      	cmp	r3, #5
 801926c:	d903      	bls.n	8019276 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801926e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8019272:	2b06      	cmp	r3, #6
 8019274:	d906      	bls.n	8019284 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8019276:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801927a:	f023 0301 	bic.w	r3, r3, #1
 801927e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8019282:	e045      	b.n	8019310 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8019284:	2300      	movs	r3, #0
 8019286:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 801928a:	e03d      	b.n	8019308 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801928c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8019290:	2b06      	cmp	r3, #6
 8019292:	d118      	bne.n	80192c6 <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8019294:	4b5f      	ldr	r3, [pc, #380]	@ (8019414 <RegionEU868LinkAdrReq+0x240>)
 8019296:	6819      	ldr	r1, [r3, #0]
 8019298:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 801929c:	4613      	mov	r3, r2
 801929e:	005b      	lsls	r3, r3, #1
 80192a0:	4413      	add	r3, r2
 80192a2:	009b      	lsls	r3, r3, #2
 80192a4:	440b      	add	r3, r1
 80192a6:	681b      	ldr	r3, [r3, #0]
 80192a8:	2b00      	cmp	r3, #0
 80192aa:	d028      	beq.n	80192fe <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 80192ac:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80192b0:	2201      	movs	r2, #1
 80192b2:	fa02 f303 	lsl.w	r3, r2, r3
 80192b6:	b21a      	sxth	r2, r3
 80192b8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80192ba:	b21b      	sxth	r3, r3
 80192bc:	4313      	orrs	r3, r2
 80192be:	b21b      	sxth	r3, r3
 80192c0:	b29b      	uxth	r3, r3
 80192c2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80192c4:	e01b      	b.n	80192fe <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80192c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80192c8:	461a      	mov	r2, r3
 80192ca:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80192ce:	fa42 f303 	asr.w	r3, r2, r3
 80192d2:	f003 0301 	and.w	r3, r3, #1
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	d011      	beq.n	80192fe <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 80192da:	4b4e      	ldr	r3, [pc, #312]	@ (8019414 <RegionEU868LinkAdrReq+0x240>)
 80192dc:	6819      	ldr	r1, [r3, #0]
 80192de:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80192e2:	4613      	mov	r3, r2
 80192e4:	005b      	lsls	r3, r3, #1
 80192e6:	4413      	add	r3, r2
 80192e8:	009b      	lsls	r3, r3, #2
 80192ea:	440b      	add	r3, r1
 80192ec:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80192ee:	2b00      	cmp	r3, #0
 80192f0:	d105      	bne.n	80192fe <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80192f2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80192f6:	f023 0301 	bic.w	r3, r3, #1
 80192fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80192fe:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8019302:	3301      	adds	r3, #1
 8019304:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8019308:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801930c:	2b0f      	cmp	r3, #15
 801930e:	d9bd      	bls.n	801928c <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8019310:	68fb      	ldr	r3, [r7, #12]
 8019312:	7a1b      	ldrb	r3, [r3, #8]
 8019314:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8019318:	429a      	cmp	r2, r3
 801931a:	f4ff af73 	bcc.w	8019204 <RegionEU868LinkAdrReq+0x30>
 801931e:	e000      	b.n	8019322 <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8019320:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8019322:	2302      	movs	r3, #2
 8019324:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8019328:	68fb      	ldr	r3, [r7, #12]
 801932a:	7a5b      	ldrb	r3, [r3, #9]
 801932c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8019330:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8019334:	4618      	mov	r0, r3
 8019336:	f7ff fa23 	bl	8018780 <RegionEU868GetPhyParam>
 801933a:	4603      	mov	r3, r0
 801933c:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 801933e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8019342:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8019344:	68fb      	ldr	r3, [r7, #12]
 8019346:	7a9b      	ldrb	r3, [r3, #10]
 8019348:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801934a:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 801934e:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8019350:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 8019354:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8019356:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801935a:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801935c:	68fb      	ldr	r3, [r7, #12]
 801935e:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8019362:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8019364:	68fb      	ldr	r3, [r7, #12]
 8019366:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801936a:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801936c:	68fb      	ldr	r3, [r7, #12]
 801936e:	7b5b      	ldrb	r3, [r3, #13]
 8019370:	b25b      	sxtb	r3, r3
 8019372:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8019374:	2310      	movs	r3, #16
 8019376:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8019378:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 801937c:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801937e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019380:	b25b      	sxtb	r3, r3
 8019382:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8019386:	2307      	movs	r3, #7
 8019388:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801938c:	4b21      	ldr	r3, [pc, #132]	@ (8019414 <RegionEU868LinkAdrReq+0x240>)
 801938e:	681b      	ldr	r3, [r3, #0]
 8019390:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 8019392:	2307      	movs	r3, #7
 8019394:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8019398:	2300      	movs	r3, #0
 801939a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801939e:	68fb      	ldr	r3, [r7, #12]
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80193a4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80193a8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80193ac:	1c9a      	adds	r2, r3, #2
 80193ae:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80193b2:	1c59      	adds	r1, r3, #1
 80193b4:	f107 0010 	add.w	r0, r7, #16
 80193b8:	4623      	mov	r3, r4
 80193ba:	f7fe fda8 	bl	8017f0e <RegionCommonLinkAdrReqVerifyParams>
 80193be:	4603      	mov	r3, r0
 80193c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80193c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80193c8:	2b07      	cmp	r3, #7
 80193ca:	d10d      	bne.n	80193e8 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 80193cc:	4b11      	ldr	r3, [pc, #68]	@ (8019414 <RegionEU868LinkAdrReq+0x240>)
 80193ce:	681b      	ldr	r3, [r3, #0]
 80193d0:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 80193d4:	220c      	movs	r2, #12
 80193d6:	2100      	movs	r1, #0
 80193d8:	4618      	mov	r0, r3
 80193da:	f001 fde7 	bl	801afac <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 80193de:	4b0d      	ldr	r3, [pc, #52]	@ (8019414 <RegionEU868LinkAdrReq+0x240>)
 80193e0:	681b      	ldr	r3, [r3, #0]
 80193e2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80193e4:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80193e8:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 80193ec:	68bb      	ldr	r3, [r7, #8]
 80193ee:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80193f0:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 80193f4:	687b      	ldr	r3, [r7, #4]
 80193f6:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80193f8:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80193fc:	683b      	ldr	r3, [r7, #0]
 80193fe:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8019400:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8019402:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8019406:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8019408:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 801940c:	4618      	mov	r0, r3
 801940e:	374c      	adds	r7, #76	@ 0x4c
 8019410:	46bd      	mov	sp, r7
 8019412:	bd90      	pop	{r4, r7, pc}
 8019414:	200020fc 	.word	0x200020fc

08019418 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8019418:	b580      	push	{r7, lr}
 801941a:	b084      	sub	sp, #16
 801941c:	af00      	add	r7, sp, #0
 801941e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8019420:	2307      	movs	r3, #7
 8019422:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019424:	2300      	movs	r3, #0
 8019426:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8019428:	687b      	ldr	r3, [r7, #4]
 801942a:	685b      	ldr	r3, [r3, #4]
 801942c:	f107 020e 	add.w	r2, r7, #14
 8019430:	4611      	mov	r1, r2
 8019432:	4618      	mov	r0, r3
 8019434:	f7ff f8de 	bl	80185f4 <VerifyRfFreq>
 8019438:	4603      	mov	r3, r0
 801943a:	f083 0301 	eor.w	r3, r3, #1
 801943e:	b2db      	uxtb	r3, r3
 8019440:	2b00      	cmp	r3, #0
 8019442:	d003      	beq.n	801944c <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8019444:	7bfb      	ldrb	r3, [r7, #15]
 8019446:	f023 0301 	bic.w	r3, r3, #1
 801944a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801944c:	687b      	ldr	r3, [r7, #4]
 801944e:	f993 3000 	ldrsb.w	r3, [r3]
 8019452:	2207      	movs	r2, #7
 8019454:	2100      	movs	r1, #0
 8019456:	4618      	mov	r0, r3
 8019458:	f7fe fb47 	bl	8017aea <RegionCommonValueInRange>
 801945c:	4603      	mov	r3, r0
 801945e:	2b00      	cmp	r3, #0
 8019460:	d103      	bne.n	801946a <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8019462:	7bfb      	ldrb	r3, [r7, #15]
 8019464:	f023 0302 	bic.w	r3, r3, #2
 8019468:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019470:	2205      	movs	r2, #5
 8019472:	2100      	movs	r1, #0
 8019474:	4618      	mov	r0, r3
 8019476:	f7fe fb38 	bl	8017aea <RegionCommonValueInRange>
 801947a:	4603      	mov	r3, r0
 801947c:	2b00      	cmp	r3, #0
 801947e:	d103      	bne.n	8019488 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8019480:	7bfb      	ldrb	r3, [r7, #15]
 8019482:	f023 0304 	bic.w	r3, r3, #4
 8019486:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 8019488:	7bfb      	ldrb	r3, [r7, #15]
}
 801948a:	4618      	mov	r0, r3
 801948c:	3710      	adds	r7, #16
 801948e:	46bd      	mov	sp, r7
 8019490:	bd80      	pop	{r7, pc}
	...

08019494 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8019494:	b580      	push	{r7, lr}
 8019496:	b086      	sub	sp, #24
 8019498:	af00      	add	r7, sp, #0
 801949a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801949c:	2303      	movs	r3, #3
 801949e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	681b      	ldr	r3, [r3, #0]
 80194a4:	681b      	ldr	r3, [r3, #0]
 80194a6:	2b00      	cmp	r3, #0
 80194a8:	d114      	bne.n	80194d4 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80194b0:	b2db      	uxtb	r3, r3
 80194b2:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 80194b4:	f107 0308 	add.w	r3, r7, #8
 80194b8:	4618      	mov	r0, r3
 80194ba:	f000 f9ff 	bl	80198bc <RegionEU868ChannelsRemove>
 80194be:	4603      	mov	r3, r0
 80194c0:	f083 0301 	eor.w	r3, r3, #1
 80194c4:	b2db      	uxtb	r3, r3
 80194c6:	2b00      	cmp	r3, #0
 80194c8:	d03b      	beq.n	8019542 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 80194ca:	7dfb      	ldrb	r3, [r7, #23]
 80194cc:	f023 0303 	bic.w	r3, r3, #3
 80194d0:	75fb      	strb	r3, [r7, #23]
 80194d2:	e036      	b.n	8019542 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	681b      	ldr	r3, [r3, #0]
 80194d8:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80194e0:	b2db      	uxtb	r3, r3
 80194e2:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 80194e4:	f107 030c 	add.w	r3, r7, #12
 80194e8:	4618      	mov	r0, r3
 80194ea:	f000 f945 	bl	8019778 <RegionEU868ChannelAdd>
 80194ee:	4603      	mov	r3, r0
 80194f0:	2b06      	cmp	r3, #6
 80194f2:	d820      	bhi.n	8019536 <RegionEU868NewChannelReq+0xa2>
 80194f4:	a201      	add	r2, pc, #4	@ (adr r2, 80194fc <RegionEU868NewChannelReq+0x68>)
 80194f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80194fa:	bf00      	nop
 80194fc:	08019541 	.word	0x08019541
 8019500:	08019537 	.word	0x08019537
 8019504:	08019537 	.word	0x08019537
 8019508:	08019537 	.word	0x08019537
 801950c:	08019519 	.word	0x08019519
 8019510:	08019523 	.word	0x08019523
 8019514:	0801952d 	.word	0x0801952d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8019518:	7dfb      	ldrb	r3, [r7, #23]
 801951a:	f023 0301 	bic.w	r3, r3, #1
 801951e:	75fb      	strb	r3, [r7, #23]
                break;
 8019520:	e00f      	b.n	8019542 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8019522:	7dfb      	ldrb	r3, [r7, #23]
 8019524:	f023 0302 	bic.w	r3, r3, #2
 8019528:	75fb      	strb	r3, [r7, #23]
                break;
 801952a:	e00a      	b.n	8019542 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801952c:	7dfb      	ldrb	r3, [r7, #23]
 801952e:	f023 0303 	bic.w	r3, r3, #3
 8019532:	75fb      	strb	r3, [r7, #23]
                break;
 8019534:	e005      	b.n	8019542 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8019536:	7dfb      	ldrb	r3, [r7, #23]
 8019538:	f023 0303 	bic.w	r3, r3, #3
 801953c:	75fb      	strb	r3, [r7, #23]
                break;
 801953e:	e000      	b.n	8019542 <RegionEU868NewChannelReq+0xae>
                break;
 8019540:	bf00      	nop
            }
        }
    }

    return status;
 8019542:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019546:	4618      	mov	r0, r3
 8019548:	3718      	adds	r7, #24
 801954a:	46bd      	mov	sp, r7
 801954c:	bd80      	pop	{r7, pc}
 801954e:	bf00      	nop

08019550 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8019550:	b480      	push	{r7}
 8019552:	b083      	sub	sp, #12
 8019554:	af00      	add	r7, sp, #0
 8019556:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8019558:	f04f 33ff 	mov.w	r3, #4294967295
}
 801955c:	4618      	mov	r0, r3
 801955e:	370c      	adds	r7, #12
 8019560:	46bd      	mov	sp, r7
 8019562:	bc80      	pop	{r7}
 8019564:	4770      	bx	lr
	...

08019568 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8019568:	b580      	push	{r7, lr}
 801956a:	b084      	sub	sp, #16
 801956c:	af00      	add	r7, sp, #0
 801956e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8019570:	2303      	movs	r3, #3
 8019572:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019574:	2300      	movs	r3, #0
 8019576:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 8019578:	687b      	ldr	r3, [r7, #4]
 801957a:	781b      	ldrb	r3, [r3, #0]
 801957c:	2b0f      	cmp	r3, #15
 801957e:	d901      	bls.n	8019584 <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 8019580:	2300      	movs	r3, #0
 8019582:	e035      	b.n	80195f0 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8019584:	687b      	ldr	r3, [r7, #4]
 8019586:	685b      	ldr	r3, [r3, #4]
 8019588:	f107 020e 	add.w	r2, r7, #14
 801958c:	4611      	mov	r1, r2
 801958e:	4618      	mov	r0, r3
 8019590:	f7ff f830 	bl	80185f4 <VerifyRfFreq>
 8019594:	4603      	mov	r3, r0
 8019596:	f083 0301 	eor.w	r3, r3, #1
 801959a:	b2db      	uxtb	r3, r3
 801959c:	2b00      	cmp	r3, #0
 801959e:	d003      	beq.n	80195a8 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 80195a0:	7bfb      	ldrb	r3, [r7, #15]
 80195a2:	f023 0301 	bic.w	r3, r3, #1
 80195a6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 80195a8:	4b13      	ldr	r3, [pc, #76]	@ (80195f8 <RegionEU868DlChannelReq+0x90>)
 80195aa:	681a      	ldr	r2, [r3, #0]
 80195ac:	687b      	ldr	r3, [r7, #4]
 80195ae:	781b      	ldrb	r3, [r3, #0]
 80195b0:	4619      	mov	r1, r3
 80195b2:	460b      	mov	r3, r1
 80195b4:	005b      	lsls	r3, r3, #1
 80195b6:	440b      	add	r3, r1
 80195b8:	009b      	lsls	r3, r3, #2
 80195ba:	4413      	add	r3, r2
 80195bc:	681b      	ldr	r3, [r3, #0]
 80195be:	2b00      	cmp	r3, #0
 80195c0:	d103      	bne.n	80195ca <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 80195c2:	7bfb      	ldrb	r3, [r7, #15]
 80195c4:	f023 0302 	bic.w	r3, r3, #2
 80195c8:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 80195ca:	7bfb      	ldrb	r3, [r7, #15]
 80195cc:	2b03      	cmp	r3, #3
 80195ce:	d10d      	bne.n	80195ec <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 80195d0:	4b09      	ldr	r3, [pc, #36]	@ (80195f8 <RegionEU868DlChannelReq+0x90>)
 80195d2:	6819      	ldr	r1, [r3, #0]
 80195d4:	687b      	ldr	r3, [r7, #4]
 80195d6:	781b      	ldrb	r3, [r3, #0]
 80195d8:	4618      	mov	r0, r3
 80195da:	687b      	ldr	r3, [r7, #4]
 80195dc:	685a      	ldr	r2, [r3, #4]
 80195de:	4603      	mov	r3, r0
 80195e0:	005b      	lsls	r3, r3, #1
 80195e2:	4403      	add	r3, r0
 80195e4:	009b      	lsls	r3, r3, #2
 80195e6:	440b      	add	r3, r1
 80195e8:	3304      	adds	r3, #4
 80195ea:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 80195ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80195f0:	4618      	mov	r0, r3
 80195f2:	3710      	adds	r7, #16
 80195f4:	46bd      	mov	sp, r7
 80195f6:	bd80      	pop	{r7, pc}
 80195f8:	200020fc 	.word	0x200020fc

080195fc <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80195fc:	b480      	push	{r7}
 80195fe:	b083      	sub	sp, #12
 8019600:	af00      	add	r7, sp, #0
 8019602:	4603      	mov	r3, r0
 8019604:	460a      	mov	r2, r1
 8019606:	71fb      	strb	r3, [r7, #7]
 8019608:	4613      	mov	r3, r2
 801960a:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 801960c:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8019610:	4618      	mov	r0, r3
 8019612:	370c      	adds	r7, #12
 8019614:	46bd      	mov	sp, r7
 8019616:	bc80      	pop	{r7}
 8019618:	4770      	bx	lr
	...

0801961c <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801961c:	b580      	push	{r7, lr}
 801961e:	b09a      	sub	sp, #104	@ 0x68
 8019620:	af02      	add	r7, sp, #8
 8019622:	60f8      	str	r0, [r7, #12]
 8019624:	60b9      	str	r1, [r7, #8]
 8019626:	607a      	str	r2, [r7, #4]
 8019628:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 801962a:	2300      	movs	r3, #0
 801962c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8019630:	2300      	movs	r3, #0
 8019632:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8019636:	2300      	movs	r3, #0
 8019638:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801963a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801963e:	2200      	movs	r2, #0
 8019640:	601a      	str	r2, [r3, #0]
 8019642:	605a      	str	r2, [r3, #4]
 8019644:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8019646:	230c      	movs	r3, #12
 8019648:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 801964c:	2307      	movs	r3, #7
 801964e:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8019650:	4b47      	ldr	r3, [pc, #284]	@ (8019770 <RegionEU868NextChannel+0x154>)
 8019652:	681b      	ldr	r3, [r3, #0]
 8019654:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019658:	2201      	movs	r2, #1
 801965a:	2100      	movs	r1, #0
 801965c:	4618      	mov	r0, r3
 801965e:	f7fe fa95 	bl	8017b8c <RegionCommonCountChannels>
 8019662:	4603      	mov	r3, r0
 8019664:	2b00      	cmp	r3, #0
 8019666:	d10a      	bne.n	801967e <RegionEU868NextChannel+0x62>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8019668:	4b41      	ldr	r3, [pc, #260]	@ (8019770 <RegionEU868NextChannel+0x154>)
 801966a:	681b      	ldr	r3, [r3, #0]
 801966c:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 8019670:	4b3f      	ldr	r3, [pc, #252]	@ (8019770 <RegionEU868NextChannel+0x154>)
 8019672:	681b      	ldr	r3, [r3, #0]
 8019674:	f042 0207 	orr.w	r2, r2, #7
 8019678:	b292      	uxth	r2, r2
 801967a:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801967e:	68fb      	ldr	r3, [r7, #12]
 8019680:	7a5b      	ldrb	r3, [r3, #9]
 8019682:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8019684:	68fb      	ldr	r3, [r7, #12]
 8019686:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801968a:	b2db      	uxtb	r3, r3
 801968c:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801968e:	4b38      	ldr	r3, [pc, #224]	@ (8019770 <RegionEU868NextChannel+0x154>)
 8019690:	681b      	ldr	r3, [r3, #0]
 8019692:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019696:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8019698:	4b35      	ldr	r3, [pc, #212]	@ (8019770 <RegionEU868NextChannel+0x154>)
 801969a:	681b      	ldr	r3, [r3, #0]
 801969c:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 801969e:	4b35      	ldr	r3, [pc, #212]	@ (8019774 <RegionEU868NextChannel+0x158>)
 80196a0:	681b      	ldr	r3, [r3, #0]
 80196a2:	623b      	str	r3, [r7, #32]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 80196a4:	2310      	movs	r3, #16
 80196a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 80196a8:	f107 0312 	add.w	r3, r7, #18
 80196ac:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80196ae:	68fb      	ldr	r3, [r7, #12]
 80196b0:	681b      	ldr	r3, [r3, #0]
 80196b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80196b4:	68fb      	ldr	r3, [r7, #12]
 80196b6:	685b      	ldr	r3, [r3, #4]
 80196b8:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80196ba:	68fb      	ldr	r3, [r7, #12]
 80196bc:	7a9b      	ldrb	r3, [r3, #10]
 80196be:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 80196c2:	2306      	movs	r3, #6
 80196c4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80196c8:	68fa      	ldr	r2, [r7, #12]
 80196ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80196ce:	320c      	adds	r2, #12
 80196d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80196d4:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80196d8:	68fb      	ldr	r3, [r7, #12]
 80196da:	7d1b      	ldrb	r3, [r3, #20]
 80196dc:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	8adb      	ldrh	r3, [r3, #22]
 80196ea:	4619      	mov	r1, r3
 80196ec:	4610      	mov	r0, r2
 80196ee:	f7fe fff7 	bl	80186e0 <GetTimeOnAir>
 80196f2:	4603      	mov	r3, r0
 80196f4:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80196f6:	f107 0314 	add.w	r3, r7, #20
 80196fa:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80196fc:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8019700:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8019704:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8019708:	687b      	ldr	r3, [r7, #4]
 801970a:	9301      	str	r3, [sp, #4]
 801970c:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8019710:	9300      	str	r3, [sp, #0]
 8019712:	460b      	mov	r3, r1
 8019714:	6839      	ldr	r1, [r7, #0]
 8019716:	f7fe fe50 	bl	80183ba <RegionCommonIdentifyChannels>
 801971a:	4603      	mov	r3, r0
 801971c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8019720:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019724:	2b00      	cmp	r3, #0
 8019726:	d10e      	bne.n	8019746 <RegionEU868NextChannel+0x12a>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8019728:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 801972c:	3b01      	subs	r3, #1
 801972e:	4619      	mov	r1, r3
 8019730:	2000      	movs	r0, #0
 8019732:	f001 fbe9 	bl	801af08 <randr>
 8019736:	4603      	mov	r3, r0
 8019738:	3360      	adds	r3, #96	@ 0x60
 801973a:	443b      	add	r3, r7
 801973c:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8019740:	68bb      	ldr	r3, [r7, #8]
 8019742:	701a      	strb	r2, [r3, #0]
 8019744:	e00e      	b.n	8019764 <RegionEU868NextChannel+0x148>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8019746:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801974a:	2b0c      	cmp	r3, #12
 801974c:	d10a      	bne.n	8019764 <RegionEU868NextChannel+0x148>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801974e:	4b08      	ldr	r3, [pc, #32]	@ (8019770 <RegionEU868NextChannel+0x154>)
 8019750:	681b      	ldr	r3, [r3, #0]
 8019752:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 8019756:	4b06      	ldr	r3, [pc, #24]	@ (8019770 <RegionEU868NextChannel+0x154>)
 8019758:	681b      	ldr	r3, [r3, #0]
 801975a:	f042 0207 	orr.w	r2, r2, #7
 801975e:	b292      	uxth	r2, r2
 8019760:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    }
    return status;
 8019764:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8019768:	4618      	mov	r0, r3
 801976a:	3760      	adds	r7, #96	@ 0x60
 801976c:	46bd      	mov	sp, r7
 801976e:	bd80      	pop	{r7, pc}
 8019770:	200020fc 	.word	0x200020fc
 8019774:	200020f8 	.word	0x200020f8

08019778 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8019778:	b580      	push	{r7, lr}
 801977a:	b084      	sub	sp, #16
 801977c:	af00      	add	r7, sp, #0
 801977e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8019780:	2300      	movs	r3, #0
 8019782:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8019784:	2300      	movs	r3, #0
 8019786:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8019788:	2300      	movs	r3, #0
 801978a:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	791b      	ldrb	r3, [r3, #4]
 8019790:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8019792:	7b7b      	ldrb	r3, [r7, #13]
 8019794:	2b02      	cmp	r3, #2
 8019796:	d801      	bhi.n	801979c <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019798:	2306      	movs	r3, #6
 801979a:	e089      	b.n	80198b0 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801979c:	7b7b      	ldrb	r3, [r7, #13]
 801979e:	2b0f      	cmp	r3, #15
 80197a0:	d901      	bls.n	80197a6 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80197a2:	2303      	movs	r3, #3
 80197a4:	e084      	b.n	80198b0 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80197a6:	687b      	ldr	r3, [r7, #4]
 80197a8:	681b      	ldr	r3, [r3, #0]
 80197aa:	7a1b      	ldrb	r3, [r3, #8]
 80197ac:	f343 0303 	sbfx	r3, r3, #0, #4
 80197b0:	b25b      	sxtb	r3, r3
 80197b2:	2207      	movs	r2, #7
 80197b4:	2100      	movs	r1, #0
 80197b6:	4618      	mov	r0, r3
 80197b8:	f7fe f997 	bl	8017aea <RegionCommonValueInRange>
 80197bc:	4603      	mov	r3, r0
 80197be:	2b00      	cmp	r3, #0
 80197c0:	d101      	bne.n	80197c6 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 80197c2:	2301      	movs	r3, #1
 80197c4:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80197c6:	687b      	ldr	r3, [r7, #4]
 80197c8:	681b      	ldr	r3, [r3, #0]
 80197ca:	7a1b      	ldrb	r3, [r3, #8]
 80197cc:	f343 1303 	sbfx	r3, r3, #4, #4
 80197d0:	b25b      	sxtb	r3, r3
 80197d2:	2207      	movs	r2, #7
 80197d4:	2100      	movs	r1, #0
 80197d6:	4618      	mov	r0, r3
 80197d8:	f7fe f987 	bl	8017aea <RegionCommonValueInRange>
 80197dc:	4603      	mov	r3, r0
 80197de:	2b00      	cmp	r3, #0
 80197e0:	d101      	bne.n	80197e6 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 80197e2:	2301      	movs	r3, #1
 80197e4:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80197e6:	687b      	ldr	r3, [r7, #4]
 80197e8:	681b      	ldr	r3, [r3, #0]
 80197ea:	7a1b      	ldrb	r3, [r3, #8]
 80197ec:	f343 0303 	sbfx	r3, r3, #0, #4
 80197f0:	b25a      	sxtb	r2, r3
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	681b      	ldr	r3, [r3, #0]
 80197f6:	7a1b      	ldrb	r3, [r3, #8]
 80197f8:	f343 1303 	sbfx	r3, r3, #4, #4
 80197fc:	b25b      	sxtb	r3, r3
 80197fe:	429a      	cmp	r2, r3
 8019800:	dd01      	ble.n	8019806 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8019802:	2301      	movs	r3, #1
 8019804:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8019806:	7bbb      	ldrb	r3, [r7, #14]
 8019808:	f083 0301 	eor.w	r3, r3, #1
 801980c:	b2db      	uxtb	r3, r3
 801980e:	2b00      	cmp	r3, #0
 8019810:	d010      	beq.n	8019834 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8019812:	687b      	ldr	r3, [r7, #4]
 8019814:	681b      	ldr	r3, [r3, #0]
 8019816:	681b      	ldr	r3, [r3, #0]
 8019818:	f107 020c 	add.w	r2, r7, #12
 801981c:	4611      	mov	r1, r2
 801981e:	4618      	mov	r0, r3
 8019820:	f7fe fee8 	bl	80185f4 <VerifyRfFreq>
 8019824:	4603      	mov	r3, r0
 8019826:	f083 0301 	eor.w	r3, r3, #1
 801982a:	b2db      	uxtb	r3, r3
 801982c:	2b00      	cmp	r3, #0
 801982e:	d001      	beq.n	8019834 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8019830:	2301      	movs	r3, #1
 8019832:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8019834:	7bfb      	ldrb	r3, [r7, #15]
 8019836:	2b00      	cmp	r3, #0
 8019838:	d004      	beq.n	8019844 <RegionEU868ChannelAdd+0xcc>
 801983a:	7bbb      	ldrb	r3, [r7, #14]
 801983c:	2b00      	cmp	r3, #0
 801983e:	d001      	beq.n	8019844 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8019840:	2306      	movs	r3, #6
 8019842:	e035      	b.n	80198b0 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8019844:	7bfb      	ldrb	r3, [r7, #15]
 8019846:	2b00      	cmp	r3, #0
 8019848:	d001      	beq.n	801984e <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801984a:	2305      	movs	r3, #5
 801984c:	e030      	b.n	80198b0 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 801984e:	7bbb      	ldrb	r3, [r7, #14]
 8019850:	2b00      	cmp	r3, #0
 8019852:	d001      	beq.n	8019858 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8019854:	2304      	movs	r3, #4
 8019856:	e02b      	b.n	80198b0 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8019858:	4b17      	ldr	r3, [pc, #92]	@ (80198b8 <RegionEU868ChannelAdd+0x140>)
 801985a:	6819      	ldr	r1, [r3, #0]
 801985c:	7b7a      	ldrb	r2, [r7, #13]
 801985e:	4613      	mov	r3, r2
 8019860:	005b      	lsls	r3, r3, #1
 8019862:	4413      	add	r3, r2
 8019864:	009b      	lsls	r3, r3, #2
 8019866:	18c8      	adds	r0, r1, r3
 8019868:	687b      	ldr	r3, [r7, #4]
 801986a:	681b      	ldr	r3, [r3, #0]
 801986c:	220c      	movs	r2, #12
 801986e:	4619      	mov	r1, r3
 8019870:	f001 fb61 	bl	801af36 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 8019874:	4b10      	ldr	r3, [pc, #64]	@ (80198b8 <RegionEU868ChannelAdd+0x140>)
 8019876:	6819      	ldr	r1, [r3, #0]
 8019878:	7b7a      	ldrb	r2, [r7, #13]
 801987a:	7b38      	ldrb	r0, [r7, #12]
 801987c:	4613      	mov	r3, r2
 801987e:	005b      	lsls	r3, r3, #1
 8019880:	4413      	add	r3, r2
 8019882:	009b      	lsls	r3, r3, #2
 8019884:	440b      	add	r3, r1
 8019886:	3309      	adds	r3, #9
 8019888:	4602      	mov	r2, r0
 801988a:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 801988c:	4b0a      	ldr	r3, [pc, #40]	@ (80198b8 <RegionEU868ChannelAdd+0x140>)
 801988e:	681b      	ldr	r3, [r3, #0]
 8019890:	f8b3 3480 	ldrh.w	r3, [r3, #1152]	@ 0x480
 8019894:	b21a      	sxth	r2, r3
 8019896:	7b7b      	ldrb	r3, [r7, #13]
 8019898:	2101      	movs	r1, #1
 801989a:	fa01 f303 	lsl.w	r3, r1, r3
 801989e:	b21b      	sxth	r3, r3
 80198a0:	4313      	orrs	r3, r2
 80198a2:	b21a      	sxth	r2, r3
 80198a4:	4b04      	ldr	r3, [pc, #16]	@ (80198b8 <RegionEU868ChannelAdd+0x140>)
 80198a6:	681b      	ldr	r3, [r3, #0]
 80198a8:	b292      	uxth	r2, r2
 80198aa:	f8a3 2480 	strh.w	r2, [r3, #1152]	@ 0x480
    return LORAMAC_STATUS_OK;
 80198ae:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80198b0:	4618      	mov	r0, r3
 80198b2:	3710      	adds	r7, #16
 80198b4:	46bd      	mov	sp, r7
 80198b6:	bd80      	pop	{r7, pc}
 80198b8:	200020fc 	.word	0x200020fc

080198bc <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 80198bc:	b580      	push	{r7, lr}
 80198be:	b086      	sub	sp, #24
 80198c0:	af00      	add	r7, sp, #0
 80198c2:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 80198c4:	687b      	ldr	r3, [r7, #4]
 80198c6:	781b      	ldrb	r3, [r3, #0]
 80198c8:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80198ca:	7dfb      	ldrb	r3, [r7, #23]
 80198cc:	2b02      	cmp	r3, #2
 80198ce:	d801      	bhi.n	80198d4 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 80198d0:	2300      	movs	r3, #0
 80198d2:	e016      	b.n	8019902 <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 80198d4:	4b0d      	ldr	r3, [pc, #52]	@ (801990c <RegionEU868ChannelsRemove+0x50>)
 80198d6:	6819      	ldr	r1, [r3, #0]
 80198d8:	7dfa      	ldrb	r2, [r7, #23]
 80198da:	4613      	mov	r3, r2
 80198dc:	005b      	lsls	r3, r3, #1
 80198de:	4413      	add	r3, r2
 80198e0:	009b      	lsls	r3, r3, #2
 80198e2:	440b      	add	r3, r1
 80198e4:	461a      	mov	r2, r3
 80198e6:	2300      	movs	r3, #0
 80198e8:	6013      	str	r3, [r2, #0]
 80198ea:	6053      	str	r3, [r2, #4]
 80198ec:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 80198ee:	4b07      	ldr	r3, [pc, #28]	@ (801990c <RegionEU868ChannelsRemove+0x50>)
 80198f0:	681b      	ldr	r3, [r3, #0]
 80198f2:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 80198f6:	7df9      	ldrb	r1, [r7, #23]
 80198f8:	2210      	movs	r2, #16
 80198fa:	4618      	mov	r0, r3
 80198fc:	f7fe f912 	bl	8017b24 <RegionCommonChanDisable>
 8019900:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8019902:	4618      	mov	r0, r3
 8019904:	3718      	adds	r7, #24
 8019906:	46bd      	mov	sp, r7
 8019908:	bd80      	pop	{r7, pc}
 801990a:	bf00      	nop
 801990c:	200020fc 	.word	0x200020fc

08019910 <RegionEU868SetContinuousWave>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8019910:	b590      	push	{r4, r7, lr}
 8019912:	b085      	sub	sp, #20
 8019914:	af00      	add	r7, sp, #0
 8019916:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    int8_t txPowerLimited = RegionCommonLimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower );
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801991e:	4b20      	ldr	r3, [pc, #128]	@ (80199a0 <RegionEU868SetContinuousWave+0x90>)
 8019920:	681a      	ldr	r2, [r3, #0]
 8019922:	4b20      	ldr	r3, [pc, #128]	@ (80199a4 <RegionEU868SetContinuousWave+0x94>)
 8019924:	6819      	ldr	r1, [r3, #0]
 8019926:	687b      	ldr	r3, [r7, #4]
 8019928:	781b      	ldrb	r3, [r3, #0]
 801992a:	461c      	mov	r4, r3
 801992c:	4623      	mov	r3, r4
 801992e:	005b      	lsls	r3, r3, #1
 8019930:	4423      	add	r3, r4
 8019932:	009b      	lsls	r3, r3, #2
 8019934:	440b      	add	r3, r1
 8019936:	3309      	adds	r3, #9
 8019938:	781b      	ldrb	r3, [r3, #0]
 801993a:	4619      	mov	r1, r3
 801993c:	460b      	mov	r3, r1
 801993e:	005b      	lsls	r3, r3, #1
 8019940:	440b      	add	r3, r1
 8019942:	00db      	lsls	r3, r3, #3
 8019944:	4413      	add	r3, r2
 8019946:	3302      	adds	r3, #2
 8019948:	f993 3000 	ldrsb.w	r3, [r3]
 801994c:	4619      	mov	r1, r3
 801994e:	f7fe fdd4 	bl	80184fa <RegionCommonLimitTxPower>
 8019952:	4603      	mov	r3, r0
 8019954:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8019956:	2300      	movs	r3, #0
 8019958:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 801995a:	4b12      	ldr	r3, [pc, #72]	@ (80199a4 <RegionEU868SetContinuousWave+0x94>)
 801995c:	681a      	ldr	r2, [r3, #0]
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	781b      	ldrb	r3, [r3, #0]
 8019962:	4619      	mov	r1, r3
 8019964:	460b      	mov	r3, r1
 8019966:	005b      	lsls	r3, r3, #1
 8019968:	440b      	add	r3, r1
 801996a:	009b      	lsls	r3, r3, #2
 801996c:	4413      	add	r3, r2
 801996e:	681b      	ldr	r3, [r3, #0]
 8019970:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8019972:	687b      	ldr	r3, [r7, #4]
 8019974:	6859      	ldr	r1, [r3, #4]
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	689a      	ldr	r2, [r3, #8]
 801997a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801997e:	4618      	mov	r0, r3
 8019980:	f7fe fc2c 	bl	80181dc <RegionCommonComputeTxPower>
 8019984:	4603      	mov	r3, r0
 8019986:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8019988:	4b07      	ldr	r3, [pc, #28]	@ (80199a8 <RegionEU868SetContinuousWave+0x98>)
 801998a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801998c:	687a      	ldr	r2, [r7, #4]
 801998e:	8992      	ldrh	r2, [r2, #12]
 8019990:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8019994:	68b8      	ldr	r0, [r7, #8]
 8019996:	4798      	blx	r3
#endif /* REGION_EU868 */
}
 8019998:	bf00      	nop
 801999a:	3714      	adds	r7, #20
 801999c:	46bd      	mov	sp, r7
 801999e:	bd90      	pop	{r4, r7, pc}
 80199a0:	200020f8 	.word	0x200020f8
 80199a4:	200020fc 	.word	0x200020fc
 80199a8:	08023bb4 	.word	0x08023bb4

080199ac <RegionEU868ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80199ac:	b480      	push	{r7}
 80199ae:	b085      	sub	sp, #20
 80199b0:	af00      	add	r7, sp, #0
 80199b2:	4603      	mov	r3, r0
 80199b4:	71fb      	strb	r3, [r7, #7]
 80199b6:	460b      	mov	r3, r1
 80199b8:	71bb      	strb	r3, [r7, #6]
 80199ba:	4613      	mov	r3, r2
 80199bc:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 80199be:	79ba      	ldrb	r2, [r7, #6]
 80199c0:	797b      	ldrb	r3, [r7, #5]
 80199c2:	1ad3      	subs	r3, r2, r3
 80199c4:	b2db      	uxtb	r3, r3
 80199c6:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80199c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80199cc:	2b00      	cmp	r3, #0
 80199ce:	da01      	bge.n	80199d4 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 80199d0:	2300      	movs	r3, #0
 80199d2:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 80199d4:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 80199d6:	4618      	mov	r0, r3
 80199d8:	3714      	adds	r7, #20
 80199da:	46bd      	mov	sp, r7
 80199dc:	bc80      	pop	{r7}
 80199de:	4770      	bx	lr

080199e0 <LimitTxPower>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 80199e0:	b580      	push	{r7, lr}
 80199e2:	b084      	sub	sp, #16
 80199e4:	af00      	add	r7, sp, #0
 80199e6:	603b      	str	r3, [r7, #0]
 80199e8:	4603      	mov	r3, r0
 80199ea:	71fb      	strb	r3, [r7, #7]
 80199ec:	460b      	mov	r3, r1
 80199ee:	71bb      	strb	r3, [r7, #6]
 80199f0:	4613      	mov	r3, r2
 80199f2:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 80199f4:	79fb      	ldrb	r3, [r7, #7]
 80199f6:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 80199f8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80199fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019a00:	4611      	mov	r1, r2
 8019a02:	4618      	mov	r0, r3
 8019a04:	f7fe fd79 	bl	80184fa <RegionCommonLimitTxPower>
 8019a08:	4603      	mov	r3, r0
 8019a0a:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8019a0c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8019a10:	2b04      	cmp	r3, #4
 8019a12:	d106      	bne.n	8019a22 <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8019a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019a18:	2b02      	cmp	r3, #2
 8019a1a:	bfb8      	it	lt
 8019a1c:	2302      	movlt	r3, #2
 8019a1e:	73fb      	strb	r3, [r7, #15]
 8019a20:	e00d      	b.n	8019a3e <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8019a22:	2204      	movs	r2, #4
 8019a24:	2100      	movs	r1, #0
 8019a26:	6838      	ldr	r0, [r7, #0]
 8019a28:	f7fe f8b0 	bl	8017b8c <RegionCommonCountChannels>
 8019a2c:	4603      	mov	r3, r0
 8019a2e:	2b31      	cmp	r3, #49	@ 0x31
 8019a30:	d805      	bhi.n	8019a3e <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8019a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019a36:	2b05      	cmp	r3, #5
 8019a38:	bfb8      	it	lt
 8019a3a:	2305      	movlt	r3, #5
 8019a3c:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8019a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019a42:	4618      	mov	r0, r3
 8019a44:	3710      	adds	r7, #16
 8019a46:	46bd      	mov	sp, r7
 8019a48:	bd80      	pop	{r7, pc}
	...

08019a4c <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8019a4c:	b580      	push	{r7, lr}
 8019a4e:	b082      	sub	sp, #8
 8019a50:	af00      	add	r7, sp, #0
 8019a52:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8019a54:	4b18      	ldr	r3, [pc, #96]	@ (8019ab8 <VerifyRfFreq+0x6c>)
 8019a56:	6a1b      	ldr	r3, [r3, #32]
 8019a58:	6878      	ldr	r0, [r7, #4]
 8019a5a:	4798      	blx	r3
 8019a5c:	4603      	mov	r3, r0
 8019a5e:	f083 0301 	eor.w	r3, r3, #1
 8019a62:	b2db      	uxtb	r3, r3
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d001      	beq.n	8019a6c <VerifyRfFreq+0x20>
    {
        return false;
 8019a68:	2300      	movs	r3, #0
 8019a6a:	e021      	b.n	8019ab0 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	4a13      	ldr	r2, [pc, #76]	@ (8019abc <VerifyRfFreq+0x70>)
 8019a70:	4293      	cmp	r3, r2
 8019a72:	d910      	bls.n	8019a96 <VerifyRfFreq+0x4a>
 8019a74:	687b      	ldr	r3, [r7, #4]
 8019a76:	4a12      	ldr	r2, [pc, #72]	@ (8019ac0 <VerifyRfFreq+0x74>)
 8019a78:	4293      	cmp	r3, r2
 8019a7a:	d80c      	bhi.n	8019a96 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8019a7c:	687a      	ldr	r2, [r7, #4]
 8019a7e:	4b11      	ldr	r3, [pc, #68]	@ (8019ac4 <VerifyRfFreq+0x78>)
 8019a80:	4413      	add	r3, r2
 8019a82:	4a11      	ldr	r2, [pc, #68]	@ (8019ac8 <VerifyRfFreq+0x7c>)
 8019a84:	fba2 1203 	umull	r1, r2, r2, r3
 8019a88:	0c92      	lsrs	r2, r2, #18
 8019a8a:	4910      	ldr	r1, [pc, #64]	@ (8019acc <VerifyRfFreq+0x80>)
 8019a8c:	fb01 f202 	mul.w	r2, r1, r2
 8019a90:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8019a92:	2a00      	cmp	r2, #0
 8019a94:	d001      	beq.n	8019a9a <VerifyRfFreq+0x4e>
    {
        return false;
 8019a96:	2300      	movs	r3, #0
 8019a98:	e00a      	b.n	8019ab0 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8019a9a:	687b      	ldr	r3, [r7, #4]
 8019a9c:	4a0c      	ldr	r2, [pc, #48]	@ (8019ad0 <VerifyRfFreq+0x84>)
 8019a9e:	4293      	cmp	r3, r2
 8019aa0:	d903      	bls.n	8019aaa <VerifyRfFreq+0x5e>
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	4a06      	ldr	r2, [pc, #24]	@ (8019ac0 <VerifyRfFreq+0x74>)
 8019aa6:	4293      	cmp	r3, r2
 8019aa8:	d901      	bls.n	8019aae <VerifyRfFreq+0x62>
    {
        return false;
 8019aaa:	2300      	movs	r3, #0
 8019aac:	e000      	b.n	8019ab0 <VerifyRfFreq+0x64>
    }
    return true;
 8019aae:	2301      	movs	r3, #1
}
 8019ab0:	4618      	mov	r0, r3
 8019ab2:	3708      	adds	r7, #8
 8019ab4:	46bd      	mov	sp, r7
 8019ab6:	bd80      	pop	{r7, pc}
 8019ab8:	08023bb4 	.word	0x08023bb4
 8019abc:	3708709f 	.word	0x3708709f
 8019ac0:	374886e0 	.word	0x374886e0
 8019ac4:	c8f78f60 	.word	0xc8f78f60
 8019ac8:	6fd91d85 	.word	0x6fd91d85
 8019acc:	000927c0 	.word	0x000927c0
 8019ad0:	35c8015f 	.word	0x35c8015f

08019ad4 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8019ad4:	b590      	push	{r4, r7, lr}
 8019ad6:	b089      	sub	sp, #36	@ 0x24
 8019ad8:	af04      	add	r7, sp, #16
 8019ada:	4603      	mov	r3, r0
 8019adc:	460a      	mov	r2, r1
 8019ade:	71fb      	strb	r3, [r7, #7]
 8019ae0:	4613      	mov	r3, r2
 8019ae2:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8019ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019ae8:	4a0f      	ldr	r2, [pc, #60]	@ (8019b28 <GetTimeOnAir+0x54>)
 8019aea:	5cd3      	ldrb	r3, [r2, r3]
 8019aec:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 8019aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019af2:	490e      	ldr	r1, [pc, #56]	@ (8019b2c <GetTimeOnAir+0x58>)
 8019af4:	4618      	mov	r0, r3
 8019af6:	f7fe fd15 	bl	8018524 <RegionCommonGetBandwidth>
 8019afa:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8019afc:	4b0c      	ldr	r3, [pc, #48]	@ (8019b30 <GetTimeOnAir+0x5c>)
 8019afe:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8019b00:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8019b04:	88bb      	ldrh	r3, [r7, #4]
 8019b06:	b2db      	uxtb	r3, r3
 8019b08:	2101      	movs	r1, #1
 8019b0a:	9103      	str	r1, [sp, #12]
 8019b0c:	9302      	str	r3, [sp, #8]
 8019b0e:	2300      	movs	r3, #0
 8019b10:	9301      	str	r3, [sp, #4]
 8019b12:	2308      	movs	r3, #8
 8019b14:	9300      	str	r3, [sp, #0]
 8019b16:	2301      	movs	r3, #1
 8019b18:	68b9      	ldr	r1, [r7, #8]
 8019b1a:	2001      	movs	r0, #1
 8019b1c:	47a0      	blx	r4
 8019b1e:	4603      	mov	r3, r0
}
 8019b20:	4618      	mov	r0, r3
 8019b22:	3714      	adds	r7, #20
 8019b24:	46bd      	mov	sp, r7
 8019b26:	bd90      	pop	{r4, r7, pc}
 8019b28:	08023b30 	.word	0x08023b30
 8019b2c:	08023b40 	.word	0x08023b40
 8019b30:	08023bb4 	.word	0x08023bb4

08019b34 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8019b34:	b580      	push	{r7, lr}
 8019b36:	b088      	sub	sp, #32
 8019b38:	af00      	add	r7, sp, #0
 8019b3a:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8019b3c:	2300      	movs	r3, #0
 8019b3e:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 8019b40:	687b      	ldr	r3, [r7, #4]
 8019b42:	781b      	ldrb	r3, [r3, #0]
 8019b44:	3b01      	subs	r3, #1
 8019b46:	2b38      	cmp	r3, #56	@ 0x38
 8019b48:	f200 813c 	bhi.w	8019dc4 <RegionUS915GetPhyParam+0x290>
 8019b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8019b54 <RegionUS915GetPhyParam+0x20>)
 8019b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019b52:	bf00      	nop
 8019b54:	08019c39 	.word	0x08019c39
 8019b58:	08019c3f 	.word	0x08019c3f
 8019b5c:	08019dc5 	.word	0x08019dc5
 8019b60:	08019dc5 	.word	0x08019dc5
 8019b64:	08019dc5 	.word	0x08019dc5
 8019b68:	08019c45 	.word	0x08019c45
 8019b6c:	08019dc5 	.word	0x08019dc5
 8019b70:	08019c7f 	.word	0x08019c7f
 8019b74:	08019dc5 	.word	0x08019dc5
 8019b78:	08019c85 	.word	0x08019c85
 8019b7c:	08019c8b 	.word	0x08019c8b
 8019b80:	08019c91 	.word	0x08019c91
 8019b84:	08019c97 	.word	0x08019c97
 8019b88:	08019ca7 	.word	0x08019ca7
 8019b8c:	08019cb7 	.word	0x08019cb7
 8019b90:	08019cbd 	.word	0x08019cbd
 8019b94:	08019cc5 	.word	0x08019cc5
 8019b98:	08019ccd 	.word	0x08019ccd
 8019b9c:	08019cd5 	.word	0x08019cd5
 8019ba0:	08019cdd 	.word	0x08019cdd
 8019ba4:	08019ce5 	.word	0x08019ce5
 8019ba8:	08019ced 	.word	0x08019ced
 8019bac:	08019d01 	.word	0x08019d01
 8019bb0:	08019d07 	.word	0x08019d07
 8019bb4:	08019d0d 	.word	0x08019d0d
 8019bb8:	08019d13 	.word	0x08019d13
 8019bbc:	08019d1f 	.word	0x08019d1f
 8019bc0:	08019d2b 	.word	0x08019d2b
 8019bc4:	08019d31 	.word	0x08019d31
 8019bc8:	08019d39 	.word	0x08019d39
 8019bcc:	08019d3f 	.word	0x08019d3f
 8019bd0:	08019d45 	.word	0x08019d45
 8019bd4:	08019d4b 	.word	0x08019d4b
 8019bd8:	08019c4b 	.word	0x08019c4b
 8019bdc:	08019dc5 	.word	0x08019dc5
 8019be0:	08019dc5 	.word	0x08019dc5
 8019be4:	08019dc5 	.word	0x08019dc5
 8019be8:	08019dc5 	.word	0x08019dc5
 8019bec:	08019dc5 	.word	0x08019dc5
 8019bf0:	08019dc5 	.word	0x08019dc5
 8019bf4:	08019dc5 	.word	0x08019dc5
 8019bf8:	08019dc5 	.word	0x08019dc5
 8019bfc:	08019dc5 	.word	0x08019dc5
 8019c00:	08019dc5 	.word	0x08019dc5
 8019c04:	08019dc5 	.word	0x08019dc5
 8019c08:	08019dc5 	.word	0x08019dc5
 8019c0c:	08019dc5 	.word	0x08019dc5
 8019c10:	08019d53 	.word	0x08019d53
 8019c14:	08019d67 	.word	0x08019d67
 8019c18:	08019d75 	.word	0x08019d75
 8019c1c:	08019d7b 	.word	0x08019d7b
 8019c20:	08019dc5 	.word	0x08019dc5
 8019c24:	08019d81 	.word	0x08019d81
 8019c28:	08019d95 	.word	0x08019d95
 8019c2c:	08019d9b 	.word	0x08019d9b
 8019c30:	08019da1 	.word	0x08019da1
 8019c34:	08019db1 	.word	0x08019db1
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 8019c38:	2308      	movs	r3, #8
 8019c3a:	61bb      	str	r3, [r7, #24]
            break;
 8019c3c:	e0c3      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8019c3e:	2300      	movs	r3, #0
 8019c40:	61bb      	str	r3, [r7, #24]
            break;
 8019c42:	e0c0      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8019c44:	2300      	movs	r3, #0
 8019c46:	61bb      	str	r3, [r7, #24]
            break;
 8019c48:	e0bd      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8019c4a:	687b      	ldr	r3, [r7, #4]
 8019c4c:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019c50:	733b      	strb	r3, [r7, #12]
 8019c52:	2304      	movs	r3, #4
 8019c54:	737b      	strb	r3, [r7, #13]
 8019c56:	2300      	movs	r3, #0
 8019c58:	73bb      	strb	r3, [r7, #14]
 8019c5a:	2348      	movs	r3, #72	@ 0x48
 8019c5c:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8019c5e:	4b5d      	ldr	r3, [pc, #372]	@ (8019dd4 <RegionUS915GetPhyParam+0x2a0>)
 8019c60:	681b      	ldr	r3, [r3, #0]
 8019c62:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019c66:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8019c68:	4b5a      	ldr	r3, [pc, #360]	@ (8019dd4 <RegionUS915GetPhyParam+0x2a0>)
 8019c6a:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8019c6c:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8019c6e:	f107 030c 	add.w	r3, r7, #12
 8019c72:	4618      	mov	r0, r3
 8019c74:	f7fe fc03 	bl	801847e <RegionCommonGetNextLowerTxDr>
 8019c78:	4603      	mov	r3, r0
 8019c7a:	61bb      	str	r3, [r7, #24]
            break;
 8019c7c:	e0a3      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8019c7e:	2300      	movs	r3, #0
 8019c80:	61bb      	str	r3, [r7, #24]
            break;
 8019c82:	e0a0      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8019c84:	2300      	movs	r3, #0
 8019c86:	61bb      	str	r3, [r7, #24]
            break;
 8019c88:	e09d      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8019c8a:	2340      	movs	r3, #64	@ 0x40
 8019c8c:	61bb      	str	r3, [r7, #24]
            break;
 8019c8e:	e09a      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8019c90:	2320      	movs	r3, #32
 8019c92:	61bb      	str	r3, [r7, #24]
            break;
 8019c94:	e097      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019c9c:	461a      	mov	r2, r3
 8019c9e:	4b4e      	ldr	r3, [pc, #312]	@ (8019dd8 <RegionUS915GetPhyParam+0x2a4>)
 8019ca0:	5c9b      	ldrb	r3, [r3, r2]
 8019ca2:	61bb      	str	r3, [r7, #24]
            break;
 8019ca4:	e08f      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 8019ca6:	687b      	ldr	r3, [r7, #4]
 8019ca8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019cac:	461a      	mov	r2, r3
 8019cae:	4b4b      	ldr	r3, [pc, #300]	@ (8019ddc <RegionUS915GetPhyParam+0x2a8>)
 8019cb0:	5c9b      	ldrb	r3, [r3, r2]
 8019cb2:	61bb      	str	r3, [r7, #24]
            break;
 8019cb4:	e087      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	61bb      	str	r3, [r7, #24]
            break;
 8019cba:	e084      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8019cbc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8019cc0:	61bb      	str	r3, [r7, #24]
            break;
 8019cc2:	e080      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8019cc4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8019cc8:	61bb      	str	r3, [r7, #24]
            break;
 8019cca:	e07c      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8019ccc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8019cd0:	61bb      	str	r3, [r7, #24]
            break;
 8019cd2:	e078      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8019cd4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8019cd8:	61bb      	str	r3, [r7, #24]
            break;
 8019cda:	e074      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8019cdc:	f241 7370 	movw	r3, #6000	@ 0x1770
 8019ce0:	61bb      	str	r3, [r7, #24]
            break;
 8019ce2:	e070      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_MAX_FCNT_GAP;
 8019ce4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8019ce8:	61bb      	str	r3, [r7, #24]
            break;
 8019cea:	e06c      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_ACK_TIMEOUT + randr( -REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND, REGION_COMMON_DEFAULT_ACK_TIMEOUT_RND ) );
 8019cec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8019cf0:	483b      	ldr	r0, [pc, #236]	@ (8019de0 <RegionUS915GetPhyParam+0x2ac>)
 8019cf2:	f001 f909 	bl	801af08 <randr>
 8019cf6:	4603      	mov	r3, r0
 8019cf8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8019cfc:	61bb      	str	r3, [r7, #24]
            break;
 8019cfe:	e062      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
            break;
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8019d00:	2300      	movs	r3, #0
 8019d02:	61bb      	str	r3, [r7, #24]
            break;
 8019d04:	e05f      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8019d06:	4b37      	ldr	r3, [pc, #220]	@ (8019de4 <RegionUS915GetPhyParam+0x2b0>)
 8019d08:	61bb      	str	r3, [r7, #24]
            break;
 8019d0a:	e05c      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8019d0c:	2308      	movs	r3, #8
 8019d0e:	61bb      	str	r3, [r7, #24]
            break;
 8019d10:	e059      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8019d12:	4b30      	ldr	r3, [pc, #192]	@ (8019dd4 <RegionUS915GetPhyParam+0x2a0>)
 8019d14:	681b      	ldr	r3, [r3, #0]
 8019d16:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8019d1a:	61bb      	str	r3, [r7, #24]
            break;
 8019d1c:	e053      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8019d1e:	4b2d      	ldr	r3, [pc, #180]	@ (8019dd4 <RegionUS915GetPhyParam+0x2a0>)
 8019d20:	681b      	ldr	r3, [r3, #0]
 8019d22:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8019d26:	61bb      	str	r3, [r7, #24]
            break;
 8019d28:	e04d      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 8019d2a:	2348      	movs	r3, #72	@ 0x48
 8019d2c:	61bb      	str	r3, [r7, #24]
            break;
 8019d2e:	e04a      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8019d30:	4b28      	ldr	r3, [pc, #160]	@ (8019dd4 <RegionUS915GetPhyParam+0x2a0>)
 8019d32:	681b      	ldr	r3, [r3, #0]
 8019d34:	61bb      	str	r3, [r7, #24]
            break;
 8019d36:	e046      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 8019d38:	2300      	movs	r3, #0
 8019d3a:	61bb      	str	r3, [r7, #24]
            break;
 8019d3c:	e043      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8019d3e:	2300      	movs	r3, #0
 8019d40:	61bb      	str	r3, [r7, #24]
            break;
 8019d42:	e040      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 8019d44:	4b28      	ldr	r3, [pc, #160]	@ (8019de8 <RegionUS915GetPhyParam+0x2b4>)
 8019d46:	61bb      	str	r3, [r7, #24]
            break;
 8019d48:	e03d      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8019d4a:	f04f 0300 	mov.w	r3, #0
 8019d4e:	61bb      	str	r3, [r7, #24]
            break;
 8019d50:	e039      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019d52:	687b      	ldr	r3, [r7, #4]
 8019d54:	791b      	ldrb	r3, [r3, #4]
 8019d56:	4a25      	ldr	r2, [pc, #148]	@ (8019dec <RegionUS915GetPhyParam+0x2b8>)
 8019d58:	4922      	ldr	r1, [pc, #136]	@ (8019de4 <RegionUS915GetPhyParam+0x2b0>)
 8019d5a:	4618      	mov	r0, r3
 8019d5c:	f7fd fcf1 	bl	8017742 <RegionBaseUSCalcDownlinkFrequency>
 8019d60:	4603      	mov	r3, r0
 8019d62:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8019d64:	e02f      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8019d66:	2317      	movs	r3, #23
 8019d68:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 8019d6a:	2305      	movs	r3, #5
 8019d6c:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 8019d6e:	2303      	movs	r3, #3
 8019d70:	76bb      	strb	r3, [r7, #26]
            break;
 8019d72:	e028      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8019d74:	2308      	movs	r3, #8
 8019d76:	61bb      	str	r3, [r7, #24]
            break;
 8019d78:	e025      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8019d7a:	2308      	movs	r3, #8
 8019d7c:	61bb      	str	r3, [r7, #24]
            break;
 8019d7e:	e022      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8019d80:	687b      	ldr	r3, [r7, #4]
 8019d82:	791b      	ldrb	r3, [r3, #4]
 8019d84:	4a19      	ldr	r2, [pc, #100]	@ (8019dec <RegionUS915GetPhyParam+0x2b8>)
 8019d86:	4917      	ldr	r1, [pc, #92]	@ (8019de4 <RegionUS915GetPhyParam+0x2b0>)
 8019d88:	4618      	mov	r0, r3
 8019d8a:	f7fd fcda 	bl	8017742 <RegionBaseUSCalcDownlinkFrequency>
 8019d8e:	4603      	mov	r3, r0
 8019d90:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8019d92:	e018      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8019d94:	2308      	movs	r3, #8
 8019d96:	61bb      	str	r3, [r7, #24]
            break;
 8019d98:	e015      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8019d9a:	2308      	movs	r3, #8
 8019d9c:	61bb      	str	r3, [r7, #24]
            break;
 8019d9e:	e012      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8019da0:	687b      	ldr	r3, [r7, #4]
 8019da2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019da6:	461a      	mov	r2, r3
 8019da8:	4b11      	ldr	r3, [pc, #68]	@ (8019df0 <RegionUS915GetPhyParam+0x2bc>)
 8019daa:	5c9b      	ldrb	r3, [r3, r2]
 8019dac:	61bb      	str	r3, [r7, #24]
            break;
 8019dae:	e00a      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019db6:	490f      	ldr	r1, [pc, #60]	@ (8019df4 <RegionUS915GetPhyParam+0x2c0>)
 8019db8:	4618      	mov	r0, r3
 8019dba:	f7fe fbb3 	bl	8018524 <RegionCommonGetBandwidth>
 8019dbe:	4603      	mov	r3, r0
 8019dc0:	61bb      	str	r3, [r7, #24]
            break;
 8019dc2:	e000      	b.n	8019dc6 <RegionUS915GetPhyParam+0x292>
        }
        default:
        {
            break;
 8019dc4:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 8019dc6:	69bb      	ldr	r3, [r7, #24]
 8019dc8:	61fb      	str	r3, [r7, #28]
 8019dca:	69fb      	ldr	r3, [r7, #28]
}
 8019dcc:	4618      	mov	r0, r3
 8019dce:	3720      	adds	r7, #32
 8019dd0:	46bd      	mov	sp, r7
 8019dd2:	bd80      	pop	{r7, pc}
 8019dd4:	20002104 	.word	0x20002104
 8019dd8:	08023b94 	.word	0x08023b94
 8019ddc:	08023ba4 	.word	0x08023ba4
 8019de0:	fffffc18 	.word	0xfffffc18
 8019de4:	370870a0 	.word	0x370870a0
 8019de8:	4200999a 	.word	0x4200999a
 8019dec:	000927c0 	.word	0x000927c0
 8019df0:	08023b30 	.word	0x08023b30
 8019df4:	08023b40 	.word	0x08023b40

08019df8 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8019df8:	b590      	push	{r4, r7, lr}
 8019dfa:	b085      	sub	sp, #20
 8019dfc:	af02      	add	r7, sp, #8
 8019dfe:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8019e00:	4b11      	ldr	r3, [pc, #68]	@ (8019e48 <RegionUS915SetBandTxDone+0x50>)
 8019e02:	681a      	ldr	r2, [r3, #0]
 8019e04:	4b11      	ldr	r3, [pc, #68]	@ (8019e4c <RegionUS915SetBandTxDone+0x54>)
 8019e06:	6819      	ldr	r1, [r3, #0]
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	781b      	ldrb	r3, [r3, #0]
 8019e0c:	4618      	mov	r0, r3
 8019e0e:	4603      	mov	r3, r0
 8019e10:	005b      	lsls	r3, r3, #1
 8019e12:	4403      	add	r3, r0
 8019e14:	009b      	lsls	r3, r3, #2
 8019e16:	440b      	add	r3, r1
 8019e18:	3309      	adds	r3, #9
 8019e1a:	781b      	ldrb	r3, [r3, #0]
 8019e1c:	4619      	mov	r1, r3
 8019e1e:	460b      	mov	r3, r1
 8019e20:	005b      	lsls	r3, r3, #1
 8019e22:	440b      	add	r3, r1
 8019e24:	00db      	lsls	r3, r3, #3
 8019e26:	18d0      	adds	r0, r2, r3
 8019e28:	687b      	ldr	r3, [r7, #4]
 8019e2a:	6899      	ldr	r1, [r3, #8]
 8019e2c:	687b      	ldr	r3, [r7, #4]
 8019e2e:	785c      	ldrb	r4, [r3, #1]
 8019e30:	687b      	ldr	r3, [r7, #4]
 8019e32:	691a      	ldr	r2, [r3, #16]
 8019e34:	9200      	str	r2, [sp, #0]
 8019e36:	68db      	ldr	r3, [r3, #12]
 8019e38:	4622      	mov	r2, r4
 8019e3a:	f7fd fef9 	bl	8017c30 <RegionCommonSetBandTxDone>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 8019e3e:	bf00      	nop
 8019e40:	370c      	adds	r7, #12
 8019e42:	46bd      	mov	sp, r7
 8019e44:	bd90      	pop	{r4, r7, pc}
 8019e46:	bf00      	nop
 8019e48:	20002100 	.word	0x20002100
 8019e4c:	20002104 	.word	0x20002104

08019e50 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8019e50:	b580      	push	{r7, lr}
 8019e52:	b08a      	sub	sp, #40	@ 0x28
 8019e54:	af00      	add	r7, sp, #0
 8019e56:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 8019e58:	2301      	movs	r3, #1
 8019e5a:	81bb      	strh	r3, [r7, #12]
 8019e5c:	2300      	movs	r3, #0
 8019e5e:	73bb      	strb	r3, [r7, #14]
 8019e60:	2300      	movs	r3, #0
 8019e62:	613b      	str	r3, [r7, #16]
 8019e64:	2300      	movs	r3, #0
 8019e66:	617b      	str	r3, [r7, #20]
 8019e68:	2300      	movs	r3, #0
 8019e6a:	61bb      	str	r3, [r7, #24]
 8019e6c:	2300      	movs	r3, #0
 8019e6e:	61fb      	str	r3, [r7, #28]
 8019e70:	2300      	movs	r3, #0
 8019e72:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 8019e76:	687b      	ldr	r3, [r7, #4]
 8019e78:	7a1b      	ldrb	r3, [r3, #8]
 8019e7a:	2b00      	cmp	r3, #0
 8019e7c:	d007      	beq.n	8019e8e <RegionUS915InitDefaults+0x3e>
 8019e7e:	2b00      	cmp	r3, #0
 8019e80:	f2c0 8106 	blt.w	801a090 <RegionUS915InitDefaults+0x240>
 8019e84:	3b01      	subs	r3, #1
 8019e86:	2b01      	cmp	r3, #1
 8019e88:	f200 8102 	bhi.w	801a090 <RegionUS915InitDefaults+0x240>
 8019e8c:	e0ce      	b.n	801a02c <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8019e8e:	687b      	ldr	r3, [r7, #4]
 8019e90:	681b      	ldr	r3, [r3, #0]
 8019e92:	2b00      	cmp	r3, #0
 8019e94:	f000 80fe 	beq.w	801a094 <RegionUS915InitDefaults+0x244>
 8019e98:	687b      	ldr	r3, [r7, #4]
 8019e9a:	685b      	ldr	r3, [r3, #4]
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	f000 80f9 	beq.w	801a094 <RegionUS915InitDefaults+0x244>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8019ea2:	687b      	ldr	r3, [r7, #4]
 8019ea4:	681b      	ldr	r3, [r3, #0]
 8019ea6:	4a7d      	ldr	r2, [pc, #500]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 8019ea8:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	685b      	ldr	r3, [r3, #4]
 8019eae:	4a7c      	ldr	r2, [pc, #496]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019eb0:	6013      	str	r3, [r2, #0]

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8019eb2:	4b7a      	ldr	r3, [pc, #488]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 8019eb4:	681b      	ldr	r3, [r3, #0]
 8019eb6:	2200      	movs	r2, #0
 8019eb8:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8019ebc:	4b77      	ldr	r3, [pc, #476]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 8019ebe:	681b      	ldr	r3, [r3, #0]
 8019ec0:	2200      	movs	r2, #0
 8019ec2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8019ec6:	4b75      	ldr	r3, [pc, #468]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 8019ec8:	681b      	ldr	r3, [r3, #0]
 8019eca:	4618      	mov	r0, r3
 8019ecc:	f107 030c 	add.w	r3, r7, #12
 8019ed0:	2218      	movs	r2, #24
 8019ed2:	4619      	mov	r1, r3
 8019ed4:	f001 f82f 	bl	801af36 <memcpy1>
            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8019ed8:	2300      	movs	r3, #0
 8019eda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019ede:	e02e      	b.n	8019f3e <RegionUS915InitDefaults+0xee>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 8019ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019ee4:	4a6f      	ldr	r2, [pc, #444]	@ (801a0a4 <RegionUS915InitDefaults+0x254>)
 8019ee6:	fb03 f202 	mul.w	r2, r3, r2
 8019eea:	4b6f      	ldr	r3, [pc, #444]	@ (801a0a8 <RegionUS915InitDefaults+0x258>)
 8019eec:	4413      	add	r3, r2
 8019eee:	4a6c      	ldr	r2, [pc, #432]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019ef0:	6811      	ldr	r1, [r2, #0]
 8019ef2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019ef6:	4618      	mov	r0, r3
 8019ef8:	4613      	mov	r3, r2
 8019efa:	005b      	lsls	r3, r3, #1
 8019efc:	4413      	add	r3, r2
 8019efe:	009b      	lsls	r3, r3, #2
 8019f00:	440b      	add	r3, r1
 8019f02:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8019f04:	4b66      	ldr	r3, [pc, #408]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019f06:	6819      	ldr	r1, [r3, #0]
 8019f08:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019f0c:	4613      	mov	r3, r2
 8019f0e:	005b      	lsls	r3, r3, #1
 8019f10:	4413      	add	r3, r2
 8019f12:	009b      	lsls	r3, r3, #2
 8019f14:	440b      	add	r3, r1
 8019f16:	3308      	adds	r3, #8
 8019f18:	2230      	movs	r2, #48	@ 0x30
 8019f1a:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8019f1c:	4b60      	ldr	r3, [pc, #384]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019f1e:	6819      	ldr	r1, [r3, #0]
 8019f20:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8019f24:	4613      	mov	r3, r2
 8019f26:	005b      	lsls	r3, r3, #1
 8019f28:	4413      	add	r3, r2
 8019f2a:	009b      	lsls	r3, r3, #2
 8019f2c:	440b      	add	r3, r1
 8019f2e:	3309      	adds	r3, #9
 8019f30:	2200      	movs	r2, #0
 8019f32:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8019f34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019f38:	3301      	adds	r3, #1
 8019f3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8019f3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019f42:	2b3f      	cmp	r3, #63	@ 0x3f
 8019f44:	d9cc      	bls.n	8019ee0 <RegionUS915InitDefaults+0x90>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8019f46:	2340      	movs	r3, #64	@ 0x40
 8019f48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019f4c:	e02f      	b.n	8019fae <RegionUS915InitDefaults+0x15e>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8019f4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019f52:	3b40      	subs	r3, #64	@ 0x40
 8019f54:	4a55      	ldr	r2, [pc, #340]	@ (801a0ac <RegionUS915InitDefaults+0x25c>)
 8019f56:	fb03 f202 	mul.w	r2, r3, r2
 8019f5a:	4b55      	ldr	r3, [pc, #340]	@ (801a0b0 <RegionUS915InitDefaults+0x260>)
 8019f5c:	4413      	add	r3, r2
 8019f5e:	4a50      	ldr	r2, [pc, #320]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019f60:	6811      	ldr	r1, [r2, #0]
 8019f62:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019f66:	4618      	mov	r0, r3
 8019f68:	4613      	mov	r3, r2
 8019f6a:	005b      	lsls	r3, r3, #1
 8019f6c:	4413      	add	r3, r2
 8019f6e:	009b      	lsls	r3, r3, #2
 8019f70:	440b      	add	r3, r1
 8019f72:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8019f74:	4b4a      	ldr	r3, [pc, #296]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019f76:	6819      	ldr	r1, [r3, #0]
 8019f78:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019f7c:	4613      	mov	r3, r2
 8019f7e:	005b      	lsls	r3, r3, #1
 8019f80:	4413      	add	r3, r2
 8019f82:	009b      	lsls	r3, r3, #2
 8019f84:	440b      	add	r3, r1
 8019f86:	3308      	adds	r3, #8
 8019f88:	2244      	movs	r2, #68	@ 0x44
 8019f8a:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 8019f8c:	4b44      	ldr	r3, [pc, #272]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019f8e:	6819      	ldr	r1, [r3, #0]
 8019f90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8019f94:	4613      	mov	r3, r2
 8019f96:	005b      	lsls	r3, r3, #1
 8019f98:	4413      	add	r3, r2
 8019f9a:	009b      	lsls	r3, r3, #2
 8019f9c:	440b      	add	r3, r1
 8019f9e:	3309      	adds	r3, #9
 8019fa0:	2200      	movs	r2, #0
 8019fa2:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8019fa4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019fa8:	3301      	adds	r3, #1
 8019faa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8019fae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8019fb2:	2b47      	cmp	r3, #71	@ 0x47
 8019fb4:	d9cb      	bls.n	8019f4e <RegionUS915InitDefaults+0xfe>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8019fb6:	4b3a      	ldr	r3, [pc, #232]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019fb8:	681b      	ldr	r3, [r3, #0]
 8019fba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019fbe:	f8a3 248c 	strh.w	r2, [r3, #1164]	@ 0x48c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8019fc2:	4b37      	ldr	r3, [pc, #220]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019fc4:	681b      	ldr	r3, [r3, #0]
 8019fc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019fca:	f8a3 248e 	strh.w	r2, [r3, #1166]	@ 0x48e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 8019fce:	4b34      	ldr	r3, [pc, #208]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019fd0:	681b      	ldr	r3, [r3, #0]
 8019fd2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019fd6:	f8a3 2490 	strh.w	r2, [r3, #1168]	@ 0x490
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 8019fda:	4b31      	ldr	r3, [pc, #196]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019fdc:	681b      	ldr	r3, [r3, #0]
 8019fde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019fe2:	f8a3 2492 	strh.w	r2, [r3, #1170]	@ 0x492
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 8019fe6:	4b2e      	ldr	r3, [pc, #184]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019fe8:	681b      	ldr	r3, [r3, #0]
 8019fea:	22ff      	movs	r2, #255	@ 0xff
 8019fec:	f8a3 2494 	strh.w	r2, [r3, #1172]	@ 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 8019ff0:	4b2b      	ldr	r3, [pc, #172]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019ff2:	681b      	ldr	r3, [r3, #0]
 8019ff4:	2200      	movs	r2, #0
 8019ff6:	f8a3 2496 	strh.w	r2, [r3, #1174]	@ 0x496
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8019ffa:	4b29      	ldr	r3, [pc, #164]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 8019ffc:	681b      	ldr	r3, [r3, #0]
 8019ffe:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801a002:	4b27      	ldr	r3, [pc, #156]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 801a004:	681b      	ldr	r3, [r3, #0]
 801a006:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801a00a:	2206      	movs	r2, #6
 801a00c:	4619      	mov	r1, r3
 801a00e:	f7fd fde9 	bl	8017be4 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a012:	4b22      	ldr	r3, [pc, #136]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 801a014:	681b      	ldr	r3, [r3, #0]
 801a016:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801a01a:	4b21      	ldr	r3, [pc, #132]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 801a01c:	681b      	ldr	r3, [r3, #0]
 801a01e:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801a022:	2206      	movs	r2, #6
 801a024:	4619      	mov	r1, r3
 801a026:	f7fd fddd 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 801a02a:	e034      	b.n	801a096 <RegionUS915InitDefaults+0x246>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801a02c:	4b1c      	ldr	r3, [pc, #112]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 801a02e:	681b      	ldr	r3, [r3, #0]
 801a030:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801a034:	4b1a      	ldr	r3, [pc, #104]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 801a036:	681b      	ldr	r3, [r3, #0]
 801a038:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 801a03c:	2206      	movs	r2, #6
 801a03e:	4619      	mov	r1, r3
 801a040:	f7fd fdd0 	bl	8017be4 <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a044:	2300      	movs	r3, #0
 801a046:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a04a:	e01c      	b.n	801a086 <RegionUS915InitDefaults+0x236>
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            for( uint8_t i = 0; i < 6; i++ )
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a04c:	4b13      	ldr	r3, [pc, #76]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 801a04e:	681b      	ldr	r3, [r3, #0]
 801a050:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a054:	3248      	adds	r2, #72	@ 0x48
 801a056:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a05a:	4b11      	ldr	r3, [pc, #68]	@ (801a0a0 <RegionUS915InitDefaults+0x250>)
 801a05c:	681b      	ldr	r3, [r3, #0]
 801a05e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a062:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a066:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a06a:	4b0c      	ldr	r3, [pc, #48]	@ (801a09c <RegionUS915InitDefaults+0x24c>)
 801a06c:	681b      	ldr	r3, [r3, #0]
 801a06e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 801a072:	4001      	ands	r1, r0
 801a074:	b289      	uxth	r1, r1
 801a076:	3248      	adds	r2, #72	@ 0x48
 801a078:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a07c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a080:	3301      	adds	r3, #1
 801a082:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801a086:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a08a:	2b05      	cmp	r3, #5
 801a08c:	d9de      	bls.n	801a04c <RegionUS915InitDefaults+0x1fc>
            }
            break;
 801a08e:	e002      	b.n	801a096 <RegionUS915InitDefaults+0x246>
        }
        default:
        {
            break;
 801a090:	bf00      	nop
 801a092:	e000      	b.n	801a096 <RegionUS915InitDefaults+0x246>
                return;
 801a094:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801a096:	3728      	adds	r7, #40	@ 0x28
 801a098:	46bd      	mov	sp, r7
 801a09a:	bd80      	pop	{r7, pc}
 801a09c:	20002100 	.word	0x20002100
 801a0a0:	20002104 	.word	0x20002104
 801a0a4:	00030d40 	.word	0x00030d40
 801a0a8:	35c80160 	.word	0x35c80160
 801a0ac:	00186a00 	.word	0x00186a00
 801a0b0:	35d2afc0 	.word	0x35d2afc0

0801a0b4 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801a0b4:	b580      	push	{r7, lr}
 801a0b6:	b082      	sub	sp, #8
 801a0b8:	af00      	add	r7, sp, #0
 801a0ba:	6078      	str	r0, [r7, #4]
 801a0bc:	460b      	mov	r3, r1
 801a0be:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 801a0c0:	78fb      	ldrb	r3, [r7, #3]
 801a0c2:	2b0f      	cmp	r3, #15
 801a0c4:	d858      	bhi.n	801a178 <RegionUS915Verify+0xc4>
 801a0c6:	a201      	add	r2, pc, #4	@ (adr r2, 801a0cc <RegionUS915Verify+0x18>)
 801a0c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0cc:	0801a10d 	.word	0x0801a10d
 801a0d0:	0801a179 	.word	0x0801a179
 801a0d4:	0801a179 	.word	0x0801a179
 801a0d8:	0801a179 	.word	0x0801a179
 801a0dc:	0801a179 	.word	0x0801a179
 801a0e0:	0801a11b 	.word	0x0801a11b
 801a0e4:	0801a11b 	.word	0x0801a11b
 801a0e8:	0801a139 	.word	0x0801a139
 801a0ec:	0801a179 	.word	0x0801a179
 801a0f0:	0801a157 	.word	0x0801a157
 801a0f4:	0801a157 	.word	0x0801a157
 801a0f8:	0801a179 	.word	0x0801a179
 801a0fc:	0801a179 	.word	0x0801a179
 801a100:	0801a179 	.word	0x0801a179
 801a104:	0801a179 	.word	0x0801a179
 801a108:	0801a175 	.word	0x0801a175
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801a10c:	687b      	ldr	r3, [r7, #4]
 801a10e:	681b      	ldr	r3, [r3, #0]
 801a110:	4618      	mov	r0, r3
 801a112:	f7ff fc9b 	bl	8019a4c <VerifyRfFreq>
 801a116:	4603      	mov	r3, r0
 801a118:	e02f      	b.n	801a17a <RegionUS915Verify+0xc6>
        }
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	f993 3000 	ldrsb.w	r3, [r3]
 801a120:	2204      	movs	r2, #4
 801a122:	2100      	movs	r1, #0
 801a124:	4618      	mov	r0, r3
 801a126:	f7fd fce0 	bl	8017aea <RegionCommonValueInRange>
 801a12a:	4603      	mov	r3, r0
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	bf14      	ite	ne
 801a130:	2301      	movne	r3, #1
 801a132:	2300      	moveq	r3, #0
 801a134:	b2db      	uxtb	r3, r3
 801a136:	e020      	b.n	801a17a <RegionUS915Verify+0xc6>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	f993 3000 	ldrsb.w	r3, [r3]
 801a13e:	220d      	movs	r2, #13
 801a140:	2108      	movs	r1, #8
 801a142:	4618      	mov	r0, r3
 801a144:	f7fd fcd1 	bl	8017aea <RegionCommonValueInRange>
 801a148:	4603      	mov	r3, r0
 801a14a:	2b00      	cmp	r3, #0
 801a14c:	bf14      	ite	ne
 801a14e:	2301      	movne	r3, #1
 801a150:	2300      	moveq	r3, #0
 801a152:	b2db      	uxtb	r3, r3
 801a154:	e011      	b.n	801a17a <RegionUS915Verify+0xc6>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801a156:	687b      	ldr	r3, [r7, #4]
 801a158:	f993 3000 	ldrsb.w	r3, [r3]
 801a15c:	220e      	movs	r2, #14
 801a15e:	2100      	movs	r1, #0
 801a160:	4618      	mov	r0, r3
 801a162:	f7fd fcc2 	bl	8017aea <RegionCommonValueInRange>
 801a166:	4603      	mov	r3, r0
 801a168:	2b00      	cmp	r3, #0
 801a16a:	bf14      	ite	ne
 801a16c:	2301      	movne	r3, #1
 801a16e:	2300      	moveq	r3, #0
 801a170:	b2db      	uxtb	r3, r3
 801a172:	e002      	b.n	801a17a <RegionUS915Verify+0xc6>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801a174:	2300      	movs	r3, #0
 801a176:	e000      	b.n	801a17a <RegionUS915Verify+0xc6>
        }
        default:
            return false;
 801a178:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801a17a:	4618      	mov	r0, r3
 801a17c:	3708      	adds	r7, #8
 801a17e:	46bd      	mov	sp, r7
 801a180:	bd80      	pop	{r7, pc}
 801a182:	bf00      	nop

0801a184 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801a184:	b480      	push	{r7}
 801a186:	b085      	sub	sp, #20
 801a188:	af00      	add	r7, sp, #0
 801a18a:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801a18c:	687b      	ldr	r3, [r7, #4]
 801a18e:	791b      	ldrb	r3, [r3, #4]
 801a190:	2b10      	cmp	r3, #16
 801a192:	d160      	bne.n	801a256 <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	681b      	ldr	r3, [r3, #0]
 801a198:	330f      	adds	r3, #15
 801a19a:	781b      	ldrb	r3, [r3, #0]
 801a19c:	2b01      	cmp	r3, #1
 801a19e:	d15c      	bne.n	801a25a <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a1a0:	2300      	movs	r3, #0
 801a1a2:	73fb      	strb	r3, [r7, #15]
 801a1a4:	2300      	movs	r3, #0
 801a1a6:	73bb      	strb	r3, [r7, #14]
 801a1a8:	e051      	b.n	801a24e <RegionUS915ApplyCFList+0xca>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801a1aa:	687b      	ldr	r3, [r7, #4]
 801a1ac:	681a      	ldr	r2, [r3, #0]
 801a1ae:	7bbb      	ldrb	r3, [r7, #14]
 801a1b0:	4413      	add	r3, r2
 801a1b2:	7819      	ldrb	r1, [r3, #0]
 801a1b4:	4b2b      	ldr	r3, [pc, #172]	@ (801a264 <RegionUS915ApplyCFList+0xe0>)
 801a1b6:	681b      	ldr	r3, [r3, #0]
 801a1b8:	7bfa      	ldrb	r2, [r7, #15]
 801a1ba:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a1be:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801a1c2:	4b28      	ldr	r3, [pc, #160]	@ (801a264 <RegionUS915ApplyCFList+0xe0>)
 801a1c4:	681b      	ldr	r3, [r3, #0]
 801a1c6:	7bfa      	ldrb	r2, [r7, #15]
 801a1c8:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a1cc:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a1d0:	687b      	ldr	r3, [r7, #4]
 801a1d2:	681a      	ldr	r2, [r3, #0]
 801a1d4:	7bbb      	ldrb	r3, [r7, #14]
 801a1d6:	3301      	adds	r3, #1
 801a1d8:	4413      	add	r3, r2
 801a1da:	781b      	ldrb	r3, [r3, #0]
 801a1dc:	021b      	lsls	r3, r3, #8
 801a1de:	b299      	uxth	r1, r3
 801a1e0:	4b20      	ldr	r3, [pc, #128]	@ (801a264 <RegionUS915ApplyCFList+0xe0>)
 801a1e2:	681b      	ldr	r3, [r3, #0]
 801a1e4:	7bfa      	ldrb	r2, [r7, #15]
 801a1e6:	4301      	orrs	r1, r0
 801a1e8:	b289      	uxth	r1, r1
 801a1ea:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a1ee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801a1f2:	7bfb      	ldrb	r3, [r7, #15]
 801a1f4:	2b04      	cmp	r3, #4
 801a1f6:	d10f      	bne.n	801a218 <RegionUS915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801a1f8:	4b1a      	ldr	r3, [pc, #104]	@ (801a264 <RegionUS915ApplyCFList+0xe0>)
 801a1fa:	681b      	ldr	r3, [r3, #0]
 801a1fc:	7bfa      	ldrb	r2, [r7, #15]
 801a1fe:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a202:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a206:	4b17      	ldr	r3, [pc, #92]	@ (801a264 <RegionUS915ApplyCFList+0xe0>)
 801a208:	681b      	ldr	r3, [r3, #0]
 801a20a:	7bfa      	ldrb	r2, [r7, #15]
 801a20c:	b2c9      	uxtb	r1, r1
 801a20e:	b289      	uxth	r1, r1
 801a210:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a214:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801a218:	4b13      	ldr	r3, [pc, #76]	@ (801a268 <RegionUS915ApplyCFList+0xe4>)
 801a21a:	681b      	ldr	r3, [r3, #0]
 801a21c:	7bfa      	ldrb	r2, [r7, #15]
 801a21e:	3248      	adds	r2, #72	@ 0x48
 801a220:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a224:	4b0f      	ldr	r3, [pc, #60]	@ (801a264 <RegionUS915ApplyCFList+0xe0>)
 801a226:	681b      	ldr	r3, [r3, #0]
 801a228:	7bfa      	ldrb	r2, [r7, #15]
 801a22a:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a22e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a232:	4b0d      	ldr	r3, [pc, #52]	@ (801a268 <RegionUS915ApplyCFList+0xe4>)
 801a234:	681b      	ldr	r3, [r3, #0]
 801a236:	7bfa      	ldrb	r2, [r7, #15]
 801a238:	4001      	ands	r1, r0
 801a23a:	b289      	uxth	r1, r1
 801a23c:	3248      	adds	r2, #72	@ 0x48
 801a23e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801a242:	7bfb      	ldrb	r3, [r7, #15]
 801a244:	3301      	adds	r3, #1
 801a246:	73fb      	strb	r3, [r7, #15]
 801a248:	7bbb      	ldrb	r3, [r7, #14]
 801a24a:	3302      	adds	r3, #2
 801a24c:	73bb      	strb	r3, [r7, #14]
 801a24e:	7bfb      	ldrb	r3, [r7, #15]
 801a250:	2b04      	cmp	r3, #4
 801a252:	d9aa      	bls.n	801a1aa <RegionUS915ApplyCFList+0x26>
 801a254:	e002      	b.n	801a25c <RegionUS915ApplyCFList+0xd8>
        return;
 801a256:	bf00      	nop
 801a258:	e000      	b.n	801a25c <RegionUS915ApplyCFList+0xd8>
        return;
 801a25a:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801a25c:	3714      	adds	r7, #20
 801a25e:	46bd      	mov	sp, r7
 801a260:	bc80      	pop	{r7}
 801a262:	4770      	bx	lr
 801a264:	20002104 	.word	0x20002104
 801a268:	20002100 	.word	0x20002100

0801a26c <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801a26c:	b580      	push	{r7, lr}
 801a26e:	b084      	sub	sp, #16
 801a270:	af00      	add	r7, sp, #0
 801a272:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801a274:	687b      	ldr	r3, [r7, #4]
 801a276:	681b      	ldr	r3, [r3, #0]
 801a278:	2204      	movs	r2, #4
 801a27a:	2100      	movs	r1, #0
 801a27c:	4618      	mov	r0, r3
 801a27e:	f7fd fc85 	bl	8017b8c <RegionCommonCountChannels>
 801a282:	4603      	mov	r3, r0
 801a284:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801a286:	7bbb      	ldrb	r3, [r7, #14]
 801a288:	2b01      	cmp	r3, #1
 801a28a:	d804      	bhi.n	801a296 <RegionUS915ChanMaskSet+0x2a>
 801a28c:	7bbb      	ldrb	r3, [r7, #14]
 801a28e:	2b00      	cmp	r3, #0
 801a290:	d001      	beq.n	801a296 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801a292:	2300      	movs	r3, #0
 801a294:	e04c      	b.n	801a330 <RegionUS915ChanMaskSet+0xc4>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	791b      	ldrb	r3, [r3, #4]
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d002      	beq.n	801a2a4 <RegionUS915ChanMaskSet+0x38>
 801a29e:	2b01      	cmp	r3, #1
 801a2a0:	d038      	beq.n	801a314 <RegionUS915ChanMaskSet+0xa8>
 801a2a2:	e042      	b.n	801a32a <RegionUS915ChanMaskSet+0xbe>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a2a4:	4b24      	ldr	r3, [pc, #144]	@ (801a338 <RegionUS915ChanMaskSet+0xcc>)
 801a2a6:	681b      	ldr	r3, [r3, #0]
 801a2a8:	f503 6090 	add.w	r0, r3, #1152	@ 0x480
 801a2ac:	687b      	ldr	r3, [r7, #4]
 801a2ae:	681b      	ldr	r3, [r3, #0]
 801a2b0:	2206      	movs	r2, #6
 801a2b2:	4619      	mov	r1, r3
 801a2b4:	f7fd fc96 	bl	8017be4 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801a2b8:	4b1f      	ldr	r3, [pc, #124]	@ (801a338 <RegionUS915ChanMaskSet+0xcc>)
 801a2ba:	681b      	ldr	r3, [r3, #0]
 801a2bc:	f8b3 2494 	ldrh.w	r2, [r3, #1172]	@ 0x494
 801a2c0:	4b1d      	ldr	r3, [pc, #116]	@ (801a338 <RegionUS915ChanMaskSet+0xcc>)
 801a2c2:	681b      	ldr	r3, [r3, #0]
 801a2c4:	b2d2      	uxtb	r2, r2
 801a2c6:	b292      	uxth	r2, r2
 801a2c8:	f8a3 2494 	strh.w	r2, [r3, #1172]	@ 0x494
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801a2cc:	4b1a      	ldr	r3, [pc, #104]	@ (801a338 <RegionUS915ChanMaskSet+0xcc>)
 801a2ce:	681b      	ldr	r3, [r3, #0]
 801a2d0:	2200      	movs	r2, #0
 801a2d2:	f8a3 2496 	strh.w	r2, [r3, #1174]	@ 0x496

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a2d6:	2300      	movs	r3, #0
 801a2d8:	73fb      	strb	r3, [r7, #15]
 801a2da:	e017      	b.n	801a30c <RegionUS915ChanMaskSet+0xa0>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801a2dc:	4b17      	ldr	r3, [pc, #92]	@ (801a33c <RegionUS915ChanMaskSet+0xd0>)
 801a2de:	681b      	ldr	r3, [r3, #0]
 801a2e0:	7bfa      	ldrb	r2, [r7, #15]
 801a2e2:	3248      	adds	r2, #72	@ 0x48
 801a2e4:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801a2e8:	4b13      	ldr	r3, [pc, #76]	@ (801a338 <RegionUS915ChanMaskSet+0xcc>)
 801a2ea:	681b      	ldr	r3, [r3, #0]
 801a2ec:	7bfa      	ldrb	r2, [r7, #15]
 801a2ee:	f502 7210 	add.w	r2, r2, #576	@ 0x240
 801a2f2:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801a2f6:	4b11      	ldr	r3, [pc, #68]	@ (801a33c <RegionUS915ChanMaskSet+0xd0>)
 801a2f8:	681b      	ldr	r3, [r3, #0]
 801a2fa:	7bfa      	ldrb	r2, [r7, #15]
 801a2fc:	4001      	ands	r1, r0
 801a2fe:	b289      	uxth	r1, r1
 801a300:	3248      	adds	r2, #72	@ 0x48
 801a302:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801a306:	7bfb      	ldrb	r3, [r7, #15]
 801a308:	3301      	adds	r3, #1
 801a30a:	73fb      	strb	r3, [r7, #15]
 801a30c:	7bfb      	ldrb	r3, [r7, #15]
 801a30e:	2b05      	cmp	r3, #5
 801a310:	d9e4      	bls.n	801a2dc <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801a312:	e00c      	b.n	801a32e <RegionUS915ChanMaskSet+0xc2>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801a314:	4b08      	ldr	r3, [pc, #32]	@ (801a338 <RegionUS915ChanMaskSet+0xcc>)
 801a316:	681b      	ldr	r3, [r3, #0]
 801a318:	f203 408c 	addw	r0, r3, #1164	@ 0x48c
 801a31c:	687b      	ldr	r3, [r7, #4]
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	2206      	movs	r2, #6
 801a322:	4619      	mov	r1, r3
 801a324:	f7fd fc5e 	bl	8017be4 <RegionCommonChanMaskCopy>
            break;
 801a328:	e001      	b.n	801a32e <RegionUS915ChanMaskSet+0xc2>
        }
        default:
            return false;
 801a32a:	2300      	movs	r3, #0
 801a32c:	e000      	b.n	801a330 <RegionUS915ChanMaskSet+0xc4>
    }
    return true;
 801a32e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a330:	4618      	mov	r0, r3
 801a332:	3710      	adds	r7, #16
 801a334:	46bd      	mov	sp, r7
 801a336:	bd80      	pop	{r7, pc}
 801a338:	20002104 	.word	0x20002104
 801a33c:	20002100 	.word	0x20002100

0801a340 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801a340:	b580      	push	{r7, lr}
 801a342:	b088      	sub	sp, #32
 801a344:	af02      	add	r7, sp, #8
 801a346:	60ba      	str	r2, [r7, #8]
 801a348:	607b      	str	r3, [r7, #4]
 801a34a:	4603      	mov	r3, r0
 801a34c:	73fb      	strb	r3, [r7, #15]
 801a34e:	460b      	mov	r3, r1
 801a350:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801a352:	2300      	movs	r3, #0
 801a354:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801a356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a35a:	2b0d      	cmp	r3, #13
 801a35c:	bfa8      	it	ge
 801a35e:	230d      	movge	r3, #13
 801a360:	b25a      	sxtb	r2, r3
 801a362:	687b      	ldr	r3, [r7, #4]
 801a364:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801a366:	687b      	ldr	r3, [r7, #4]
 801a368:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a36c:	4916      	ldr	r1, [pc, #88]	@ (801a3c8 <RegionUS915ComputeRxWindowParameters+0x88>)
 801a36e:	4618      	mov	r0, r3
 801a370:	f7fe f8d8 	bl	8018524 <RegionCommonGetBandwidth>
 801a374:	4603      	mov	r3, r0
 801a376:	b2da      	uxtb	r2, r3
 801a378:	687b      	ldr	r3, [r7, #4]
 801a37a:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a382:	461a      	mov	r2, r3
 801a384:	4b11      	ldr	r3, [pc, #68]	@ (801a3cc <RegionUS915ComputeRxWindowParameters+0x8c>)
 801a386:	5c9a      	ldrb	r2, [r3, r2]
 801a388:	687b      	ldr	r3, [r7, #4]
 801a38a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a38e:	4619      	mov	r1, r3
 801a390:	4b0d      	ldr	r3, [pc, #52]	@ (801a3c8 <RegionUS915ComputeRxWindowParameters+0x88>)
 801a392:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a396:	4619      	mov	r1, r3
 801a398:	4610      	mov	r0, r2
 801a39a:	f7fd fe41 	bl	8018020 <RegionCommonComputeSymbolTimeLoRa>
 801a39e:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801a3a0:	4b0b      	ldr	r3, [pc, #44]	@ (801a3d0 <RegionUS915ComputeRxWindowParameters+0x90>)
 801a3a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a3a4:	4798      	blx	r3
 801a3a6:	687b      	ldr	r3, [r7, #4]
 801a3a8:	3308      	adds	r3, #8
 801a3aa:	687a      	ldr	r2, [r7, #4]
 801a3ac:	320c      	adds	r2, #12
 801a3ae:	7bb9      	ldrb	r1, [r7, #14]
 801a3b0:	9201      	str	r2, [sp, #4]
 801a3b2:	9300      	str	r3, [sp, #0]
 801a3b4:	4603      	mov	r3, r0
 801a3b6:	68ba      	ldr	r2, [r7, #8]
 801a3b8:	6978      	ldr	r0, [r7, #20]
 801a3ba:	f7fd fe57 	bl	801806c <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801a3be:	bf00      	nop
 801a3c0:	3718      	adds	r7, #24
 801a3c2:	46bd      	mov	sp, r7
 801a3c4:	bd80      	pop	{r7, pc}
 801a3c6:	bf00      	nop
 801a3c8:	08023b40 	.word	0x08023b40
 801a3cc:	08023b30 	.word	0x08023b30
 801a3d0:	08023bb4 	.word	0x08023bb4

0801a3d4 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801a3d4:	b590      	push	{r4, r7, lr}
 801a3d6:	b091      	sub	sp, #68	@ 0x44
 801a3d8:	af0a      	add	r7, sp, #40	@ 0x28
 801a3da:	6078      	str	r0, [r7, #4]
 801a3dc:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801a3de:	687b      	ldr	r3, [r7, #4]
 801a3e0:	785b      	ldrb	r3, [r3, #1]
 801a3e2:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801a3e4:	2300      	movs	r3, #0
 801a3e6:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801a3e8:	2300      	movs	r3, #0
 801a3ea:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801a3ec:	687b      	ldr	r3, [r7, #4]
 801a3ee:	685b      	ldr	r3, [r3, #4]
 801a3f0:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801a3f2:	4b34      	ldr	r3, [pc, #208]	@ (801a4c4 <RegionUS915RxConfig+0xf0>)
 801a3f4:	685b      	ldr	r3, [r3, #4]
 801a3f6:	4798      	blx	r3
 801a3f8:	4603      	mov	r3, r0
 801a3fa:	2b00      	cmp	r3, #0
 801a3fc:	d001      	beq.n	801a402 <RegionUS915RxConfig+0x2e>
    {
        return false;
 801a3fe:	2300      	movs	r3, #0
 801a400:	e05c      	b.n	801a4bc <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801a402:	687b      	ldr	r3, [r7, #4]
 801a404:	7cdb      	ldrb	r3, [r3, #19]
 801a406:	2b00      	cmp	r3, #0
 801a408:	d109      	bne.n	801a41e <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801a40a:	687b      	ldr	r3, [r7, #4]
 801a40c:	781b      	ldrb	r3, [r3, #0]
 801a40e:	f003 0307 	and.w	r3, r3, #7
 801a412:	4a2d      	ldr	r2, [pc, #180]	@ (801a4c8 <RegionUS915RxConfig+0xf4>)
 801a414:	fb03 f202 	mul.w	r2, r3, r2
 801a418:	4b2c      	ldr	r3, [pc, #176]	@ (801a4cc <RegionUS915RxConfig+0xf8>)
 801a41a:	4413      	add	r3, r2
 801a41c:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801a41e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a422:	4a2b      	ldr	r2, [pc, #172]	@ (801a4d0 <RegionUS915RxConfig+0xfc>)
 801a424:	5cd3      	ldrb	r3, [r2, r3]
 801a426:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801a428:	4b26      	ldr	r3, [pc, #152]	@ (801a4c4 <RegionUS915RxConfig+0xf0>)
 801a42a:	68db      	ldr	r3, [r3, #12]
 801a42c:	6938      	ldr	r0, [r7, #16]
 801a42e:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801a430:	4b24      	ldr	r3, [pc, #144]	@ (801a4c4 <RegionUS915RxConfig+0xf0>)
 801a432:	699c      	ldr	r4, [r3, #24]
 801a434:	687b      	ldr	r3, [r7, #4]
 801a436:	789b      	ldrb	r3, [r3, #2]
 801a438:	4618      	mov	r0, r3
 801a43a:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801a43e:	687b      	ldr	r3, [r7, #4]
 801a440:	689b      	ldr	r3, [r3, #8]
 801a442:	b29b      	uxth	r3, r3
 801a444:	687a      	ldr	r2, [r7, #4]
 801a446:	7c92      	ldrb	r2, [r2, #18]
 801a448:	9209      	str	r2, [sp, #36]	@ 0x24
 801a44a:	2201      	movs	r2, #1
 801a44c:	9208      	str	r2, [sp, #32]
 801a44e:	2200      	movs	r2, #0
 801a450:	9207      	str	r2, [sp, #28]
 801a452:	2200      	movs	r2, #0
 801a454:	9206      	str	r2, [sp, #24]
 801a456:	2200      	movs	r2, #0
 801a458:	9205      	str	r2, [sp, #20]
 801a45a:	2200      	movs	r2, #0
 801a45c:	9204      	str	r2, [sp, #16]
 801a45e:	2200      	movs	r2, #0
 801a460:	9203      	str	r2, [sp, #12]
 801a462:	9302      	str	r3, [sp, #8]
 801a464:	2308      	movs	r3, #8
 801a466:	9301      	str	r3, [sp, #4]
 801a468:	2300      	movs	r3, #0
 801a46a:	9300      	str	r3, [sp, #0]
 801a46c:	2301      	movs	r3, #1
 801a46e:	460a      	mov	r2, r1
 801a470:	4601      	mov	r1, r0
 801a472:	2001      	movs	r0, #1
 801a474:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801a476:	687b      	ldr	r3, [r7, #4]
 801a478:	7c5b      	ldrb	r3, [r3, #17]
 801a47a:	2b00      	cmp	r3, #0
 801a47c:	d005      	beq.n	801a48a <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801a47e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a482:	4a14      	ldr	r2, [pc, #80]	@ (801a4d4 <RegionUS915RxConfig+0x100>)
 801a484:	5cd3      	ldrb	r3, [r2, r3]
 801a486:	75fb      	strb	r3, [r7, #23]
 801a488:	e004      	b.n	801a494 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801a48a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a48e:	4a12      	ldr	r2, [pc, #72]	@ (801a4d8 <RegionUS915RxConfig+0x104>)
 801a490:	5cd3      	ldrb	r3, [r2, r3]
 801a492:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801a494:	4b0b      	ldr	r3, [pc, #44]	@ (801a4c4 <RegionUS915RxConfig+0xf0>)
 801a496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a498:	7dfa      	ldrb	r2, [r7, #23]
 801a49a:	320d      	adds	r2, #13
 801a49c:	b2d2      	uxtb	r2, r2
 801a49e:	4611      	mov	r1, r2
 801a4a0:	2001      	movs	r0, #1
 801a4a2:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	7cdb      	ldrb	r3, [r3, #19]
 801a4a8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a4ac:	6939      	ldr	r1, [r7, #16]
 801a4ae:	4618      	mov	r0, r3
 801a4b0:	f7fe f856 	bl	8018560 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801a4b4:	683b      	ldr	r3, [r7, #0]
 801a4b6:	7bfa      	ldrb	r2, [r7, #15]
 801a4b8:	701a      	strb	r2, [r3, #0]
    return true;
 801a4ba:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a4bc:	4618      	mov	r0, r3
 801a4be:	371c      	adds	r7, #28
 801a4c0:	46bd      	mov	sp, r7
 801a4c2:	bd90      	pop	{r4, r7, pc}
 801a4c4:	08023bb4 	.word	0x08023bb4
 801a4c8:	000927c0 	.word	0x000927c0
 801a4cc:	370870a0 	.word	0x370870a0
 801a4d0:	08023b30 	.word	0x08023b30
 801a4d4:	08023ba4 	.word	0x08023ba4
 801a4d8:	08023b94 	.word	0x08023b94

0801a4dc <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801a4dc:	b590      	push	{r4, r7, lr}
 801a4de:	b093      	sub	sp, #76	@ 0x4c
 801a4e0:	af0a      	add	r7, sp, #40	@ 0x28
 801a4e2:	60f8      	str	r0, [r7, #12]
 801a4e4:	60b9      	str	r1, [r7, #8]
 801a4e6:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801a4e8:	68fb      	ldr	r3, [r7, #12]
 801a4ea:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a4ee:	461a      	mov	r2, r3
 801a4f0:	4b4a      	ldr	r3, [pc, #296]	@ (801a61c <RegionUS915TxConfig+0x140>)
 801a4f2:	5c9b      	ldrb	r3, [r3, r2]
 801a4f4:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801a4f6:	68fb      	ldr	r3, [r7, #12]
 801a4f8:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801a4fc:	4b48      	ldr	r3, [pc, #288]	@ (801a620 <RegionUS915TxConfig+0x144>)
 801a4fe:	681a      	ldr	r2, [r3, #0]
 801a500:	4b48      	ldr	r3, [pc, #288]	@ (801a624 <RegionUS915TxConfig+0x148>)
 801a502:	6819      	ldr	r1, [r3, #0]
 801a504:	68fb      	ldr	r3, [r7, #12]
 801a506:	781b      	ldrb	r3, [r3, #0]
 801a508:	461c      	mov	r4, r3
 801a50a:	4623      	mov	r3, r4
 801a50c:	005b      	lsls	r3, r3, #1
 801a50e:	4423      	add	r3, r4
 801a510:	009b      	lsls	r3, r3, #2
 801a512:	440b      	add	r3, r1
 801a514:	3309      	adds	r3, #9
 801a516:	781b      	ldrb	r3, [r3, #0]
 801a518:	4619      	mov	r1, r3
 801a51a:	460b      	mov	r3, r1
 801a51c:	005b      	lsls	r3, r3, #1
 801a51e:	440b      	add	r3, r1
 801a520:	00db      	lsls	r3, r3, #3
 801a522:	4413      	add	r3, r2
 801a524:	3302      	adds	r3, #2
 801a526:	f993 1000 	ldrsb.w	r1, [r3]
 801a52a:	68fb      	ldr	r3, [r7, #12]
 801a52c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a530:	4b3c      	ldr	r3, [pc, #240]	@ (801a624 <RegionUS915TxConfig+0x148>)
 801a532:	681b      	ldr	r3, [r3, #0]
 801a534:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801a538:	f7ff fa52 	bl	80199e0 <LimitTxPower>
 801a53c:	4603      	mov	r3, r0
 801a53e:	77bb      	strb	r3, [r7, #30]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801a540:	68fb      	ldr	r3, [r7, #12]
 801a542:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a546:	4938      	ldr	r1, [pc, #224]	@ (801a628 <RegionUS915TxConfig+0x14c>)
 801a548:	4618      	mov	r0, r3
 801a54a:	f7fd ffeb 	bl	8018524 <RegionCommonGetBandwidth>
 801a54e:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801a550:	2300      	movs	r3, #0
 801a552:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801a554:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801a558:	f04f 0200 	mov.w	r2, #0
 801a55c:	4933      	ldr	r1, [pc, #204]	@ (801a62c <RegionUS915TxConfig+0x150>)
 801a55e:	4618      	mov	r0, r3
 801a560:	f7fd fe3c 	bl	80181dc <RegionCommonComputeTxPower>
 801a564:	4603      	mov	r3, r0
 801a566:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801a568:	4b31      	ldr	r3, [pc, #196]	@ (801a630 <RegionUS915TxConfig+0x154>)
 801a56a:	68da      	ldr	r2, [r3, #12]
 801a56c:	4b2d      	ldr	r3, [pc, #180]	@ (801a624 <RegionUS915TxConfig+0x148>)
 801a56e:	6819      	ldr	r1, [r3, #0]
 801a570:	68fb      	ldr	r3, [r7, #12]
 801a572:	781b      	ldrb	r3, [r3, #0]
 801a574:	4618      	mov	r0, r3
 801a576:	4603      	mov	r3, r0
 801a578:	005b      	lsls	r3, r3, #1
 801a57a:	4403      	add	r3, r0
 801a57c:	009b      	lsls	r3, r3, #2
 801a57e:	440b      	add	r3, r1
 801a580:	681b      	ldr	r3, [r3, #0]
 801a582:	4618      	mov	r0, r3
 801a584:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801a586:	4b2a      	ldr	r3, [pc, #168]	@ (801a630 <RegionUS915TxConfig+0x154>)
 801a588:	69dc      	ldr	r4, [r3, #28]
 801a58a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a58e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801a592:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801a596:	9208      	str	r2, [sp, #32]
 801a598:	2200      	movs	r2, #0
 801a59a:	9207      	str	r2, [sp, #28]
 801a59c:	2200      	movs	r2, #0
 801a59e:	9206      	str	r2, [sp, #24]
 801a5a0:	2200      	movs	r2, #0
 801a5a2:	9205      	str	r2, [sp, #20]
 801a5a4:	2201      	movs	r2, #1
 801a5a6:	9204      	str	r2, [sp, #16]
 801a5a8:	2200      	movs	r2, #0
 801a5aa:	9203      	str	r2, [sp, #12]
 801a5ac:	2208      	movs	r2, #8
 801a5ae:	9202      	str	r2, [sp, #8]
 801a5b0:	2201      	movs	r2, #1
 801a5b2:	9201      	str	r2, [sp, #4]
 801a5b4:	9300      	str	r3, [sp, #0]
 801a5b6:	69bb      	ldr	r3, [r7, #24]
 801a5b8:	2200      	movs	r2, #0
 801a5ba:	2001      	movs	r0, #1
 801a5bc:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801a5be:	4b19      	ldr	r3, [pc, #100]	@ (801a624 <RegionUS915TxConfig+0x148>)
 801a5c0:	681a      	ldr	r2, [r3, #0]
 801a5c2:	68fb      	ldr	r3, [r7, #12]
 801a5c4:	781b      	ldrb	r3, [r3, #0]
 801a5c6:	4619      	mov	r1, r3
 801a5c8:	460b      	mov	r3, r1
 801a5ca:	005b      	lsls	r3, r3, #1
 801a5cc:	440b      	add	r3, r1
 801a5ce:	009b      	lsls	r3, r3, #2
 801a5d0:	4413      	add	r3, r2
 801a5d2:	681a      	ldr	r2, [r3, #0]
 801a5d4:	68fb      	ldr	r3, [r7, #12]
 801a5d6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a5da:	4619      	mov	r1, r3
 801a5dc:	4610      	mov	r0, r2
 801a5de:	f7fd fff1 	bl	80185c4 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801a5e2:	4b13      	ldr	r3, [pc, #76]	@ (801a630 <RegionUS915TxConfig+0x154>)
 801a5e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801a5e6:	68fa      	ldr	r2, [r7, #12]
 801a5e8:	8992      	ldrh	r2, [r2, #12]
 801a5ea:	b2d2      	uxtb	r2, r2
 801a5ec:	4611      	mov	r1, r2
 801a5ee:	2001      	movs	r0, #1
 801a5f0:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801a5f2:	68fb      	ldr	r3, [r7, #12]
 801a5f4:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801a5f8:	68fb      	ldr	r3, [r7, #12]
 801a5fa:	899b      	ldrh	r3, [r3, #12]
 801a5fc:	4619      	mov	r1, r3
 801a5fe:	4610      	mov	r0, r2
 801a600:	f7ff fa68 	bl	8019ad4 <GetTimeOnAir>
 801a604:	4602      	mov	r2, r0
 801a606:	687b      	ldr	r3, [r7, #4]
 801a608:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801a60a:	68bb      	ldr	r3, [r7, #8]
 801a60c:	7fba      	ldrb	r2, [r7, #30]
 801a60e:	701a      	strb	r2, [r3, #0]
    return true;
 801a610:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801a612:	4618      	mov	r0, r3
 801a614:	3724      	adds	r7, #36	@ 0x24
 801a616:	46bd      	mov	sp, r7
 801a618:	bd90      	pop	{r4, r7, pc}
 801a61a:	bf00      	nop
 801a61c:	08023b30 	.word	0x08023b30
 801a620:	20002100 	.word	0x20002100
 801a624:	20002104 	.word	0x20002104
 801a628:	08023b40 	.word	0x08023b40
 801a62c:	41f00000 	.word	0x41f00000
 801a630:	08023bb4 	.word	0x08023bb4

0801a634 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801a634:	b590      	push	{r4, r7, lr}
 801a636:	b097      	sub	sp, #92	@ 0x5c
 801a638:	af00      	add	r7, sp, #0
 801a63a:	60f8      	str	r0, [r7, #12]
 801a63c:	60b9      	str	r1, [r7, #8]
 801a63e:	607a      	str	r2, [r7, #4]
 801a640:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801a642:	2307      	movs	r3, #7
 801a644:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801a648:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a64c:	2200      	movs	r2, #0
 801a64e:	601a      	str	r2, [r3, #0]
 801a650:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801a652:	2300      	movs	r3, #0
 801a654:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801a658:	2300      	movs	r3, #0
 801a65a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
 801a65e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a662:	2200      	movs	r2, #0
 801a664:	601a      	str	r2, [r3, #0]
 801a666:	605a      	str	r2, [r3, #4]
 801a668:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801a66a:	4b97      	ldr	r3, [pc, #604]	@ (801a8c8 <RegionUS915LinkAdrReq+0x294>)
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	f503 6190 	add.w	r1, r3, #1152	@ 0x480
 801a672:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a676:	2206      	movs	r2, #6
 801a678:	4618      	mov	r0, r3
 801a67a:	f7fd fab3 	bl	8017be4 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a67e:	e11b      	b.n	801a8b8 <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801a680:	68fb      	ldr	r3, [r7, #12]
 801a682:	685a      	ldr	r2, [r3, #4]
 801a684:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801a688:	4413      	add	r3, r2
 801a68a:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801a68e:	4611      	mov	r1, r2
 801a690:	4618      	mov	r0, r3
 801a692:	f7fd fbeb 	bl	8017e6c <RegionCommonParseLinkAdrReq>
 801a696:	4603      	mov	r3, r0
 801a698:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 801a69c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801a6a0:	2b00      	cmp	r3, #0
 801a6a2:	f000 8113 	beq.w	801a8cc <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801a6a6:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a6aa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 801a6ae:	4413      	add	r3, r2
 801a6b0:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801a6b4:	2307      	movs	r3, #7
 801a6b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801a6ba:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a6be:	2b06      	cmp	r3, #6
 801a6c0:	d116      	bne.n	801a6f0 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801a6c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a6c6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 801a6ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a6ce:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 801a6d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a6d6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 801a6da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801a6de:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801a6e2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a6e6:	b2db      	uxtb	r3, r3
 801a6e8:	b29b      	uxth	r3, r3
 801a6ea:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a6ee:	e0e3      	b.n	801a8b8 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801a6f0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a6f4:	2b07      	cmp	r3, #7
 801a6f6:	d112      	bne.n	801a71e <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801a6f8:	2300      	movs	r3, #0
 801a6fa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 801a6fe:	2300      	movs	r3, #0
 801a700:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 801a704:	2300      	movs	r3, #0
 801a706:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 801a70a:	2300      	movs	r3, #0
 801a70c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801a710:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a714:	b2db      	uxtb	r3, r3
 801a716:	b29b      	uxth	r3, r3
 801a718:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a71c:	e0cc      	b.n	801a8b8 <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801a71e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a722:	2b05      	cmp	r3, #5
 801a724:	f040 80bf 	bne.w	801a8a6 <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801a728:	2301      	movs	r3, #1
 801a72a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801a72e:	2300      	movs	r3, #0
 801a730:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801a734:	2300      	movs	r3, #0
 801a736:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801a73a:	e0ae      	b.n	801a89a <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801a73c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 801a740:	b2da      	uxtb	r2, r3
 801a742:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a746:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a74a:	fa01 f303 	lsl.w	r3, r1, r3
 801a74e:	4013      	ands	r3, r2
 801a750:	2b00      	cmp	r3, #0
 801a752:	d04d      	beq.n	801a7f0 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801a754:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a758:	f003 0301 	and.w	r3, r3, #1
 801a75c:	b2db      	uxtb	r3, r3
 801a75e:	2b00      	cmp	r3, #0
 801a760:	d120      	bne.n	801a7a4 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801a762:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a766:	005b      	lsls	r3, r3, #1
 801a768:	3358      	adds	r3, #88	@ 0x58
 801a76a:	443b      	add	r3, r7
 801a76c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a770:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a774:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801a778:	b292      	uxth	r2, r2
 801a77a:	005b      	lsls	r3, r3, #1
 801a77c:	3358      	adds	r3, #88	@ 0x58
 801a77e:	443b      	add	r3, r7
 801a780:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801a784:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a788:	b21a      	sxth	r2, r3
 801a78a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a78e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a792:	fa01 f303 	lsl.w	r3, r1, r3
 801a796:	b21b      	sxth	r3, r3
 801a798:	4313      	orrs	r3, r2
 801a79a:	b21b      	sxth	r3, r3
 801a79c:	b29b      	uxth	r3, r3
 801a79e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a7a2:	e075      	b.n	801a890 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801a7a4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a7a8:	005b      	lsls	r3, r3, #1
 801a7aa:	3358      	adds	r3, #88	@ 0x58
 801a7ac:	443b      	add	r3, r7
 801a7ae:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a7b2:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a7b6:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801a7ba:	b292      	uxth	r2, r2
 801a7bc:	005b      	lsls	r3, r3, #1
 801a7be:	3358      	adds	r3, #88	@ 0x58
 801a7c0:	443b      	add	r3, r7
 801a7c2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801a7c6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a7ca:	b21a      	sxth	r2, r3
 801a7cc:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a7d0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a7d4:	fa01 f303 	lsl.w	r3, r1, r3
 801a7d8:	b21b      	sxth	r3, r3
 801a7da:	4313      	orrs	r3, r2
 801a7dc:	b21b      	sxth	r3, r3
 801a7de:	b29b      	uxth	r3, r3
 801a7e0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801a7e4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a7e8:	3301      	adds	r3, #1
 801a7ea:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 801a7ee:	e04f      	b.n	801a890 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801a7f0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a7f4:	f003 0301 	and.w	r3, r3, #1
 801a7f8:	b2db      	uxtb	r3, r3
 801a7fa:	2b00      	cmp	r3, #0
 801a7fc:	d122      	bne.n	801a844 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801a7fe:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a802:	005b      	lsls	r3, r3, #1
 801a804:	3358      	adds	r3, #88	@ 0x58
 801a806:	443b      	add	r3, r7
 801a808:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a80c:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a810:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 801a814:	b292      	uxth	r2, r2
 801a816:	005b      	lsls	r3, r3, #1
 801a818:	3358      	adds	r3, #88	@ 0x58
 801a81a:	443b      	add	r3, r7
 801a81c:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801a820:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a824:	b21a      	sxth	r2, r3
 801a826:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a82a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a82e:	fa01 f303 	lsl.w	r3, r1, r3
 801a832:	b21b      	sxth	r3, r3
 801a834:	43db      	mvns	r3, r3
 801a836:	b21b      	sxth	r3, r3
 801a838:	4013      	ands	r3, r2
 801a83a:	b21b      	sxth	r3, r3
 801a83c:	b29b      	uxth	r3, r3
 801a83e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 801a842:	e025      	b.n	801a890 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801a844:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a848:	005b      	lsls	r3, r3, #1
 801a84a:	3358      	adds	r3, #88	@ 0x58
 801a84c:	443b      	add	r3, r7
 801a84e:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801a852:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a856:	b2d2      	uxtb	r2, r2
 801a858:	b292      	uxth	r2, r2
 801a85a:	005b      	lsls	r3, r3, #1
 801a85c:	3358      	adds	r3, #88	@ 0x58
 801a85e:	443b      	add	r3, r7
 801a860:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801a864:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801a868:	b21a      	sxth	r2, r3
 801a86a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801a86e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a872:	fa01 f303 	lsl.w	r3, r1, r3
 801a876:	b21b      	sxth	r3, r3
 801a878:	43db      	mvns	r3, r3
 801a87a:	b21b      	sxth	r3, r3
 801a87c:	4013      	ands	r3, r2
 801a87e:	b21b      	sxth	r3, r3
 801a880:	b29b      	uxth	r3, r3
 801a882:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801a886:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801a88a:	3301      	adds	r3, #1
 801a88c:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801a890:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a894:	3301      	adds	r3, #1
 801a896:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801a89a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801a89e:	2b07      	cmp	r3, #7
 801a8a0:	f67f af4c 	bls.w	801a73c <RegionUS915LinkAdrReq+0x108>
 801a8a4:	e008      	b.n	801a8b8 <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801a8a6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 801a8aa:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 801a8ae:	005b      	lsls	r3, r3, #1
 801a8b0:	3358      	adds	r3, #88	@ 0x58
 801a8b2:	443b      	add	r3, r7
 801a8b4:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801a8b8:	68fb      	ldr	r3, [r7, #12]
 801a8ba:	7a1b      	ldrb	r3, [r3, #8]
 801a8bc:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801a8c0:	429a      	cmp	r2, r3
 801a8c2:	f4ff aedd 	bcc.w	801a680 <RegionUS915LinkAdrReq+0x4c>
 801a8c6:	e002      	b.n	801a8ce <RegionUS915LinkAdrReq+0x29a>
 801a8c8:	20002104 	.word	0x20002104
            break; // break loop, since no more request has been found
 801a8cc:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801a8ce:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801a8d2:	2b03      	cmp	r3, #3
 801a8d4:	dc0f      	bgt.n	801a8f6 <RegionUS915LinkAdrReq+0x2c2>
 801a8d6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a8da:	2204      	movs	r2, #4
 801a8dc:	2100      	movs	r1, #0
 801a8de:	4618      	mov	r0, r3
 801a8e0:	f7fd f954 	bl	8017b8c <RegionCommonCountChannels>
 801a8e4:	4603      	mov	r3, r0
 801a8e6:	2b01      	cmp	r3, #1
 801a8e8:	d805      	bhi.n	801a8f6 <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801a8ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801a8ee:	f023 0301 	bic.w	r3, r3, #1
 801a8f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801a8f6:	2302      	movs	r3, #2
 801a8f8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801a8fc:	68fb      	ldr	r3, [r7, #12]
 801a8fe:	7a5b      	ldrb	r3, [r3, #9]
 801a900:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801a904:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801a908:	4618      	mov	r0, r3
 801a90a:	f7ff f913 	bl	8019b34 <RegionUS915GetPhyParam>
 801a90e:	4603      	mov	r3, r0
 801a910:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 801a912:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801a916:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801a918:	68fb      	ldr	r3, [r7, #12]
 801a91a:	7a9b      	ldrb	r3, [r3, #10]
 801a91c:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801a91e:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801a922:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801a924:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 801a928:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801a92a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 801a92e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801a930:	68fb      	ldr	r3, [r7, #12]
 801a932:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801a936:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801a938:	68fb      	ldr	r3, [r7, #12]
 801a93a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801a93e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801a940:	68fb      	ldr	r3, [r7, #12]
 801a942:	7b5b      	ldrb	r3, [r3, #13]
 801a944:	b25b      	sxtb	r3, r3
 801a946:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801a948:	2348      	movs	r3, #72	@ 0x48
 801a94a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801a94e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801a952:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801a954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a956:	b25b      	sxtb	r3, r3
 801a958:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801a95c:	2304      	movs	r3, #4
 801a95e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801a962:	4b44      	ldr	r3, [pc, #272]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801a964:	681b      	ldr	r3, [r3, #0]
 801a966:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801a968:	230e      	movs	r3, #14
 801a96a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801a96e:	2300      	movs	r3, #0
 801a970:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801a974:	68fb      	ldr	r3, [r7, #12]
 801a976:	681b      	ldr	r3, [r3, #0]
 801a978:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801a97a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 801a97e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a982:	1c9a      	adds	r2, r3, #2
 801a984:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801a988:	1c59      	adds	r1, r3, #1
 801a98a:	f107 0014 	add.w	r0, r7, #20
 801a98e:	4623      	mov	r3, r4
 801a990:	f7fd fabd 	bl	8017f0e <RegionCommonLinkAdrReqVerifyParams>
 801a994:	4603      	mov	r3, r0
 801a996:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801a99a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801a99e:	2b07      	cmp	r3, #7
 801a9a0:	d151      	bne.n	801aa46 <RegionUS915LinkAdrReq+0x412>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801a9a2:	4b34      	ldr	r3, [pc, #208]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801a9a4:	681b      	ldr	r3, [r3, #0]
 801a9a6:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801a9aa:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801a9ae:	2206      	movs	r2, #6
 801a9b0:	4618      	mov	r0, r3
 801a9b2:	f7fd f917 	bl	8017be4 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801a9b6:	4b30      	ldr	r3, [pc, #192]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801a9b8:	681b      	ldr	r3, [r3, #0]
 801a9ba:	f8b3 1090 	ldrh.w	r1, [r3, #144]	@ 0x90
 801a9be:	4b2d      	ldr	r3, [pc, #180]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	f8b3 2480 	ldrh.w	r2, [r3, #1152]	@ 0x480
 801a9c6:	4b2c      	ldr	r3, [pc, #176]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801a9c8:	681b      	ldr	r3, [r3, #0]
 801a9ca:	400a      	ands	r2, r1
 801a9cc:	b292      	uxth	r2, r2
 801a9ce:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801a9d2:	4b29      	ldr	r3, [pc, #164]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801a9d4:	681b      	ldr	r3, [r3, #0]
 801a9d6:	f8b3 1092 	ldrh.w	r1, [r3, #146]	@ 0x92
 801a9da:	4b26      	ldr	r3, [pc, #152]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801a9dc:	681b      	ldr	r3, [r3, #0]
 801a9de:	f8b3 2482 	ldrh.w	r2, [r3, #1154]	@ 0x482
 801a9e2:	4b25      	ldr	r3, [pc, #148]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801a9e4:	681b      	ldr	r3, [r3, #0]
 801a9e6:	400a      	ands	r2, r1
 801a9e8:	b292      	uxth	r2, r2
 801a9ea:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801a9ee:	4b22      	ldr	r3, [pc, #136]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801a9f0:	681b      	ldr	r3, [r3, #0]
 801a9f2:	f8b3 1094 	ldrh.w	r1, [r3, #148]	@ 0x94
 801a9f6:	4b1f      	ldr	r3, [pc, #124]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801a9f8:	681b      	ldr	r3, [r3, #0]
 801a9fa:	f8b3 2484 	ldrh.w	r2, [r3, #1156]	@ 0x484
 801a9fe:	4b1e      	ldr	r3, [pc, #120]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	400a      	ands	r2, r1
 801aa04:	b292      	uxth	r2, r2
 801aa06:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801aa0a:	4b1b      	ldr	r3, [pc, #108]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801aa0c:	681b      	ldr	r3, [r3, #0]
 801aa0e:	f8b3 1096 	ldrh.w	r1, [r3, #150]	@ 0x96
 801aa12:	4b18      	ldr	r3, [pc, #96]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801aa14:	681b      	ldr	r3, [r3, #0]
 801aa16:	f8b3 2486 	ldrh.w	r2, [r3, #1158]	@ 0x486
 801aa1a:	4b17      	ldr	r3, [pc, #92]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801aa1c:	681b      	ldr	r3, [r3, #0]
 801aa1e:	400a      	ands	r2, r1
 801aa20:	b292      	uxth	r2, r2
 801aa22:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801aa26:	4b13      	ldr	r3, [pc, #76]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801aa28:	681a      	ldr	r2, [r3, #0]
 801aa2a:	4b13      	ldr	r3, [pc, #76]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801aa2c:	681b      	ldr	r3, [r3, #0]
 801aa2e:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	@ 0x488
 801aa32:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801aa36:	4b0f      	ldr	r3, [pc, #60]	@ (801aa74 <RegionUS915LinkAdrReq+0x440>)
 801aa38:	681a      	ldr	r2, [r3, #0]
 801aa3a:	4b0f      	ldr	r3, [pc, #60]	@ (801aa78 <RegionUS915LinkAdrReq+0x444>)
 801aa3c:	681b      	ldr	r3, [r3, #0]
 801aa3e:	f8b2 248a 	ldrh.w	r2, [r2, #1162]	@ 0x48a
 801aa42:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801aa46:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 801aa4a:	68bb      	ldr	r3, [r7, #8]
 801aa4c:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801aa4e:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 801aa52:	687b      	ldr	r3, [r7, #4]
 801aa54:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801aa56:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 801aa5a:	683b      	ldr	r3, [r7, #0]
 801aa5c:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801aa5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801aa60:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801aa64:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801aa66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 801aa6a:	4618      	mov	r0, r3
 801aa6c:	375c      	adds	r7, #92	@ 0x5c
 801aa6e:	46bd      	mov	sp, r7
 801aa70:	bd90      	pop	{r4, r7, pc}
 801aa72:	bf00      	nop
 801aa74:	20002104 	.word	0x20002104
 801aa78:	20002100 	.word	0x20002100

0801aa7c <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801aa7c:	b580      	push	{r7, lr}
 801aa7e:	b084      	sub	sp, #16
 801aa80:	af00      	add	r7, sp, #0
 801aa82:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801aa84:	2307      	movs	r3, #7
 801aa86:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801aa88:	687b      	ldr	r3, [r7, #4]
 801aa8a:	685b      	ldr	r3, [r3, #4]
 801aa8c:	4618      	mov	r0, r3
 801aa8e:	f7fe ffdd 	bl	8019a4c <VerifyRfFreq>
 801aa92:	4603      	mov	r3, r0
 801aa94:	f083 0301 	eor.w	r3, r3, #1
 801aa98:	b2db      	uxtb	r3, r3
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d003      	beq.n	801aaa6 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801aa9e:	7bfb      	ldrb	r3, [r7, #15]
 801aaa0:	f023 0301 	bic.w	r3, r3, #1
 801aaa4:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801aaa6:	687b      	ldr	r3, [r7, #4]
 801aaa8:	f993 3000 	ldrsb.w	r3, [r3]
 801aaac:	220d      	movs	r2, #13
 801aaae:	2108      	movs	r1, #8
 801aab0:	4618      	mov	r0, r3
 801aab2:	f7fd f81a 	bl	8017aea <RegionCommonValueInRange>
 801aab6:	4603      	mov	r3, r0
 801aab8:	2b00      	cmp	r3, #0
 801aaba:	d103      	bne.n	801aac4 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801aabc:	7bfb      	ldrb	r3, [r7, #15]
 801aabe:	f023 0302 	bic.w	r3, r3, #2
 801aac2:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801aac4:	687b      	ldr	r3, [r7, #4]
 801aac6:	f993 3000 	ldrsb.w	r3, [r3]
 801aaca:	2207      	movs	r2, #7
 801aacc:	2105      	movs	r1, #5
 801aace:	4618      	mov	r0, r3
 801aad0:	f7fd f80b 	bl	8017aea <RegionCommonValueInRange>
 801aad4:	4603      	mov	r3, r0
 801aad6:	2b01      	cmp	r3, #1
 801aad8:	d004      	beq.n	801aae4 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801aada:	687b      	ldr	r3, [r7, #4]
 801aadc:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801aae0:	2b0d      	cmp	r3, #13
 801aae2:	dd03      	ble.n	801aaec <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801aae4:	7bfb      	ldrb	r3, [r7, #15]
 801aae6:	f023 0302 	bic.w	r3, r3, #2
 801aaea:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801aaec:	687b      	ldr	r3, [r7, #4]
 801aaee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801aaf2:	2203      	movs	r2, #3
 801aaf4:	2100      	movs	r1, #0
 801aaf6:	4618      	mov	r0, r3
 801aaf8:	f7fc fff7 	bl	8017aea <RegionCommonValueInRange>
 801aafc:	4603      	mov	r3, r0
 801aafe:	2b00      	cmp	r3, #0
 801ab00:	d103      	bne.n	801ab0a <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801ab02:	7bfb      	ldrb	r3, [r7, #15]
 801ab04:	f023 0304 	bic.w	r3, r3, #4
 801ab08:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801ab0a:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab0c:	4618      	mov	r0, r3
 801ab0e:	3710      	adds	r7, #16
 801ab10:	46bd      	mov	sp, r7
 801ab12:	bd80      	pop	{r7, pc}

0801ab14 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801ab14:	b480      	push	{r7}
 801ab16:	b083      	sub	sp, #12
 801ab18:	af00      	add	r7, sp, #0
 801ab1a:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801ab1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ab20:	4618      	mov	r0, r3
 801ab22:	370c      	adds	r7, #12
 801ab24:	46bd      	mov	sp, r7
 801ab26:	bc80      	pop	{r7}
 801ab28:	4770      	bx	lr

0801ab2a <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801ab2a:	b480      	push	{r7}
 801ab2c:	b083      	sub	sp, #12
 801ab2e:	af00      	add	r7, sp, #0
 801ab30:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801ab32:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ab36:	4618      	mov	r0, r3
 801ab38:	370c      	adds	r7, #12
 801ab3a:	46bd      	mov	sp, r7
 801ab3c:	bc80      	pop	{r7}
 801ab3e:	4770      	bx	lr

0801ab40 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801ab40:	b480      	push	{r7}
 801ab42:	b083      	sub	sp, #12
 801ab44:	af00      	add	r7, sp, #0
 801ab46:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801ab48:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ab4c:	4618      	mov	r0, r3
 801ab4e:	370c      	adds	r7, #12
 801ab50:	46bd      	mov	sp, r7
 801ab52:	bc80      	pop	{r7}
 801ab54:	4770      	bx	lr
	...

0801ab58 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801ab58:	b480      	push	{r7}
 801ab5a:	b083      	sub	sp, #12
 801ab5c:	af00      	add	r7, sp, #0
 801ab5e:	4603      	mov	r3, r0
 801ab60:	460a      	mov	r2, r1
 801ab62:	71fb      	strb	r3, [r7, #7]
 801ab64:	4613      	mov	r3, r2
 801ab66:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801ab68:	79bb      	ldrb	r3, [r7, #6]
 801ab6a:	2b00      	cmp	r3, #0
 801ab6c:	d108      	bne.n	801ab80 <RegionUS915AlternateDr+0x28>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801ab6e:	4b16      	ldr	r3, [pc, #88]	@ (801abc8 <RegionUS915AlternateDr+0x70>)
 801ab70:	681b      	ldr	r3, [r3, #0]
 801ab72:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 801ab76:	3201      	adds	r2, #1
 801ab78:	b2d2      	uxtb	r2, r2
 801ab7a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 801ab7e:	e007      	b.n	801ab90 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801ab80:	4b11      	ldr	r3, [pc, #68]	@ (801abc8 <RegionUS915AlternateDr+0x70>)
 801ab82:	681b      	ldr	r3, [r3, #0]
 801ab84:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 801ab88:	3a01      	subs	r2, #1
 801ab8a:	b2d2      	uxtb	r2, r2
 801ab8c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801ab90:	4b0d      	ldr	r3, [pc, #52]	@ (801abc8 <RegionUS915AlternateDr+0x70>)
 801ab92:	681b      	ldr	r3, [r3, #0]
 801ab94:	f893 209d 	ldrb.w	r2, [r3, #157]	@ 0x9d
 801ab98:	4b0c      	ldr	r3, [pc, #48]	@ (801abcc <RegionUS915AlternateDr+0x74>)
 801ab9a:	fba3 1302 	umull	r1, r3, r3, r2
 801ab9e:	0859      	lsrs	r1, r3, #1
 801aba0:	460b      	mov	r3, r1
 801aba2:	00db      	lsls	r3, r3, #3
 801aba4:	440b      	add	r3, r1
 801aba6:	1ad3      	subs	r3, r2, r3
 801aba8:	b2db      	uxtb	r3, r3
 801abaa:	2b00      	cmp	r3, #0
 801abac:	d102      	bne.n	801abb4 <RegionUS915AlternateDr+0x5c>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801abae:	2304      	movs	r3, #4
 801abb0:	71fb      	strb	r3, [r7, #7]
 801abb2:	e001      	b.n	801abb8 <RegionUS915AlternateDr+0x60>
    }
    else
    {
        currentDr = DR_0;
 801abb4:	2300      	movs	r3, #0
 801abb6:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801abb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801abbc:	4618      	mov	r0, r3
 801abbe:	370c      	adds	r7, #12
 801abc0:	46bd      	mov	sp, r7
 801abc2:	bc80      	pop	{r7}
 801abc4:	4770      	bx	lr
 801abc6:	bf00      	nop
 801abc8:	20002100 	.word	0x20002100
 801abcc:	38e38e39 	.word	0x38e38e39

0801abd0 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801abd0:	b580      	push	{r7, lr}
 801abd2:	b0a8      	sub	sp, #160	@ 0xa0
 801abd4:	af02      	add	r7, sp, #8
 801abd6:	60f8      	str	r0, [r7, #12]
 801abd8:	60b9      	str	r1, [r7, #8]
 801abda:	607a      	str	r2, [r7, #4]
 801abdc:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801abde:	2300      	movs	r3, #0
 801abe0:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 801abe4:	2300      	movs	r3, #0
 801abe6:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801abea:	2300      	movs	r3, #0
 801abec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801abee:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 801abf2:	2244      	movs	r2, #68	@ 0x44
 801abf4:	2100      	movs	r1, #0
 801abf6:	4618      	mov	r0, r3
 801abf8:	f005 ff63 	bl	8020ac2 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801abfc:	230c      	movs	r3, #12
 801abfe:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801ac02:	4b6b      	ldr	r3, [pc, #428]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac04:	681b      	ldr	r3, [r3, #0]
 801ac06:	3390      	adds	r3, #144	@ 0x90
 801ac08:	2204      	movs	r2, #4
 801ac0a:	2100      	movs	r1, #0
 801ac0c:	4618      	mov	r0, r3
 801ac0e:	f7fc ffbd 	bl	8017b8c <RegionCommonCountChannels>
 801ac12:	4603      	mov	r3, r0
 801ac14:	2b00      	cmp	r3, #0
 801ac16:	d110      	bne.n	801ac3a <RegionUS915NextChannel+0x6a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801ac18:	4b65      	ldr	r3, [pc, #404]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac1a:	681b      	ldr	r3, [r3, #0]
 801ac1c:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801ac20:	4b64      	ldr	r3, [pc, #400]	@ (801adb4 <RegionUS915NextChannel+0x1e4>)
 801ac22:	681b      	ldr	r3, [r3, #0]
 801ac24:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801ac28:	2204      	movs	r2, #4
 801ac2a:	4619      	mov	r1, r3
 801ac2c:	f7fc ffda 	bl	8017be4 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801ac30:	4b5f      	ldr	r3, [pc, #380]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac32:	681b      	ldr	r3, [r3, #0]
 801ac34:	2200      	movs	r2, #0
 801ac36:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801ac3a:	68fb      	ldr	r3, [r7, #12]
 801ac3c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ac40:	2b03      	cmp	r3, #3
 801ac42:	dd0e      	ble.n	801ac62 <RegionUS915NextChannel+0x92>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801ac44:	4b5a      	ldr	r3, [pc, #360]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac46:	681b      	ldr	r3, [r3, #0]
 801ac48:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 801ac4c:	b2db      	uxtb	r3, r3
 801ac4e:	2b00      	cmp	r3, #0
 801ac50:	d107      	bne.n	801ac62 <RegionUS915NextChannel+0x92>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801ac52:	4b58      	ldr	r3, [pc, #352]	@ (801adb4 <RegionUS915NextChannel+0x1e4>)
 801ac54:	681a      	ldr	r2, [r3, #0]
 801ac56:	4b56      	ldr	r3, [pc, #344]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac58:	681b      	ldr	r3, [r3, #0]
 801ac5a:	f8b2 2488 	ldrh.w	r2, [r2, #1160]	@ 0x488
 801ac5e:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801ac62:	68fb      	ldr	r3, [r7, #12]
 801ac64:	7a5b      	ldrb	r3, [r3, #9]
 801ac66:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801ac68:	68fb      	ldr	r3, [r7, #12]
 801ac6a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ac6e:	b2db      	uxtb	r3, r3
 801ac70:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801ac72:	4b4f      	ldr	r3, [pc, #316]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac74:	681b      	ldr	r3, [r3, #0]
 801ac76:	3390      	adds	r3, #144	@ 0x90
 801ac78:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801ac7a:	4b4e      	ldr	r3, [pc, #312]	@ (801adb4 <RegionUS915NextChannel+0x1e4>)
 801ac7c:	681b      	ldr	r3, [r3, #0]
 801ac7e:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
 801ac80:	4b4b      	ldr	r3, [pc, #300]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ac82:	681b      	ldr	r3, [r3, #0]
 801ac84:	623b      	str	r3, [r7, #32]
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801ac86:	2348      	movs	r3, #72	@ 0x48
 801ac88:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 801ac8a:	2300      	movs	r3, #0
 801ac8c:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801ac8e:	68fb      	ldr	r3, [r7, #12]
 801ac90:	681b      	ldr	r3, [r3, #0]
 801ac92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801ac94:	68fb      	ldr	r3, [r7, #12]
 801ac96:	685b      	ldr	r3, [r3, #4]
 801ac98:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801ac9a:	68fb      	ldr	r3, [r7, #12]
 801ac9c:	7a9b      	ldrb	r3, [r3, #10]
 801ac9e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801aca2:	2301      	movs	r3, #1
 801aca4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801aca8:	68fa      	ldr	r2, [r7, #12]
 801acaa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801acae:	320c      	adds	r2, #12
 801acb0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801acb4:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801acb8:	68fb      	ldr	r3, [r7, #12]
 801acba:	7d1b      	ldrb	r3, [r3, #20]
 801acbc:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801acc0:	68fb      	ldr	r3, [r7, #12]
 801acc2:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801acc6:	68fb      	ldr	r3, [r7, #12]
 801acc8:	8adb      	ldrh	r3, [r3, #22]
 801acca:	4619      	mov	r1, r3
 801accc:	4610      	mov	r0, r2
 801acce:	f7fe ff01 	bl	8019ad4 <GetTimeOnAir>
 801acd2:	4603      	mov	r3, r0
 801acd4:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801acd6:	f107 0314 	add.w	r3, r7, #20
 801acda:	64bb      	str	r3, [r7, #72]	@ 0x48
    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801acdc:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 801ace0:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 801ace4:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 801ace8:	687b      	ldr	r3, [r7, #4]
 801acea:	9301      	str	r3, [sp, #4]
 801acec:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 801acf0:	9300      	str	r3, [sp, #0]
 801acf2:	460b      	mov	r3, r1
 801acf4:	6839      	ldr	r1, [r7, #0]
 801acf6:	f7fd fb60 	bl	80183ba <RegionCommonIdentifyChannels>
 801acfa:	4603      	mov	r3, r0
 801acfc:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801ad00:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 801ad04:	2b00      	cmp	r3, #0
 801ad06:	d14d      	bne.n	801ada4 <RegionUS915NextChannel+0x1d4>
    {
        if( nextChanParams->Joined == true )
 801ad08:	68fb      	ldr	r3, [r7, #12]
 801ad0a:	7a5b      	ldrb	r3, [r3, #9]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d00e      	beq.n	801ad2e <RegionUS915NextChannel+0x15e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801ad10:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 801ad14:	3b01      	subs	r3, #1
 801ad16:	4619      	mov	r1, r3
 801ad18:	2000      	movs	r0, #0
 801ad1a:	f000 f8f5 	bl	801af08 <randr>
 801ad1e:	4603      	mov	r3, r0
 801ad20:	3398      	adds	r3, #152	@ 0x98
 801ad22:	443b      	add	r3, r7
 801ad24:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801ad28:	68bb      	ldr	r3, [r7, #8]
 801ad2a:	701a      	strb	r2, [r3, #0]
 801ad2c:	e030      	b.n	801ad90 <RegionUS915NextChannel+0x1c0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801ad2e:	68fb      	ldr	r3, [r7, #12]
 801ad30:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801ad34:	2b00      	cmp	r3, #0
 801ad36:	d10f      	bne.n	801ad58 <RegionUS915NextChannel+0x188>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801ad38:	4b1d      	ldr	r3, [pc, #116]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ad3a:	681b      	ldr	r3, [r3, #0]
 801ad3c:	f103 0090 	add.w	r0, r3, #144	@ 0x90
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801ad40:	4b1b      	ldr	r3, [pc, #108]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ad42:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801ad44:	339c      	adds	r3, #156	@ 0x9c
 801ad46:	68ba      	ldr	r2, [r7, #8]
 801ad48:	4619      	mov	r1, r3
 801ad4a:	f7fc fc89 	bl	8017660 <RegionBaseUSComputeNext125kHzJoinChannel>
 801ad4e:	4603      	mov	r3, r0
 801ad50:	2b03      	cmp	r3, #3
 801ad52:	d11d      	bne.n	801ad90 <RegionUS915NextChannel+0x1c0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801ad54:	2303      	movs	r3, #3
 801ad56:	e027      	b.n	801ada8 <RegionUS915NextChannel+0x1d8>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801ad58:	2300      	movs	r3, #0
 801ad5a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801ad5e:	e004      	b.n	801ad6a <RegionUS915NextChannel+0x19a>
                {
                    i++;
 801ad60:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801ad64:	3301      	adds	r3, #1
 801ad66:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801ad6a:	4b11      	ldr	r3, [pc, #68]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ad6c:	681b      	ldr	r3, [r3, #0]
 801ad6e:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 801ad72:	b2da      	uxtb	r2, r3
 801ad74:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801ad78:	fa42 f303 	asr.w	r3, r2, r3
 801ad7c:	f003 0301 	and.w	r3, r3, #1
 801ad80:	2b00      	cmp	r3, #0
 801ad82:	d0ed      	beq.n	801ad60 <RegionUS915NextChannel+0x190>
                }
                *channel = 64 + i;
 801ad84:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801ad88:	3340      	adds	r3, #64	@ 0x40
 801ad8a:	b2da      	uxtb	r2, r3
 801ad8c:	68bb      	ldr	r3, [r7, #8]
 801ad8e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801ad90:	4b07      	ldr	r3, [pc, #28]	@ (801adb0 <RegionUS915NextChannel+0x1e0>)
 801ad92:	681b      	ldr	r3, [r3, #0]
 801ad94:	f103 0090 	add.w	r0, r3, #144	@ 0x90
 801ad98:	68bb      	ldr	r3, [r7, #8]
 801ad9a:	781b      	ldrb	r3, [r3, #0]
 801ad9c:	2248      	movs	r2, #72	@ 0x48
 801ad9e:	4619      	mov	r1, r3
 801ada0:	f7fc fec0 	bl	8017b24 <RegionCommonChanDisable>
    }
    return status;
 801ada4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801ada8:	4618      	mov	r0, r3
 801adaa:	3798      	adds	r7, #152	@ 0x98
 801adac:	46bd      	mov	sp, r7
 801adae:	bd80      	pop	{r7, pc}
 801adb0:	20002100 	.word	0x20002100
 801adb4:	20002104 	.word	0x20002104

0801adb8 <RegionUS915SetContinuousWave>:
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801adb8:	b590      	push	{r4, r7, lr}
 801adba:	b085      	sub	sp, #20
 801adbc:	af00      	add	r7, sp, #0
 801adbe:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, RegionNvmGroup2->ChannelsMask );
 801adc0:	687b      	ldr	r3, [r7, #4]
 801adc2:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801adc6:	4b23      	ldr	r3, [pc, #140]	@ (801ae54 <RegionUS915SetContinuousWave+0x9c>)
 801adc8:	681a      	ldr	r2, [r3, #0]
 801adca:	4b23      	ldr	r3, [pc, #140]	@ (801ae58 <RegionUS915SetContinuousWave+0xa0>)
 801adcc:	6819      	ldr	r1, [r3, #0]
 801adce:	687b      	ldr	r3, [r7, #4]
 801add0:	781b      	ldrb	r3, [r3, #0]
 801add2:	461c      	mov	r4, r3
 801add4:	4623      	mov	r3, r4
 801add6:	005b      	lsls	r3, r3, #1
 801add8:	4423      	add	r3, r4
 801adda:	009b      	lsls	r3, r3, #2
 801addc:	440b      	add	r3, r1
 801adde:	3309      	adds	r3, #9
 801ade0:	781b      	ldrb	r3, [r3, #0]
 801ade2:	4619      	mov	r1, r3
 801ade4:	460b      	mov	r3, r1
 801ade6:	005b      	lsls	r3, r3, #1
 801ade8:	440b      	add	r3, r1
 801adea:	00db      	lsls	r3, r3, #3
 801adec:	4413      	add	r3, r2
 801adee:	3302      	adds	r3, #2
 801adf0:	f993 1000 	ldrsb.w	r1, [r3]
 801adf4:	687b      	ldr	r3, [r7, #4]
 801adf6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801adfa:	4b17      	ldr	r3, [pc, #92]	@ (801ae58 <RegionUS915SetContinuousWave+0xa0>)
 801adfc:	681b      	ldr	r3, [r3, #0]
 801adfe:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 801ae02:	f7fe fded 	bl	80199e0 <LimitTxPower>
 801ae06:	4603      	mov	r3, r0
 801ae08:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801ae0a:	2300      	movs	r3, #0
 801ae0c:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = RegionNvmGroup2->Channels[continuousWave->Channel].Frequency;
 801ae0e:	4b12      	ldr	r3, [pc, #72]	@ (801ae58 <RegionUS915SetContinuousWave+0xa0>)
 801ae10:	681a      	ldr	r2, [r3, #0]
 801ae12:	687b      	ldr	r3, [r7, #4]
 801ae14:	781b      	ldrb	r3, [r3, #0]
 801ae16:	4619      	mov	r1, r3
 801ae18:	460b      	mov	r3, r1
 801ae1a:	005b      	lsls	r3, r3, #1
 801ae1c:	440b      	add	r3, r1
 801ae1e:	009b      	lsls	r3, r3, #2
 801ae20:	4413      	add	r3, r2
 801ae22:	681b      	ldr	r3, [r3, #0]
 801ae24:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801ae26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ae2a:	f04f 0200 	mov.w	r2, #0
 801ae2e:	490b      	ldr	r1, [pc, #44]	@ (801ae5c <RegionUS915SetContinuousWave+0xa4>)
 801ae30:	4618      	mov	r0, r3
 801ae32:	f7fd f9d3 	bl	80181dc <RegionCommonComputeTxPower>
 801ae36:	4603      	mov	r3, r0
 801ae38:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 801ae3a:	4b09      	ldr	r3, [pc, #36]	@ (801ae60 <RegionUS915SetContinuousWave+0xa8>)
 801ae3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ae3e:	687a      	ldr	r2, [r7, #4]
 801ae40:	8992      	ldrh	r2, [r2, #12]
 801ae42:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801ae46:	68b8      	ldr	r0, [r7, #8]
 801ae48:	4798      	blx	r3
#endif /* REGION_US915 */
}
 801ae4a:	bf00      	nop
 801ae4c:	3714      	adds	r7, #20
 801ae4e:	46bd      	mov	sp, r7
 801ae50:	bd90      	pop	{r4, r7, pc}
 801ae52:	bf00      	nop
 801ae54:	20002100 	.word	0x20002100
 801ae58:	20002104 	.word	0x20002104
 801ae5c:	41f00000 	.word	0x41f00000
 801ae60:	08023bb4 	.word	0x08023bb4

0801ae64 <RegionUS915ApplyDrOffset>:
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801ae64:	b480      	push	{r7}
 801ae66:	b085      	sub	sp, #20
 801ae68:	af00      	add	r7, sp, #0
 801ae6a:	4603      	mov	r3, r0
 801ae6c:	71fb      	strb	r3, [r7, #7]
 801ae6e:	460b      	mov	r3, r1
 801ae70:	71bb      	strb	r3, [r7, #6]
 801ae72:	4613      	mov	r3, r2
 801ae74:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801ae76:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801ae7a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801ae7e:	4909      	ldr	r1, [pc, #36]	@ (801aea4 <RegionUS915ApplyDrOffset+0x40>)
 801ae80:	0092      	lsls	r2, r2, #2
 801ae82:	440a      	add	r2, r1
 801ae84:	4413      	add	r3, r2
 801ae86:	781b      	ldrb	r3, [r3, #0]
 801ae88:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801ae8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ae8e:	2b00      	cmp	r3, #0
 801ae90:	da01      	bge.n	801ae96 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801ae92:	2300      	movs	r3, #0
 801ae94:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801ae96:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801ae98:	4618      	mov	r0, r3
 801ae9a:	3714      	adds	r7, #20
 801ae9c:	46bd      	mov	sp, r7
 801ae9e:	bc80      	pop	{r7}
 801aea0:	4770      	bx	lr
 801aea2:	bf00      	nop
 801aea4:	08023b80 	.word	0x08023b80

0801aea8 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801aea8:	b480      	push	{r7}
 801aeaa:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801aeac:	4b0d      	ldr	r3, [pc, #52]	@ (801aee4 <rand1+0x3c>)
 801aeae:	681b      	ldr	r3, [r3, #0]
 801aeb0:	4a0d      	ldr	r2, [pc, #52]	@ (801aee8 <rand1+0x40>)
 801aeb2:	fb02 f303 	mul.w	r3, r2, r3
 801aeb6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 801aeba:	3339      	adds	r3, #57	@ 0x39
 801aebc:	4a09      	ldr	r2, [pc, #36]	@ (801aee4 <rand1+0x3c>)
 801aebe:	6013      	str	r3, [r2, #0]
 801aec0:	4b08      	ldr	r3, [pc, #32]	@ (801aee4 <rand1+0x3c>)
 801aec2:	681a      	ldr	r2, [r3, #0]
 801aec4:	2303      	movs	r3, #3
 801aec6:	fba3 1302 	umull	r1, r3, r3, r2
 801aeca:	1ad1      	subs	r1, r2, r3
 801aecc:	0849      	lsrs	r1, r1, #1
 801aece:	440b      	add	r3, r1
 801aed0:	0f99      	lsrs	r1, r3, #30
 801aed2:	460b      	mov	r3, r1
 801aed4:	07db      	lsls	r3, r3, #31
 801aed6:	1a5b      	subs	r3, r3, r1
 801aed8:	1ad1      	subs	r1, r2, r3
 801aeda:	460b      	mov	r3, r1
}
 801aedc:	4618      	mov	r0, r3
 801aede:	46bd      	mov	sp, r7
 801aee0:	bc80      	pop	{r7}
 801aee2:	4770      	bx	lr
 801aee4:	20000154 	.word	0x20000154
 801aee8:	41c64e6d 	.word	0x41c64e6d

0801aeec <srand1>:

void srand1( uint32_t seed )
{
 801aeec:	b480      	push	{r7}
 801aeee:	b083      	sub	sp, #12
 801aef0:	af00      	add	r7, sp, #0
 801aef2:	6078      	str	r0, [r7, #4]
    next = seed;
 801aef4:	4a03      	ldr	r2, [pc, #12]	@ (801af04 <srand1+0x18>)
 801aef6:	687b      	ldr	r3, [r7, #4]
 801aef8:	6013      	str	r3, [r2, #0]
}
 801aefa:	bf00      	nop
 801aefc:	370c      	adds	r7, #12
 801aefe:	46bd      	mov	sp, r7
 801af00:	bc80      	pop	{r7}
 801af02:	4770      	bx	lr
 801af04:	20000154 	.word	0x20000154

0801af08 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801af08:	b580      	push	{r7, lr}
 801af0a:	b082      	sub	sp, #8
 801af0c:	af00      	add	r7, sp, #0
 801af0e:	6078      	str	r0, [r7, #4]
 801af10:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801af12:	f7ff ffc9 	bl	801aea8 <rand1>
 801af16:	4602      	mov	r2, r0
 801af18:	6839      	ldr	r1, [r7, #0]
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	1acb      	subs	r3, r1, r3
 801af1e:	3301      	adds	r3, #1
 801af20:	fb92 f1f3 	sdiv	r1, r2, r3
 801af24:	fb01 f303 	mul.w	r3, r1, r3
 801af28:	1ad2      	subs	r2, r2, r3
 801af2a:	687b      	ldr	r3, [r7, #4]
 801af2c:	4413      	add	r3, r2
}
 801af2e:	4618      	mov	r0, r3
 801af30:	3708      	adds	r7, #8
 801af32:	46bd      	mov	sp, r7
 801af34:	bd80      	pop	{r7, pc}

0801af36 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801af36:	b480      	push	{r7}
 801af38:	b085      	sub	sp, #20
 801af3a:	af00      	add	r7, sp, #0
 801af3c:	60f8      	str	r0, [r7, #12]
 801af3e:	60b9      	str	r1, [r7, #8]
 801af40:	4613      	mov	r3, r2
 801af42:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801af44:	e007      	b.n	801af56 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801af46:	68ba      	ldr	r2, [r7, #8]
 801af48:	1c53      	adds	r3, r2, #1
 801af4a:	60bb      	str	r3, [r7, #8]
 801af4c:	68fb      	ldr	r3, [r7, #12]
 801af4e:	1c59      	adds	r1, r3, #1
 801af50:	60f9      	str	r1, [r7, #12]
 801af52:	7812      	ldrb	r2, [r2, #0]
 801af54:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801af56:	88fb      	ldrh	r3, [r7, #6]
 801af58:	1e5a      	subs	r2, r3, #1
 801af5a:	80fa      	strh	r2, [r7, #6]
 801af5c:	2b00      	cmp	r3, #0
 801af5e:	d1f2      	bne.n	801af46 <memcpy1+0x10>
    }
}
 801af60:	bf00      	nop
 801af62:	bf00      	nop
 801af64:	3714      	adds	r7, #20
 801af66:	46bd      	mov	sp, r7
 801af68:	bc80      	pop	{r7}
 801af6a:	4770      	bx	lr

0801af6c <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801af6c:	b480      	push	{r7}
 801af6e:	b085      	sub	sp, #20
 801af70:	af00      	add	r7, sp, #0
 801af72:	60f8      	str	r0, [r7, #12]
 801af74:	60b9      	str	r1, [r7, #8]
 801af76:	4613      	mov	r3, r2
 801af78:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801af7a:	88fb      	ldrh	r3, [r7, #6]
 801af7c:	3b01      	subs	r3, #1
 801af7e:	68fa      	ldr	r2, [r7, #12]
 801af80:	4413      	add	r3, r2
 801af82:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801af84:	e007      	b.n	801af96 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801af86:	68ba      	ldr	r2, [r7, #8]
 801af88:	1c53      	adds	r3, r2, #1
 801af8a:	60bb      	str	r3, [r7, #8]
 801af8c:	68fb      	ldr	r3, [r7, #12]
 801af8e:	1e59      	subs	r1, r3, #1
 801af90:	60f9      	str	r1, [r7, #12]
 801af92:	7812      	ldrb	r2, [r2, #0]
 801af94:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801af96:	88fb      	ldrh	r3, [r7, #6]
 801af98:	1e5a      	subs	r2, r3, #1
 801af9a:	80fa      	strh	r2, [r7, #6]
 801af9c:	2b00      	cmp	r3, #0
 801af9e:	d1f2      	bne.n	801af86 <memcpyr+0x1a>
    }
}
 801afa0:	bf00      	nop
 801afa2:	bf00      	nop
 801afa4:	3714      	adds	r7, #20
 801afa6:	46bd      	mov	sp, r7
 801afa8:	bc80      	pop	{r7}
 801afaa:	4770      	bx	lr

0801afac <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801afac:	b480      	push	{r7}
 801afae:	b083      	sub	sp, #12
 801afb0:	af00      	add	r7, sp, #0
 801afb2:	6078      	str	r0, [r7, #4]
 801afb4:	460b      	mov	r3, r1
 801afb6:	70fb      	strb	r3, [r7, #3]
 801afb8:	4613      	mov	r3, r2
 801afba:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801afbc:	e004      	b.n	801afc8 <memset1+0x1c>
    {
        *dst++ = value;
 801afbe:	687b      	ldr	r3, [r7, #4]
 801afc0:	1c5a      	adds	r2, r3, #1
 801afc2:	607a      	str	r2, [r7, #4]
 801afc4:	78fa      	ldrb	r2, [r7, #3]
 801afc6:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801afc8:	883b      	ldrh	r3, [r7, #0]
 801afca:	1e5a      	subs	r2, r3, #1
 801afcc:	803a      	strh	r2, [r7, #0]
 801afce:	2b00      	cmp	r3, #0
 801afd0:	d1f5      	bne.n	801afbe <memset1+0x12>
    }
}
 801afd2:	bf00      	nop
 801afd4:	bf00      	nop
 801afd6:	370c      	adds	r7, #12
 801afd8:	46bd      	mov	sp, r7
 801afda:	bc80      	pop	{r7}
 801afdc:	4770      	bx	lr
	...

0801afe0 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801afe0:	b480      	push	{r7}
 801afe2:	b085      	sub	sp, #20
 801afe4:	af00      	add	r7, sp, #0
 801afe6:	6078      	str	r0, [r7, #4]
 801afe8:	460b      	mov	r3, r1
 801afea:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801afec:	f04f 33ff 	mov.w	r3, #4294967295
 801aff0:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801aff2:	687b      	ldr	r3, [r7, #4]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d101      	bne.n	801affc <Crc32+0x1c>
    {
        return 0;
 801aff8:	2300      	movs	r3, #0
 801affa:	e026      	b.n	801b04a <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801affc:	2300      	movs	r3, #0
 801affe:	817b      	strh	r3, [r7, #10]
 801b000:	e01d      	b.n	801b03e <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801b002:	897b      	ldrh	r3, [r7, #10]
 801b004:	687a      	ldr	r2, [r7, #4]
 801b006:	4413      	add	r3, r2
 801b008:	781b      	ldrb	r3, [r3, #0]
 801b00a:	461a      	mov	r2, r3
 801b00c:	68fb      	ldr	r3, [r7, #12]
 801b00e:	4053      	eors	r3, r2
 801b010:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b012:	2300      	movs	r3, #0
 801b014:	813b      	strh	r3, [r7, #8]
 801b016:	e00c      	b.n	801b032 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801b018:	68fb      	ldr	r3, [r7, #12]
 801b01a:	085a      	lsrs	r2, r3, #1
 801b01c:	68fb      	ldr	r3, [r7, #12]
 801b01e:	f003 0301 	and.w	r3, r3, #1
 801b022:	425b      	negs	r3, r3
 801b024:	490b      	ldr	r1, [pc, #44]	@ (801b054 <Crc32+0x74>)
 801b026:	400b      	ands	r3, r1
 801b028:	4053      	eors	r3, r2
 801b02a:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b02c:	893b      	ldrh	r3, [r7, #8]
 801b02e:	3301      	adds	r3, #1
 801b030:	813b      	strh	r3, [r7, #8]
 801b032:	893b      	ldrh	r3, [r7, #8]
 801b034:	2b07      	cmp	r3, #7
 801b036:	d9ef      	bls.n	801b018 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801b038:	897b      	ldrh	r3, [r7, #10]
 801b03a:	3301      	adds	r3, #1
 801b03c:	817b      	strh	r3, [r7, #10]
 801b03e:	897a      	ldrh	r2, [r7, #10]
 801b040:	887b      	ldrh	r3, [r7, #2]
 801b042:	429a      	cmp	r2, r3
 801b044:	d3dd      	bcc.n	801b002 <Crc32+0x22>
        }
    }

    return ~crc;
 801b046:	68fb      	ldr	r3, [r7, #12]
 801b048:	43db      	mvns	r3, r3
}
 801b04a:	4618      	mov	r0, r3
 801b04c:	3714      	adds	r7, #20
 801b04e:	46bd      	mov	sp, r7
 801b050:	bc80      	pop	{r7}
 801b052:	4770      	bx	lr
 801b054:	edb88320 	.word	0xedb88320

0801b058 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801b058:	b580      	push	{r7, lr}
 801b05a:	b084      	sub	sp, #16
 801b05c:	af02      	add	r7, sp, #8
 801b05e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801b060:	4a24      	ldr	r2, [pc, #144]	@ (801b0f4 <RadioInit+0x9c>)
 801b062:	687b      	ldr	r3, [r7, #4]
 801b064:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801b066:	4b24      	ldr	r3, [pc, #144]	@ (801b0f8 <RadioInit+0xa0>)
 801b068:	2200      	movs	r2, #0
 801b06a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801b06c:	4b22      	ldr	r3, [pc, #136]	@ (801b0f8 <RadioInit+0xa0>)
 801b06e:	2200      	movs	r2, #0
 801b070:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801b072:	4b21      	ldr	r3, [pc, #132]	@ (801b0f8 <RadioInit+0xa0>)
 801b074:	2200      	movs	r2, #0
 801b076:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801b078:	4b1f      	ldr	r3, [pc, #124]	@ (801b0f8 <RadioInit+0xa0>)
 801b07a:	2200      	movs	r2, #0
 801b07c:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801b07e:	481f      	ldr	r0, [pc, #124]	@ (801b0fc <RadioInit+0xa4>)
 801b080:	f001 ffc2 	bl	801d008 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801b084:	4b1c      	ldr	r3, [pc, #112]	@ (801b0f8 <RadioInit+0xa0>)
 801b086:	2200      	movs	r2, #0
 801b088:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801b08a:	4b1b      	ldr	r3, [pc, #108]	@ (801b0f8 <RadioInit+0xa0>)
 801b08c:	2200      	movs	r2, #0
 801b08e:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801b090:	f002 fa56 	bl	801d540 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801b094:	2100      	movs	r1, #0
 801b096:	2000      	movs	r0, #0
 801b098:	f002 fe22 	bl	801dce0 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801b09c:	2204      	movs	r2, #4
 801b09e:	2100      	movs	r1, #0
 801b0a0:	2001      	movs	r0, #1
 801b0a2:	f002 fbdf 	bl	801d864 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b0a6:	2300      	movs	r3, #0
 801b0a8:	2200      	movs	r2, #0
 801b0aa:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801b0ae:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801b0b2:	f002 fb0f 	bl	801d6d4 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801b0b6:	f000 fe99 	bl	801bdec <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801b0ba:	2300      	movs	r3, #0
 801b0bc:	9300      	str	r3, [sp, #0]
 801b0be:	4b10      	ldr	r3, [pc, #64]	@ (801b100 <RadioInit+0xa8>)
 801b0c0:	2200      	movs	r2, #0
 801b0c2:	f04f 31ff 	mov.w	r1, #4294967295
 801b0c6:	480f      	ldr	r0, [pc, #60]	@ (801b104 <RadioInit+0xac>)
 801b0c8:	f004 f844 	bl	801f154 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801b0cc:	2300      	movs	r3, #0
 801b0ce:	9300      	str	r3, [sp, #0]
 801b0d0:	4b0d      	ldr	r3, [pc, #52]	@ (801b108 <RadioInit+0xb0>)
 801b0d2:	2200      	movs	r2, #0
 801b0d4:	f04f 31ff 	mov.w	r1, #4294967295
 801b0d8:	480c      	ldr	r0, [pc, #48]	@ (801b10c <RadioInit+0xb4>)
 801b0da:	f004 f83b 	bl	801f154 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801b0de:	4809      	ldr	r0, [pc, #36]	@ (801b104 <RadioInit+0xac>)
 801b0e0:	f004 f8dc 	bl	801f29c <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801b0e4:	4809      	ldr	r0, [pc, #36]	@ (801b10c <RadioInit+0xb4>)
 801b0e6:	f004 f8d9 	bl	801f29c <UTIL_TIMER_Stop>
}
 801b0ea:	bf00      	nop
 801b0ec:	3708      	adds	r7, #8
 801b0ee:	46bd      	mov	sp, r7
 801b0f0:	bd80      	pop	{r7, pc}
 801b0f2:	bf00      	nop
 801b0f4:	20002208 	.word	0x20002208
 801b0f8:	2000220c 	.word	0x2000220c
 801b0fc:	0801c1e1 	.word	0x0801c1e1
 801b100:	0801c169 	.word	0x0801c169
 801b104:	20002268 	.word	0x20002268
 801b108:	0801c17d 	.word	0x0801c17d
 801b10c:	20002280 	.word	0x20002280

0801b110 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801b110:	b580      	push	{r7, lr}
 801b112:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801b114:	f001 ffc0 	bl	801d098 <SUBGRF_GetOperatingMode>
 801b118:	4603      	mov	r3, r0
 801b11a:	2b07      	cmp	r3, #7
 801b11c:	d00a      	beq.n	801b134 <RadioGetStatus+0x24>
 801b11e:	2b07      	cmp	r3, #7
 801b120:	dc0a      	bgt.n	801b138 <RadioGetStatus+0x28>
 801b122:	2b04      	cmp	r3, #4
 801b124:	d002      	beq.n	801b12c <RadioGetStatus+0x1c>
 801b126:	2b05      	cmp	r3, #5
 801b128:	d002      	beq.n	801b130 <RadioGetStatus+0x20>
 801b12a:	e005      	b.n	801b138 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801b12c:	2302      	movs	r3, #2
 801b12e:	e004      	b.n	801b13a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801b130:	2301      	movs	r3, #1
 801b132:	e002      	b.n	801b13a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801b134:	2303      	movs	r3, #3
 801b136:	e000      	b.n	801b13a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801b138:	2300      	movs	r3, #0
    }
}
 801b13a:	4618      	mov	r0, r3
 801b13c:	bd80      	pop	{r7, pc}
	...

0801b140 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801b140:	b580      	push	{r7, lr}
 801b142:	b082      	sub	sp, #8
 801b144:	af00      	add	r7, sp, #0
 801b146:	4603      	mov	r3, r0
 801b148:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801b14a:	4a2a      	ldr	r2, [pc, #168]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b14c:	79fb      	ldrb	r3, [r7, #7]
 801b14e:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801b150:	79fb      	ldrb	r3, [r7, #7]
 801b152:	4618      	mov	r0, r3
 801b154:	f003 f9b1 	bl	801e4ba <RFW_SetRadioModem>
    switch( modem )
 801b158:	79fb      	ldrb	r3, [r7, #7]
 801b15a:	2b05      	cmp	r3, #5
 801b15c:	d80e      	bhi.n	801b17c <RadioSetModem+0x3c>
 801b15e:	a201      	add	r2, pc, #4	@ (adr r2, 801b164 <RadioSetModem+0x24>)
 801b160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b164:	0801b18b 	.word	0x0801b18b
 801b168:	0801b199 	.word	0x0801b199
 801b16c:	0801b17d 	.word	0x0801b17d
 801b170:	0801b1bf 	.word	0x0801b1bf
 801b174:	0801b1cd 	.word	0x0801b1cd
 801b178:	0801b1db 	.word	0x0801b1db
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801b17c:	2003      	movs	r0, #3
 801b17e:	f002 fb4b 	bl	801d818 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b182:	4b1c      	ldr	r3, [pc, #112]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b184:	2200      	movs	r2, #0
 801b186:	735a      	strb	r2, [r3, #13]
        break;
 801b188:	e02f      	b.n	801b1ea <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b18a:	2000      	movs	r0, #0
 801b18c:	f002 fb44 	bl	801d818 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b190:	4b18      	ldr	r3, [pc, #96]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b192:	2200      	movs	r2, #0
 801b194:	735a      	strb	r2, [r3, #13]
        break;
 801b196:	e028      	b.n	801b1ea <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801b198:	2001      	movs	r0, #1
 801b19a:	f002 fb3d 	bl	801d818 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801b19e:	4b15      	ldr	r3, [pc, #84]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1a0:	7b5a      	ldrb	r2, [r3, #13]
 801b1a2:	4b14      	ldr	r3, [pc, #80]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1a4:	7b1b      	ldrb	r3, [r3, #12]
 801b1a6:	429a      	cmp	r2, r3
 801b1a8:	d01e      	beq.n	801b1e8 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801b1aa:	4b12      	ldr	r3, [pc, #72]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1ac:	7b1a      	ldrb	r2, [r3, #12]
 801b1ae:	4b11      	ldr	r3, [pc, #68]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1b0:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801b1b2:	4b10      	ldr	r3, [pc, #64]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1b4:	7b5b      	ldrb	r3, [r3, #13]
 801b1b6:	4618      	mov	r0, r3
 801b1b8:	f000 ffa0 	bl	801c0fc <RadioSetPublicNetwork>
        }
        break;
 801b1bc:	e014      	b.n	801b1e8 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b1be:	2002      	movs	r0, #2
 801b1c0:	f002 fb2a 	bl	801d818 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b1c4:	4b0b      	ldr	r3, [pc, #44]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1c6:	2200      	movs	r2, #0
 801b1c8:	735a      	strb	r2, [r3, #13]
        break;
 801b1ca:	e00e      	b.n	801b1ea <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801b1cc:	2002      	movs	r0, #2
 801b1ce:	f002 fb23 	bl	801d818 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b1d2:	4b08      	ldr	r3, [pc, #32]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1d4:	2200      	movs	r2, #0
 801b1d6:	735a      	strb	r2, [r3, #13]
        break;
 801b1d8:	e007      	b.n	801b1ea <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801b1da:	2000      	movs	r0, #0
 801b1dc:	f002 fb1c 	bl	801d818 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801b1e0:	4b04      	ldr	r3, [pc, #16]	@ (801b1f4 <RadioSetModem+0xb4>)
 801b1e2:	2200      	movs	r2, #0
 801b1e4:	735a      	strb	r2, [r3, #13]
        break;
 801b1e6:	e000      	b.n	801b1ea <RadioSetModem+0xaa>
        break;
 801b1e8:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801b1ea:	bf00      	nop
 801b1ec:	3708      	adds	r7, #8
 801b1ee:	46bd      	mov	sp, r7
 801b1f0:	bd80      	pop	{r7, pc}
 801b1f2:	bf00      	nop
 801b1f4:	2000220c 	.word	0x2000220c

0801b1f8 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801b1f8:	b580      	push	{r7, lr}
 801b1fa:	b082      	sub	sp, #8
 801b1fc:	af00      	add	r7, sp, #0
 801b1fe:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801b200:	6878      	ldr	r0, [r7, #4]
 801b202:	f002 fac3 	bl	801d78c <SUBGRF_SetRfFrequency>
}
 801b206:	bf00      	nop
 801b208:	3708      	adds	r7, #8
 801b20a:	46bd      	mov	sp, r7
 801b20c:	bd80      	pop	{r7, pc}

0801b20e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801b20e:	b580      	push	{r7, lr}
 801b210:	b090      	sub	sp, #64	@ 0x40
 801b212:	af0a      	add	r7, sp, #40	@ 0x28
 801b214:	60f8      	str	r0, [r7, #12]
 801b216:	60b9      	str	r1, [r7, #8]
 801b218:	603b      	str	r3, [r7, #0]
 801b21a:	4613      	mov	r3, r2
 801b21c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801b21e:	2301      	movs	r3, #1
 801b220:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801b222:	2300      	movs	r3, #0
 801b224:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801b226:	2300      	movs	r3, #0
 801b228:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801b22a:	f000 fdf2 	bl	801be12 <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801b22e:	2000      	movs	r0, #0
 801b230:	f7ff ff86 	bl	801b140 <RadioSetModem>

    RadioSetChannel( freq );
 801b234:	68f8      	ldr	r0, [r7, #12]
 801b236:	f7ff ffdf 	bl	801b1f8 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801b23a:	2301      	movs	r3, #1
 801b23c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b23e:	2300      	movs	r3, #0
 801b240:	9308      	str	r3, [sp, #32]
 801b242:	2300      	movs	r3, #0
 801b244:	9307      	str	r3, [sp, #28]
 801b246:	2300      	movs	r3, #0
 801b248:	9306      	str	r3, [sp, #24]
 801b24a:	2300      	movs	r3, #0
 801b24c:	9305      	str	r3, [sp, #20]
 801b24e:	2300      	movs	r3, #0
 801b250:	9304      	str	r3, [sp, #16]
 801b252:	2300      	movs	r3, #0
 801b254:	9303      	str	r3, [sp, #12]
 801b256:	2300      	movs	r3, #0
 801b258:	9302      	str	r3, [sp, #8]
 801b25a:	2303      	movs	r3, #3
 801b25c:	9301      	str	r3, [sp, #4]
 801b25e:	68bb      	ldr	r3, [r7, #8]
 801b260:	9300      	str	r3, [sp, #0]
 801b262:	2300      	movs	r3, #0
 801b264:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801b268:	68b9      	ldr	r1, [r7, #8]
 801b26a:	2000      	movs	r0, #0
 801b26c:	f000 f83c 	bl	801b2e8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801b270:	2000      	movs	r0, #0
 801b272:	f000 fdd5 	bl	801be20 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801b276:	f000 ff6f 	bl	801c158 <RadioGetWakeupTime>
 801b27a:	4603      	mov	r3, r0
 801b27c:	4618      	mov	r0, r3
 801b27e:	f7e7 fa1d 	bl	80026bc <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801b282:	f004 f925 	bl	801f4d0 <UTIL_TIMER_GetCurrentTime>
 801b286:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b288:	e00d      	b.n	801b2a6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801b28a:	2000      	movs	r0, #0
 801b28c:	f000 feb6 	bl	801bffc <RadioRssi>
 801b290:	4603      	mov	r3, r0
 801b292:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801b294:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801b298:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801b29c:	429a      	cmp	r2, r3
 801b29e:	dd02      	ble.n	801b2a6 <RadioIsChannelFree+0x98>
        {
            status = false;
 801b2a0:	2300      	movs	r3, #0
 801b2a2:	75fb      	strb	r3, [r7, #23]
            break;
 801b2a4:	e006      	b.n	801b2b4 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801b2a6:	6938      	ldr	r0, [r7, #16]
 801b2a8:	f004 f924 	bl	801f4f4 <UTIL_TIMER_GetElapsedTime>
 801b2ac:	4602      	mov	r2, r0
 801b2ae:	683b      	ldr	r3, [r7, #0]
 801b2b0:	4293      	cmp	r3, r2
 801b2b2:	d8ea      	bhi.n	801b28a <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801b2b4:	f000 fdad 	bl	801be12 <RadioStandby>

    return status;
 801b2b8:	7dfb      	ldrb	r3, [r7, #23]
}
 801b2ba:	4618      	mov	r0, r3
 801b2bc:	3718      	adds	r7, #24
 801b2be:	46bd      	mov	sp, r7
 801b2c0:	bd80      	pop	{r7, pc}

0801b2c2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801b2c2:	b580      	push	{r7, lr}
 801b2c4:	b082      	sub	sp, #8
 801b2c6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801b2c8:	2300      	movs	r3, #0
 801b2ca:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801b2cc:	2300      	movs	r3, #0
 801b2ce:	2200      	movs	r2, #0
 801b2d0:	2100      	movs	r1, #0
 801b2d2:	2000      	movs	r0, #0
 801b2d4:	f002 f9fe 	bl	801d6d4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801b2d8:	f001 ffaf 	bl	801d23a <SUBGRF_GetRandom>
 801b2dc:	6078      	str	r0, [r7, #4]

    return rnd;
 801b2de:	687b      	ldr	r3, [r7, #4]
}
 801b2e0:	4618      	mov	r0, r3
 801b2e2:	3708      	adds	r7, #8
 801b2e4:	46bd      	mov	sp, r7
 801b2e6:	bd80      	pop	{r7, pc}

0801b2e8 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801b2e8:	b580      	push	{r7, lr}
 801b2ea:	b08a      	sub	sp, #40	@ 0x28
 801b2ec:	af00      	add	r7, sp, #0
 801b2ee:	60b9      	str	r1, [r7, #8]
 801b2f0:	607a      	str	r2, [r7, #4]
 801b2f2:	461a      	mov	r2, r3
 801b2f4:	4603      	mov	r3, r0
 801b2f6:	73fb      	strb	r3, [r7, #15]
 801b2f8:	4613      	mov	r3, r2
 801b2fa:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801b2fc:	4ab9      	ldr	r2, [pc, #740]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b2fe:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801b302:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801b304:	f003 f897 	bl	801e436 <RFW_DeInit>
    if( rxContinuous == true )
 801b308:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801b30c:	2b00      	cmp	r3, #0
 801b30e:	d001      	beq.n	801b314 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801b310:	2300      	movs	r3, #0
 801b312:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 801b314:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b318:	2b00      	cmp	r3, #0
 801b31a:	d004      	beq.n	801b326 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801b31c:	4ab2      	ldr	r2, [pc, #712]	@ (801b5e8 <RadioSetRxConfig+0x300>)
 801b31e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801b322:	7013      	strb	r3, [r2, #0]
 801b324:	e002      	b.n	801b32c <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801b326:	4bb0      	ldr	r3, [pc, #704]	@ (801b5e8 <RadioSetRxConfig+0x300>)
 801b328:	22ff      	movs	r2, #255	@ 0xff
 801b32a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801b32c:	7bfb      	ldrb	r3, [r7, #15]
 801b32e:	2b05      	cmp	r3, #5
 801b330:	d009      	beq.n	801b346 <RadioSetRxConfig+0x5e>
 801b332:	2b05      	cmp	r3, #5
 801b334:	f300 81d7 	bgt.w	801b6e6 <RadioSetRxConfig+0x3fe>
 801b338:	2b00      	cmp	r3, #0
 801b33a:	f000 80bf 	beq.w	801b4bc <RadioSetRxConfig+0x1d4>
 801b33e:	2b01      	cmp	r3, #1
 801b340:	f000 8124 	beq.w	801b58c <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801b344:	e1cf      	b.n	801b6e6 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801b346:	2001      	movs	r0, #1
 801b348:	f002 f8bc 	bl	801d4c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b34c:	4ba5      	ldr	r3, [pc, #660]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b34e:	2200      	movs	r2, #0
 801b350:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b354:	4aa3      	ldr	r2, [pc, #652]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b356:	687b      	ldr	r3, [r7, #4]
 801b358:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801b35a:	4ba2      	ldr	r3, [pc, #648]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b35c:	2209      	movs	r2, #9
 801b35e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801b362:	4ba0      	ldr	r3, [pc, #640]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b364:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b368:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b36a:	68b8      	ldr	r0, [r7, #8]
 801b36c:	f002 ff96 	bl	801e29c <SUBGRF_GetFskBandwidthRegValue>
 801b370:	4603      	mov	r3, r0
 801b372:	461a      	mov	r2, r3
 801b374:	4b9b      	ldr	r3, [pc, #620]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b376:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b37a:	4b9a      	ldr	r3, [pc, #616]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b37c:	2200      	movs	r2, #0
 801b37e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b380:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b382:	00db      	lsls	r3, r3, #3
 801b384:	b29a      	uxth	r2, r3
 801b386:	4b97      	ldr	r3, [pc, #604]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b388:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801b38a:	4b96      	ldr	r3, [pc, #600]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b38c:	2200      	movs	r2, #0
 801b38e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801b390:	4b94      	ldr	r3, [pc, #592]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b392:	2210      	movs	r2, #16
 801b394:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b396:	4b93      	ldr	r3, [pc, #588]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b398:	2200      	movs	r2, #0
 801b39a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801b39c:	4b91      	ldr	r3, [pc, #580]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b39e:	2200      	movs	r2, #0
 801b3a0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b3a2:	4b91      	ldr	r3, [pc, #580]	@ (801b5e8 <RadioSetRxConfig+0x300>)
 801b3a4:	781a      	ldrb	r2, [r3, #0]
 801b3a6:	4b8f      	ldr	r3, [pc, #572]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b3a8:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b3aa:	4b8e      	ldr	r3, [pc, #568]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b3ac:	2201      	movs	r2, #1
 801b3ae:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801b3b0:	4b8c      	ldr	r3, [pc, #560]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b3b2:	2200      	movs	r2, #0
 801b3b4:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801b3b6:	2005      	movs	r0, #5
 801b3b8:	f7ff fec2 	bl	801b140 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b3bc:	488b      	ldr	r0, [pc, #556]	@ (801b5ec <RadioSetRxConfig+0x304>)
 801b3be:	f002 fb1f 	bl	801da00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b3c2:	488b      	ldr	r0, [pc, #556]	@ (801b5f0 <RadioSetRxConfig+0x308>)
 801b3c4:	f002 fbee 	bl	801dba4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b3c8:	4a8a      	ldr	r2, [pc, #552]	@ (801b5f4 <RadioSetRxConfig+0x30c>)
 801b3ca:	f107 031c 	add.w	r3, r7, #28
 801b3ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b3d2:	e883 0003 	stmia.w	r3, {r0, r1}
 801b3d6:	f107 031c 	add.w	r3, r7, #28
 801b3da:	4618      	mov	r0, r3
 801b3dc:	f001 feab 	bl	801d136 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b3e0:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b3e4:	f001 fef6 	bl	801d1d4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801b3e8:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801b3ec:	f000 fe24 	bl	801c038 <RadioRead>
 801b3f0:	4603      	mov	r3, r0
 801b3f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801b3f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b3fa:	f023 0310 	bic.w	r3, r3, #16
 801b3fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 801b402:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b406:	4619      	mov	r1, r3
 801b408:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 801b40c:	f000 fe02 	bl	801c014 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 801b410:	2104      	movs	r1, #4
 801b412:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801b416:	f000 fdfd 	bl	801c014 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801b41a:	f640 009b 	movw	r0, #2203	@ 0x89b
 801b41e:	f000 fe0b 	bl	801c038 <RadioRead>
 801b422:	4603      	mov	r3, r0
 801b424:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801b428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b42c:	f023 031c 	bic.w	r3, r3, #28
 801b430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801b434:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b438:	f043 0308 	orr.w	r3, r3, #8
 801b43c:	b2db      	uxtb	r3, r3
 801b43e:	4619      	mov	r1, r3
 801b440:	f640 009b 	movw	r0, #2203	@ 0x89b
 801b444:	f000 fde6 	bl	801c014 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801b448:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801b44c:	f000 fdf4 	bl	801c038 <RadioRead>
 801b450:	4603      	mov	r3, r0
 801b452:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801b456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b45a:	f023 0318 	bic.w	r3, r3, #24
 801b45e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801b462:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b466:	f043 0318 	orr.w	r3, r3, #24
 801b46a:	b2db      	uxtb	r3, r3
 801b46c:	4619      	mov	r1, r3
 801b46e:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801b472:	f000 fdcf 	bl	801c014 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801b476:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b47a:	f000 fddd 	bl	801c038 <RadioRead>
 801b47e:	4603      	mov	r3, r0
 801b480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801b484:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b488:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801b48c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 801b490:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b494:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 801b498:	b2db      	uxtb	r3, r3
 801b49a:	4619      	mov	r1, r3
 801b49c:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b4a0:	f000 fdb8 	bl	801c014 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b4a4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b4a6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b4aa:	fb02 f303 	mul.w	r3, r2, r3
 801b4ae:	461a      	mov	r2, r3
 801b4b0:	687b      	ldr	r3, [r7, #4]
 801b4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 801b4b6:	4a4b      	ldr	r2, [pc, #300]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4b8:	6093      	str	r3, [r2, #8]
            break;
 801b4ba:	e115      	b.n	801b6e8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b4bc:	2000      	movs	r0, #0
 801b4be:	f002 f801 	bl	801d4c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b4c2:	4b48      	ldr	r3, [pc, #288]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4c4:	2200      	movs	r2, #0
 801b4c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b4ca:	4a46      	ldr	r2, [pc, #280]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4cc:	687b      	ldr	r3, [r7, #4]
 801b4ce:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b4d0:	4b44      	ldr	r3, [pc, #272]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4d2:	220b      	movs	r2, #11
 801b4d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b4d8:	68b8      	ldr	r0, [r7, #8]
 801b4da:	f002 fedf 	bl	801e29c <SUBGRF_GetFskBandwidthRegValue>
 801b4de:	4603      	mov	r3, r0
 801b4e0:	461a      	mov	r2, r3
 801b4e2:	4b40      	ldr	r3, [pc, #256]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b4e8:	4b3e      	ldr	r3, [pc, #248]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4ea:	2200      	movs	r2, #0
 801b4ec:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b4ee:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b4f0:	00db      	lsls	r3, r3, #3
 801b4f2:	b29a      	uxth	r2, r3
 801b4f4:	4b3b      	ldr	r3, [pc, #236]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4f6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b4f8:	4b3a      	ldr	r3, [pc, #232]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b4fa:	2204      	movs	r2, #4
 801b4fc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801b4fe:	4b39      	ldr	r3, [pc, #228]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b500:	2218      	movs	r2, #24
 801b502:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b504:	4b37      	ldr	r3, [pc, #220]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b506:	2200      	movs	r2, #0
 801b508:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b50a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801b50e:	f083 0301 	eor.w	r3, r3, #1
 801b512:	b2db      	uxtb	r3, r3
 801b514:	461a      	mov	r2, r3
 801b516:	4b33      	ldr	r3, [pc, #204]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b518:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801b51a:	4b33      	ldr	r3, [pc, #204]	@ (801b5e8 <RadioSetRxConfig+0x300>)
 801b51c:	781a      	ldrb	r2, [r3, #0]
 801b51e:	4b31      	ldr	r3, [pc, #196]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b520:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801b522:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801b526:	2b00      	cmp	r3, #0
 801b528:	d003      	beq.n	801b532 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b52a:	4b2e      	ldr	r3, [pc, #184]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b52c:	22f2      	movs	r2, #242	@ 0xf2
 801b52e:	75da      	strb	r2, [r3, #23]
 801b530:	e002      	b.n	801b538 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b532:	4b2c      	ldr	r3, [pc, #176]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b534:	2201      	movs	r2, #1
 801b536:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b538:	4b2a      	ldr	r3, [pc, #168]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b53a:	2201      	movs	r2, #1
 801b53c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b53e:	f000 fc68 	bl	801be12 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801b542:	2000      	movs	r0, #0
 801b544:	f7ff fdfc 	bl	801b140 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b548:	4828      	ldr	r0, [pc, #160]	@ (801b5ec <RadioSetRxConfig+0x304>)
 801b54a:	f002 fa59 	bl	801da00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b54e:	4828      	ldr	r0, [pc, #160]	@ (801b5f0 <RadioSetRxConfig+0x308>)
 801b550:	f002 fb28 	bl	801dba4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b554:	4a28      	ldr	r2, [pc, #160]	@ (801b5f8 <RadioSetRxConfig+0x310>)
 801b556:	f107 0314 	add.w	r3, r7, #20
 801b55a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b55e:	e883 0003 	stmia.w	r3, {r0, r1}
 801b562:	f107 0314 	add.w	r3, r7, #20
 801b566:	4618      	mov	r0, r3
 801b568:	f001 fde5 	bl	801d136 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b56c:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b570:	f001 fe30 	bl	801d1d4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801b574:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b576:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801b57a:	fb02 f303 	mul.w	r3, r2, r3
 801b57e:	461a      	mov	r2, r3
 801b580:	687b      	ldr	r3, [r7, #4]
 801b582:	fbb2 f3f3 	udiv	r3, r2, r3
 801b586:	4a17      	ldr	r2, [pc, #92]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b588:	6093      	str	r3, [r2, #8]
            break;
 801b58a:	e0ad      	b.n	801b6e8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801b58c:	2000      	movs	r0, #0
 801b58e:	f001 ff99 	bl	801d4c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b592:	4b14      	ldr	r3, [pc, #80]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b594:	2201      	movs	r2, #1
 801b596:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801b59a:	687b      	ldr	r3, [r7, #4]
 801b59c:	b2da      	uxtb	r2, r3
 801b59e:	4b11      	ldr	r3, [pc, #68]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b5a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801b5a4:	4a15      	ldr	r2, [pc, #84]	@ (801b5fc <RadioSetRxConfig+0x314>)
 801b5a6:	68bb      	ldr	r3, [r7, #8]
 801b5a8:	4413      	add	r3, r2
 801b5aa:	781a      	ldrb	r2, [r3, #0]
 801b5ac:	4b0d      	ldr	r3, [pc, #52]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b5ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801b5b2:	4a0c      	ldr	r2, [pc, #48]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b5b4:	7bbb      	ldrb	r3, [r7, #14]
 801b5b6:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b5ba:	68bb      	ldr	r3, [r7, #8]
 801b5bc:	2b00      	cmp	r3, #0
 801b5be:	d105      	bne.n	801b5cc <RadioSetRxConfig+0x2e4>
 801b5c0:	687b      	ldr	r3, [r7, #4]
 801b5c2:	2b0b      	cmp	r3, #11
 801b5c4:	d008      	beq.n	801b5d8 <RadioSetRxConfig+0x2f0>
 801b5c6:	687b      	ldr	r3, [r7, #4]
 801b5c8:	2b0c      	cmp	r3, #12
 801b5ca:	d005      	beq.n	801b5d8 <RadioSetRxConfig+0x2f0>
 801b5cc:	68bb      	ldr	r3, [r7, #8]
 801b5ce:	2b01      	cmp	r3, #1
 801b5d0:	d116      	bne.n	801b600 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b5d2:	687b      	ldr	r3, [r7, #4]
 801b5d4:	2b0c      	cmp	r3, #12
 801b5d6:	d113      	bne.n	801b600 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b5d8:	4b02      	ldr	r3, [pc, #8]	@ (801b5e4 <RadioSetRxConfig+0x2fc>)
 801b5da:	2201      	movs	r2, #1
 801b5dc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b5e0:	e012      	b.n	801b608 <RadioSetRxConfig+0x320>
 801b5e2:	bf00      	nop
 801b5e4:	2000220c 	.word	0x2000220c
 801b5e8:	20000158 	.word	0x20000158
 801b5ec:	20002244 	.word	0x20002244
 801b5f0:	2000221a 	.word	0x2000221a
 801b5f4:	08023490 	.word	0x08023490
 801b5f8:	08023498 	.word	0x08023498
 801b5fc:	08023c40 	.word	0x08023c40
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801b600:	4b3b      	ldr	r3, [pc, #236]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b602:	2200      	movs	r2, #0
 801b604:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801b608:	4b39      	ldr	r3, [pc, #228]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b60a:	2201      	movs	r2, #1
 801b60c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b60e:	4b38      	ldr	r3, [pc, #224]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b610:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801b614:	2b05      	cmp	r3, #5
 801b616:	d004      	beq.n	801b622 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801b618:	4b35      	ldr	r3, [pc, #212]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b61a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b61e:	2b06      	cmp	r3, #6
 801b620:	d10a      	bne.n	801b638 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801b622:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b624:	2b0b      	cmp	r3, #11
 801b626:	d803      	bhi.n	801b630 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801b628:	4b31      	ldr	r3, [pc, #196]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b62a:	220c      	movs	r2, #12
 801b62c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801b62e:	e006      	b.n	801b63e <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b630:	4a2f      	ldr	r2, [pc, #188]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b632:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b634:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801b636:	e002      	b.n	801b63e <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b638:	4a2d      	ldr	r2, [pc, #180]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b63a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b63c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801b63e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801b642:	4b2b      	ldr	r3, [pc, #172]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b644:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801b646:	4b2b      	ldr	r3, [pc, #172]	@ (801b6f4 <RadioSetRxConfig+0x40c>)
 801b648:	781a      	ldrb	r2, [r3, #0]
 801b64a:	4b29      	ldr	r3, [pc, #164]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b64c:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801b64e:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801b652:	4b27      	ldr	r3, [pc, #156]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b654:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801b658:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 801b65c:	4b24      	ldr	r3, [pc, #144]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b65e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801b662:	f000 fbd6 	bl	801be12 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801b666:	2001      	movs	r0, #1
 801b668:	f7ff fd6a 	bl	801b140 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b66c:	4822      	ldr	r0, [pc, #136]	@ (801b6f8 <RadioSetRxConfig+0x410>)
 801b66e:	f002 f9c7 	bl	801da00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b672:	4822      	ldr	r0, [pc, #136]	@ (801b6fc <RadioSetRxConfig+0x414>)
 801b674:	f002 fa96 	bl	801dba4 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801b678:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801b67a:	b2db      	uxtb	r3, r3
 801b67c:	4618      	mov	r0, r3
 801b67e:	f001 ff30 	bl	801d4e2 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801b682:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801b686:	f002 fbf7 	bl	801de78 <SUBGRF_ReadRegister>
 801b68a:	4603      	mov	r3, r0
 801b68c:	f003 0301 	and.w	r3, r3, #1
 801b690:	b2db      	uxtb	r3, r3
 801b692:	4619      	mov	r1, r3
 801b694:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801b698:	f002 fbcc 	bl	801de34 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801b69c:	4b14      	ldr	r3, [pc, #80]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b69e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801b6a2:	2b01      	cmp	r3, #1
 801b6a4:	d10d      	bne.n	801b6c2 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801b6a6:	f240 7036 	movw	r0, #1846	@ 0x736
 801b6aa:	f002 fbe5 	bl	801de78 <SUBGRF_ReadRegister>
 801b6ae:	4603      	mov	r3, r0
 801b6b0:	f023 0304 	bic.w	r3, r3, #4
 801b6b4:	b2db      	uxtb	r3, r3
 801b6b6:	4619      	mov	r1, r3
 801b6b8:	f240 7036 	movw	r0, #1846	@ 0x736
 801b6bc:	f002 fbba 	bl	801de34 <SUBGRF_WriteRegister>
 801b6c0:	e00c      	b.n	801b6dc <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801b6c2:	f240 7036 	movw	r0, #1846	@ 0x736
 801b6c6:	f002 fbd7 	bl	801de78 <SUBGRF_ReadRegister>
 801b6ca:	4603      	mov	r3, r0
 801b6cc:	f043 0304 	orr.w	r3, r3, #4
 801b6d0:	b2db      	uxtb	r3, r3
 801b6d2:	4619      	mov	r1, r3
 801b6d4:	f240 7036 	movw	r0, #1846	@ 0x736
 801b6d8:	f002 fbac 	bl	801de34 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801b6dc:	4b04      	ldr	r3, [pc, #16]	@ (801b6f0 <RadioSetRxConfig+0x408>)
 801b6de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801b6e2:	609a      	str	r2, [r3, #8]
            break;
 801b6e4:	e000      	b.n	801b6e8 <RadioSetRxConfig+0x400>
            break;
 801b6e6:	bf00      	nop
    }
}
 801b6e8:	bf00      	nop
 801b6ea:	3728      	adds	r7, #40	@ 0x28
 801b6ec:	46bd      	mov	sp, r7
 801b6ee:	bd80      	pop	{r7, pc}
 801b6f0:	2000220c 	.word	0x2000220c
 801b6f4:	20000158 	.word	0x20000158
 801b6f8:	20002244 	.word	0x20002244
 801b6fc:	2000221a 	.word	0x2000221a

0801b700 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801b700:	b580      	push	{r7, lr}
 801b702:	b086      	sub	sp, #24
 801b704:	af00      	add	r7, sp, #0
 801b706:	60ba      	str	r2, [r7, #8]
 801b708:	607b      	str	r3, [r7, #4]
 801b70a:	4603      	mov	r3, r0
 801b70c:	73fb      	strb	r3, [r7, #15]
 801b70e:	460b      	mov	r3, r1
 801b710:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801b712:	f002 fe90 	bl	801e436 <RFW_DeInit>
    switch( modem )
 801b716:	7bfb      	ldrb	r3, [r7, #15]
 801b718:	2b04      	cmp	r3, #4
 801b71a:	f000 80c7 	beq.w	801b8ac <RadioSetTxConfig+0x1ac>
 801b71e:	2b04      	cmp	r3, #4
 801b720:	f300 80d6 	bgt.w	801b8d0 <RadioSetTxConfig+0x1d0>
 801b724:	2b00      	cmp	r3, #0
 801b726:	d002      	beq.n	801b72e <RadioSetTxConfig+0x2e>
 801b728:	2b01      	cmp	r3, #1
 801b72a:	d059      	beq.n	801b7e0 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801b72c:	e0d0      	b.n	801b8d0 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801b72e:	4b77      	ldr	r3, [pc, #476]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b730:	2200      	movs	r2, #0
 801b732:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801b736:	4a75      	ldr	r2, [pc, #468]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b738:	6a3b      	ldr	r3, [r7, #32]
 801b73a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801b73c:	4b73      	ldr	r3, [pc, #460]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b73e:	220b      	movs	r2, #11
 801b740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801b744:	6878      	ldr	r0, [r7, #4]
 801b746:	f002 fda9 	bl	801e29c <SUBGRF_GetFskBandwidthRegValue>
 801b74a:	4603      	mov	r3, r0
 801b74c:	461a      	mov	r2, r3
 801b74e:	4b6f      	ldr	r3, [pc, #444]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b750:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801b754:	4a6d      	ldr	r2, [pc, #436]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b756:	68bb      	ldr	r3, [r7, #8]
 801b758:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801b75a:	4b6c      	ldr	r3, [pc, #432]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b75c:	2200      	movs	r2, #0
 801b75e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801b760:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b762:	00db      	lsls	r3, r3, #3
 801b764:	b29a      	uxth	r2, r3
 801b766:	4b69      	ldr	r3, [pc, #420]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b768:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801b76a:	4b68      	ldr	r3, [pc, #416]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b76c:	2204      	movs	r2, #4
 801b76e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801b770:	4b66      	ldr	r3, [pc, #408]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b772:	2218      	movs	r2, #24
 801b774:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801b776:	4b65      	ldr	r3, [pc, #404]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b778:	2200      	movs	r2, #0
 801b77a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801b77c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801b780:	f083 0301 	eor.w	r3, r3, #1
 801b784:	b2db      	uxtb	r3, r3
 801b786:	461a      	mov	r2, r3
 801b788:	4b60      	ldr	r3, [pc, #384]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b78a:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801b78c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801b790:	2b00      	cmp	r3, #0
 801b792:	d003      	beq.n	801b79c <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801b794:	4b5d      	ldr	r3, [pc, #372]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b796:	22f2      	movs	r2, #242	@ 0xf2
 801b798:	75da      	strb	r2, [r3, #23]
 801b79a:	e002      	b.n	801b7a2 <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801b79c:	4b5b      	ldr	r3, [pc, #364]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b79e:	2201      	movs	r2, #1
 801b7a0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801b7a2:	4b5a      	ldr	r3, [pc, #360]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b7a4:	2201      	movs	r2, #1
 801b7a6:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801b7a8:	f000 fb33 	bl	801be12 <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801b7ac:	2000      	movs	r0, #0
 801b7ae:	f7ff fcc7 	bl	801b140 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b7b2:	4857      	ldr	r0, [pc, #348]	@ (801b910 <RadioSetTxConfig+0x210>)
 801b7b4:	f002 f924 	bl	801da00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b7b8:	4856      	ldr	r0, [pc, #344]	@ (801b914 <RadioSetTxConfig+0x214>)
 801b7ba:	f002 f9f3 	bl	801dba4 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801b7be:	4a56      	ldr	r2, [pc, #344]	@ (801b918 <RadioSetTxConfig+0x218>)
 801b7c0:	f107 0310 	add.w	r3, r7, #16
 801b7c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b7c8:	e883 0003 	stmia.w	r3, {r0, r1}
 801b7cc:	f107 0310 	add.w	r3, r7, #16
 801b7d0:	4618      	mov	r0, r3
 801b7d2:	f001 fcb0 	bl	801d136 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801b7d6:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801b7da:	f001 fcfb 	bl	801d1d4 <SUBGRF_SetWhiteningSeed>
            break;
 801b7de:	e078      	b.n	801b8d2 <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801b7e0:	4b4a      	ldr	r3, [pc, #296]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b7e2:	2201      	movs	r2, #1
 801b7e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801b7e8:	6a3b      	ldr	r3, [r7, #32]
 801b7ea:	b2da      	uxtb	r2, r3
 801b7ec:	4b47      	ldr	r3, [pc, #284]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b7ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801b7f2:	4a4a      	ldr	r2, [pc, #296]	@ (801b91c <RadioSetTxConfig+0x21c>)
 801b7f4:	687b      	ldr	r3, [r7, #4]
 801b7f6:	4413      	add	r3, r2
 801b7f8:	781a      	ldrb	r2, [r3, #0]
 801b7fa:	4b44      	ldr	r3, [pc, #272]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b7fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801b800:	4a42      	ldr	r2, [pc, #264]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b802:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801b806:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801b80a:	687b      	ldr	r3, [r7, #4]
 801b80c:	2b00      	cmp	r3, #0
 801b80e:	d105      	bne.n	801b81c <RadioSetTxConfig+0x11c>
 801b810:	6a3b      	ldr	r3, [r7, #32]
 801b812:	2b0b      	cmp	r3, #11
 801b814:	d008      	beq.n	801b828 <RadioSetTxConfig+0x128>
 801b816:	6a3b      	ldr	r3, [r7, #32]
 801b818:	2b0c      	cmp	r3, #12
 801b81a:	d005      	beq.n	801b828 <RadioSetTxConfig+0x128>
 801b81c:	687b      	ldr	r3, [r7, #4]
 801b81e:	2b01      	cmp	r3, #1
 801b820:	d107      	bne.n	801b832 <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801b822:	6a3b      	ldr	r3, [r7, #32]
 801b824:	2b0c      	cmp	r3, #12
 801b826:	d104      	bne.n	801b832 <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801b828:	4b38      	ldr	r3, [pc, #224]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b82a:	2201      	movs	r2, #1
 801b82c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801b830:	e003      	b.n	801b83a <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801b832:	4b36      	ldr	r3, [pc, #216]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b834:	2200      	movs	r2, #0
 801b836:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801b83a:	4b34      	ldr	r3, [pc, #208]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b83c:	2201      	movs	r2, #1
 801b83e:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b840:	4b32      	ldr	r3, [pc, #200]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b842:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801b846:	2b05      	cmp	r3, #5
 801b848:	d004      	beq.n	801b854 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801b84a:	4b30      	ldr	r3, [pc, #192]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b84c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801b850:	2b06      	cmp	r3, #6
 801b852:	d10a      	bne.n	801b86a <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801b854:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b856:	2b0b      	cmp	r3, #11
 801b858:	d803      	bhi.n	801b862 <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801b85a:	4b2c      	ldr	r3, [pc, #176]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b85c:	220c      	movs	r2, #12
 801b85e:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801b860:	e006      	b.n	801b870 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b862:	4a2a      	ldr	r2, [pc, #168]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b864:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b866:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801b868:	e002      	b.n	801b870 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801b86a:	4a28      	ldr	r2, [pc, #160]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b86c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801b86e:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801b870:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801b874:	4b25      	ldr	r3, [pc, #148]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b876:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801b878:	4b29      	ldr	r3, [pc, #164]	@ (801b920 <RadioSetTxConfig+0x220>)
 801b87a:	781a      	ldrb	r2, [r3, #0]
 801b87c:	4b23      	ldr	r3, [pc, #140]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b87e:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801b880:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801b884:	4b21      	ldr	r3, [pc, #132]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b886:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801b88a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801b88e:	4b1f      	ldr	r3, [pc, #124]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b890:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801b894:	f000 fabd 	bl	801be12 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801b898:	2001      	movs	r0, #1
 801b89a:	f7ff fc51 	bl	801b140 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b89e:	481c      	ldr	r0, [pc, #112]	@ (801b910 <RadioSetTxConfig+0x210>)
 801b8a0:	f002 f8ae 	bl	801da00 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801b8a4:	481b      	ldr	r0, [pc, #108]	@ (801b914 <RadioSetTxConfig+0x214>)
 801b8a6:	f002 f97d 	bl	801dba4 <SUBGRF_SetPacketParams>
            break;
 801b8aa:	e012      	b.n	801b8d2 <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801b8ac:	2004      	movs	r0, #4
 801b8ae:	f7ff fc47 	bl	801b140 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801b8b2:	4b16      	ldr	r3, [pc, #88]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b8b4:	2202      	movs	r2, #2
 801b8b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801b8ba:	4a14      	ldr	r2, [pc, #80]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b8bc:	6a3b      	ldr	r3, [r7, #32]
 801b8be:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801b8c0:	4b12      	ldr	r3, [pc, #72]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b8c2:	2216      	movs	r2, #22
 801b8c4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801b8c8:	4811      	ldr	r0, [pc, #68]	@ (801b910 <RadioSetTxConfig+0x210>)
 801b8ca:	f002 f899 	bl	801da00 <SUBGRF_SetModulationParams>
            break;
 801b8ce:	e000      	b.n	801b8d2 <RadioSetTxConfig+0x1d2>
            break;
 801b8d0:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801b8d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801b8d6:	4618      	mov	r0, r3
 801b8d8:	f002 fbe2 	bl	801e0a0 <SUBGRF_SetRfTxPower>
 801b8dc:	4603      	mov	r3, r0
 801b8de:	461a      	mov	r2, r3
 801b8e0:	4b0a      	ldr	r3, [pc, #40]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b8e2:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801b8e6:	210e      	movs	r1, #14
 801b8e8:	f640 101f 	movw	r0, #2335	@ 0x91f
 801b8ec:	f002 faa2 	bl	801de34 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801b8f0:	4b06      	ldr	r3, [pc, #24]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b8f2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801b8f6:	4618      	mov	r0, r3
 801b8f8:	f002 fdb1 	bl	801e45e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801b8fc:	4a03      	ldr	r2, [pc, #12]	@ (801b90c <RadioSetTxConfig+0x20c>)
 801b8fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801b900:	6053      	str	r3, [r2, #4]
}
 801b902:	bf00      	nop
 801b904:	3718      	adds	r7, #24
 801b906:	46bd      	mov	sp, r7
 801b908:	bd80      	pop	{r7, pc}
 801b90a:	bf00      	nop
 801b90c:	2000220c 	.word	0x2000220c
 801b910:	20002244 	.word	0x20002244
 801b914:	2000221a 	.word	0x2000221a
 801b918:	08023498 	.word	0x08023498
 801b91c:	08023c40 	.word	0x08023c40
 801b920:	20000158 	.word	0x20000158

0801b924 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801b924:	b480      	push	{r7}
 801b926:	b083      	sub	sp, #12
 801b928:	af00      	add	r7, sp, #0
 801b92a:	6078      	str	r0, [r7, #4]
    return true;
 801b92c:	2301      	movs	r3, #1
}
 801b92e:	4618      	mov	r0, r3
 801b930:	370c      	adds	r7, #12
 801b932:	46bd      	mov	sp, r7
 801b934:	bc80      	pop	{r7}
 801b936:	4770      	bx	lr

0801b938 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801b938:	b480      	push	{r7}
 801b93a:	b085      	sub	sp, #20
 801b93c:	af00      	add	r7, sp, #0
 801b93e:	4603      	mov	r3, r0
 801b940:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801b942:	2300      	movs	r3, #0
 801b944:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801b946:	79fb      	ldrb	r3, [r7, #7]
 801b948:	2b0a      	cmp	r3, #10
 801b94a:	d83e      	bhi.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
 801b94c:	a201      	add	r2, pc, #4	@ (adr r2, 801b954 <RadioGetLoRaBandwidthInHz+0x1c>)
 801b94e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b952:	bf00      	nop
 801b954:	0801b981 	.word	0x0801b981
 801b958:	0801b991 	.word	0x0801b991
 801b95c:	0801b9a1 	.word	0x0801b9a1
 801b960:	0801b9b1 	.word	0x0801b9b1
 801b964:	0801b9b9 	.word	0x0801b9b9
 801b968:	0801b9bf 	.word	0x0801b9bf
 801b96c:	0801b9c5 	.word	0x0801b9c5
 801b970:	0801b9cb 	.word	0x0801b9cb
 801b974:	0801b989 	.word	0x0801b989
 801b978:	0801b999 	.word	0x0801b999
 801b97c:	0801b9a9 	.word	0x0801b9a9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801b980:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801b984:	60fb      	str	r3, [r7, #12]
        break;
 801b986:	e020      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801b988:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 801b98c:	60fb      	str	r3, [r7, #12]
        break;
 801b98e:	e01c      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801b990:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801b994:	60fb      	str	r3, [r7, #12]
        break;
 801b996:	e018      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801b998:	f245 1361 	movw	r3, #20833	@ 0x5161
 801b99c:	60fb      	str	r3, [r7, #12]
        break;
 801b99e:	e014      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801b9a0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801b9a4:	60fb      	str	r3, [r7, #12]
        break;
 801b9a6:	e010      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801b9a8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 801b9ac:	60fb      	str	r3, [r7, #12]
        break;
 801b9ae:	e00c      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801b9b0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801b9b4:	60fb      	str	r3, [r7, #12]
        break;
 801b9b6:	e008      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801b9b8:	4b07      	ldr	r3, [pc, #28]	@ (801b9d8 <RadioGetLoRaBandwidthInHz+0xa0>)
 801b9ba:	60fb      	str	r3, [r7, #12]
        break;
 801b9bc:	e005      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801b9be:	4b07      	ldr	r3, [pc, #28]	@ (801b9dc <RadioGetLoRaBandwidthInHz+0xa4>)
 801b9c0:	60fb      	str	r3, [r7, #12]
        break;
 801b9c2:	e002      	b.n	801b9ca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801b9c4:	4b06      	ldr	r3, [pc, #24]	@ (801b9e0 <RadioGetLoRaBandwidthInHz+0xa8>)
 801b9c6:	60fb      	str	r3, [r7, #12]
        break;
 801b9c8:	bf00      	nop
    }

    return bandwidthInHz;
 801b9ca:	68fb      	ldr	r3, [r7, #12]
}
 801b9cc:	4618      	mov	r0, r3
 801b9ce:	3714      	adds	r7, #20
 801b9d0:	46bd      	mov	sp, r7
 801b9d2:	bc80      	pop	{r7}
 801b9d4:	4770      	bx	lr
 801b9d6:	bf00      	nop
 801b9d8:	0001e848 	.word	0x0001e848
 801b9dc:	0003d090 	.word	0x0003d090
 801b9e0:	0007a120 	.word	0x0007a120

0801b9e4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801b9e4:	b480      	push	{r7}
 801b9e6:	b083      	sub	sp, #12
 801b9e8:	af00      	add	r7, sp, #0
 801b9ea:	6078      	str	r0, [r7, #4]
 801b9ec:	4608      	mov	r0, r1
 801b9ee:	4611      	mov	r1, r2
 801b9f0:	461a      	mov	r2, r3
 801b9f2:	4603      	mov	r3, r0
 801b9f4:	70fb      	strb	r3, [r7, #3]
 801b9f6:	460b      	mov	r3, r1
 801b9f8:	803b      	strh	r3, [r7, #0]
 801b9fa:	4613      	mov	r3, r2
 801b9fc:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801b9fe:	883b      	ldrh	r3, [r7, #0]
 801ba00:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ba02:	78ba      	ldrb	r2, [r7, #2]
 801ba04:	f082 0201 	eor.w	r2, r2, #1
 801ba08:	b2d2      	uxtb	r2, r2
 801ba0a:	2a00      	cmp	r2, #0
 801ba0c:	d001      	beq.n	801ba12 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801ba0e:	2208      	movs	r2, #8
 801ba10:	e000      	b.n	801ba14 <RadioGetGfskTimeOnAirNumerator+0x30>
 801ba12:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801ba14:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ba16:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801ba1a:	7c3b      	ldrb	r3, [r7, #16]
 801ba1c:	7d39      	ldrb	r1, [r7, #20]
 801ba1e:	2900      	cmp	r1, #0
 801ba20:	d001      	beq.n	801ba26 <RadioGetGfskTimeOnAirNumerator+0x42>
 801ba22:	2102      	movs	r1, #2
 801ba24:	e000      	b.n	801ba28 <RadioGetGfskTimeOnAirNumerator+0x44>
 801ba26:	2100      	movs	r1, #0
 801ba28:	440b      	add	r3, r1
 801ba2a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801ba2c:	4413      	add	r3, r2
}
 801ba2e:	4618      	mov	r0, r3
 801ba30:	370c      	adds	r7, #12
 801ba32:	46bd      	mov	sp, r7
 801ba34:	bc80      	pop	{r7}
 801ba36:	4770      	bx	lr

0801ba38 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801ba38:	b480      	push	{r7}
 801ba3a:	b08b      	sub	sp, #44	@ 0x2c
 801ba3c:	af00      	add	r7, sp, #0
 801ba3e:	60f8      	str	r0, [r7, #12]
 801ba40:	60b9      	str	r1, [r7, #8]
 801ba42:	4611      	mov	r1, r2
 801ba44:	461a      	mov	r2, r3
 801ba46:	460b      	mov	r3, r1
 801ba48:	71fb      	strb	r3, [r7, #7]
 801ba4a:	4613      	mov	r3, r2
 801ba4c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801ba4e:	79fb      	ldrb	r3, [r7, #7]
 801ba50:	3304      	adds	r3, #4
 801ba52:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801ba54:	2300      	movs	r3, #0
 801ba56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801ba5a:	68bb      	ldr	r3, [r7, #8]
 801ba5c:	2b05      	cmp	r3, #5
 801ba5e:	d002      	beq.n	801ba66 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801ba60:	68bb      	ldr	r3, [r7, #8]
 801ba62:	2b06      	cmp	r3, #6
 801ba64:	d104      	bne.n	801ba70 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801ba66:	88bb      	ldrh	r3, [r7, #4]
 801ba68:	2b0b      	cmp	r3, #11
 801ba6a:	d801      	bhi.n	801ba70 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801ba6c:	230c      	movs	r3, #12
 801ba6e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801ba70:	68fb      	ldr	r3, [r7, #12]
 801ba72:	2b00      	cmp	r3, #0
 801ba74:	d105      	bne.n	801ba82 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801ba76:	68bb      	ldr	r3, [r7, #8]
 801ba78:	2b0b      	cmp	r3, #11
 801ba7a:	d008      	beq.n	801ba8e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801ba7c:	68bb      	ldr	r3, [r7, #8]
 801ba7e:	2b0c      	cmp	r3, #12
 801ba80:	d005      	beq.n	801ba8e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801ba82:	68fb      	ldr	r3, [r7, #12]
 801ba84:	2b01      	cmp	r3, #1
 801ba86:	d105      	bne.n	801ba94 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801ba88:	68bb      	ldr	r3, [r7, #8]
 801ba8a:	2b0c      	cmp	r3, #12
 801ba8c:	d102      	bne.n	801ba94 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801ba8e:	2301      	movs	r3, #1
 801ba90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801ba94:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801ba98:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801ba9a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801ba9e:	2a00      	cmp	r2, #0
 801baa0:	d001      	beq.n	801baa6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801baa2:	2210      	movs	r2, #16
 801baa4:	e000      	b.n	801baa8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801baa6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801baa8:	4413      	add	r3, r2
 801baaa:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801baac:	68bb      	ldr	r3, [r7, #8]
 801baae:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801bab0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801bab2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801bab6:	2a00      	cmp	r2, #0
 801bab8:	d001      	beq.n	801babe <RadioGetLoRaTimeOnAirNumerator+0x86>
 801baba:	2200      	movs	r2, #0
 801babc:	e000      	b.n	801bac0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801babe:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801bac0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801bac2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801bac4:	68bb      	ldr	r3, [r7, #8]
 801bac6:	2b06      	cmp	r3, #6
 801bac8:	d803      	bhi.n	801bad2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801baca:	68bb      	ldr	r3, [r7, #8]
 801bacc:	009b      	lsls	r3, r3, #2
 801bace:	623b      	str	r3, [r7, #32]
 801bad0:	e00e      	b.n	801baf0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801bad2:	69fb      	ldr	r3, [r7, #28]
 801bad4:	3308      	adds	r3, #8
 801bad6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801bad8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801badc:	2b00      	cmp	r3, #0
 801bade:	d004      	beq.n	801baea <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801bae0:	68bb      	ldr	r3, [r7, #8]
 801bae2:	3b02      	subs	r3, #2
 801bae4:	009b      	lsls	r3, r3, #2
 801bae6:	623b      	str	r3, [r7, #32]
 801bae8:	e002      	b.n	801baf0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801baea:	68bb      	ldr	r3, [r7, #8]
 801baec:	009b      	lsls	r3, r3, #2
 801baee:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801baf0:	69fb      	ldr	r3, [r7, #28]
 801baf2:	2b00      	cmp	r3, #0
 801baf4:	da01      	bge.n	801bafa <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801baf6:	2300      	movs	r3, #0
 801baf8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801bafa:	69fa      	ldr	r2, [r7, #28]
 801bafc:	6a3b      	ldr	r3, [r7, #32]
 801bafe:	4413      	add	r3, r2
 801bb00:	1e5a      	subs	r2, r3, #1
 801bb02:	6a3b      	ldr	r3, [r7, #32]
 801bb04:	fb92 f3f3 	sdiv	r3, r2, r3
 801bb08:	697a      	ldr	r2, [r7, #20]
 801bb0a:	fb03 f202 	mul.w	r2, r3, r2
 801bb0e:	88bb      	ldrh	r3, [r7, #4]
 801bb10:	4413      	add	r3, r2
    int32_t intermediate =
 801bb12:	330c      	adds	r3, #12
 801bb14:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801bb16:	68bb      	ldr	r3, [r7, #8]
 801bb18:	2b06      	cmp	r3, #6
 801bb1a:	d802      	bhi.n	801bb22 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801bb1c:	69bb      	ldr	r3, [r7, #24]
 801bb1e:	3302      	adds	r3, #2
 801bb20:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801bb22:	69bb      	ldr	r3, [r7, #24]
 801bb24:	009b      	lsls	r3, r3, #2
 801bb26:	1c5a      	adds	r2, r3, #1
 801bb28:	68bb      	ldr	r3, [r7, #8]
 801bb2a:	3b02      	subs	r3, #2
 801bb2c:	fa02 f303 	lsl.w	r3, r2, r3
}
 801bb30:	4618      	mov	r0, r3
 801bb32:	372c      	adds	r7, #44	@ 0x2c
 801bb34:	46bd      	mov	sp, r7
 801bb36:	bc80      	pop	{r7}
 801bb38:	4770      	bx	lr
	...

0801bb3c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801bb3c:	b580      	push	{r7, lr}
 801bb3e:	b08a      	sub	sp, #40	@ 0x28
 801bb40:	af04      	add	r7, sp, #16
 801bb42:	60b9      	str	r1, [r7, #8]
 801bb44:	607a      	str	r2, [r7, #4]
 801bb46:	461a      	mov	r2, r3
 801bb48:	4603      	mov	r3, r0
 801bb4a:	73fb      	strb	r3, [r7, #15]
 801bb4c:	4613      	mov	r3, r2
 801bb4e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801bb50:	2300      	movs	r3, #0
 801bb52:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801bb54:	2301      	movs	r3, #1
 801bb56:	613b      	str	r3, [r7, #16]

    switch( modem )
 801bb58:	7bfb      	ldrb	r3, [r7, #15]
 801bb5a:	2b00      	cmp	r3, #0
 801bb5c:	d002      	beq.n	801bb64 <RadioTimeOnAir+0x28>
 801bb5e:	2b01      	cmp	r3, #1
 801bb60:	d017      	beq.n	801bb92 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801bb62:	e035      	b.n	801bbd0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801bb64:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 801bb68:	8c3a      	ldrh	r2, [r7, #32]
 801bb6a:	7bb9      	ldrb	r1, [r7, #14]
 801bb6c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bb70:	9301      	str	r3, [sp, #4]
 801bb72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bb76:	9300      	str	r3, [sp, #0]
 801bb78:	4603      	mov	r3, r0
 801bb7a:	6878      	ldr	r0, [r7, #4]
 801bb7c:	f7ff ff32 	bl	801b9e4 <RadioGetGfskTimeOnAirNumerator>
 801bb80:	4603      	mov	r3, r0
 801bb82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bb86:	fb02 f303 	mul.w	r3, r2, r3
 801bb8a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801bb8c:	687b      	ldr	r3, [r7, #4]
 801bb8e:	613b      	str	r3, [r7, #16]
        break;
 801bb90:	e01e      	b.n	801bbd0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801bb92:	8c39      	ldrh	r1, [r7, #32]
 801bb94:	7bba      	ldrb	r2, [r7, #14]
 801bb96:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801bb9a:	9302      	str	r3, [sp, #8]
 801bb9c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801bba0:	9301      	str	r3, [sp, #4]
 801bba2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801bba6:	9300      	str	r3, [sp, #0]
 801bba8:	460b      	mov	r3, r1
 801bbaa:	6879      	ldr	r1, [r7, #4]
 801bbac:	68b8      	ldr	r0, [r7, #8]
 801bbae:	f7ff ff43 	bl	801ba38 <RadioGetLoRaTimeOnAirNumerator>
 801bbb2:	4603      	mov	r3, r0
 801bbb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bbb8:	fb02 f303 	mul.w	r3, r2, r3
 801bbbc:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801bbbe:	4a0a      	ldr	r2, [pc, #40]	@ (801bbe8 <RadioTimeOnAir+0xac>)
 801bbc0:	68bb      	ldr	r3, [r7, #8]
 801bbc2:	4413      	add	r3, r2
 801bbc4:	781b      	ldrb	r3, [r3, #0]
 801bbc6:	4618      	mov	r0, r3
 801bbc8:	f7ff feb6 	bl	801b938 <RadioGetLoRaBandwidthInHz>
 801bbcc:	6138      	str	r0, [r7, #16]
        break;
 801bbce:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801bbd0:	697a      	ldr	r2, [r7, #20]
 801bbd2:	693b      	ldr	r3, [r7, #16]
 801bbd4:	4413      	add	r3, r2
 801bbd6:	1e5a      	subs	r2, r3, #1
 801bbd8:	693b      	ldr	r3, [r7, #16]
 801bbda:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801bbde:	4618      	mov	r0, r3
 801bbe0:	3718      	adds	r7, #24
 801bbe2:	46bd      	mov	sp, r7
 801bbe4:	bd80      	pop	{r7, pc}
 801bbe6:	bf00      	nop
 801bbe8:	08023c40 	.word	0x08023c40

0801bbec <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801bbec:	b580      	push	{r7, lr}
 801bbee:	b084      	sub	sp, #16
 801bbf0:	af00      	add	r7, sp, #0
 801bbf2:	6078      	str	r0, [r7, #4]
 801bbf4:	460b      	mov	r3, r1
 801bbf6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801bbf8:	2300      	movs	r3, #0
 801bbfa:	2200      	movs	r2, #0
 801bbfc:	f240 2101 	movw	r1, #513	@ 0x201
 801bc00:	f240 2001 	movw	r0, #513	@ 0x201
 801bc04:	f001 fd66 	bl	801d6d4 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801bc08:	4b73      	ldr	r3, [pc, #460]	@ (801bdd8 <RadioSend+0x1ec>)
 801bc0a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bc0e:	2101      	movs	r1, #1
 801bc10:	4618      	mov	r0, r3
 801bc12:	f002 fa1d 	bl	801e050 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801bc16:	4b70      	ldr	r3, [pc, #448]	@ (801bdd8 <RadioSend+0x1ec>)
 801bc18:	781b      	ldrb	r3, [r3, #0]
 801bc1a:	2b01      	cmp	r3, #1
 801bc1c:	d112      	bne.n	801bc44 <RadioSend+0x58>
 801bc1e:	4b6e      	ldr	r3, [pc, #440]	@ (801bdd8 <RadioSend+0x1ec>)
 801bc20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801bc24:	2b06      	cmp	r3, #6
 801bc26:	d10d      	bne.n	801bc44 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801bc28:	f640 0089 	movw	r0, #2185	@ 0x889
 801bc2c:	f002 f924 	bl	801de78 <SUBGRF_ReadRegister>
 801bc30:	4603      	mov	r3, r0
 801bc32:	f023 0304 	bic.w	r3, r3, #4
 801bc36:	b2db      	uxtb	r3, r3
 801bc38:	4619      	mov	r1, r3
 801bc3a:	f640 0089 	movw	r0, #2185	@ 0x889
 801bc3e:	f002 f8f9 	bl	801de34 <SUBGRF_WriteRegister>
 801bc42:	e00c      	b.n	801bc5e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801bc44:	f640 0089 	movw	r0, #2185	@ 0x889
 801bc48:	f002 f916 	bl	801de78 <SUBGRF_ReadRegister>
 801bc4c:	4603      	mov	r3, r0
 801bc4e:	f043 0304 	orr.w	r3, r3, #4
 801bc52:	b2db      	uxtb	r3, r3
 801bc54:	4619      	mov	r1, r3
 801bc56:	f640 0089 	movw	r0, #2185	@ 0x889
 801bc5a:	f002 f8eb 	bl	801de34 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801bc5e:	4b5e      	ldr	r3, [pc, #376]	@ (801bdd8 <RadioSend+0x1ec>)
 801bc60:	781b      	ldrb	r3, [r3, #0]
 801bc62:	2b04      	cmp	r3, #4
 801bc64:	f200 80a8 	bhi.w	801bdb8 <RadioSend+0x1cc>
 801bc68:	a201      	add	r2, pc, #4	@ (adr r2, 801bc70 <RadioSend+0x84>)
 801bc6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bc6e:	bf00      	nop
 801bc70:	0801bc9f 	.word	0x0801bc9f
 801bc74:	0801bc85 	.word	0x0801bc85
 801bc78:	0801bc9f 	.word	0x0801bc9f
 801bc7c:	0801bd01 	.word	0x0801bd01
 801bc80:	0801bd21 	.word	0x0801bd21
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801bc84:	4a54      	ldr	r2, [pc, #336]	@ (801bdd8 <RadioSend+0x1ec>)
 801bc86:	78fb      	ldrb	r3, [r7, #3]
 801bc88:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bc8a:	4854      	ldr	r0, [pc, #336]	@ (801bddc <RadioSend+0x1f0>)
 801bc8c:	f001 ff8a 	bl	801dba4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801bc90:	78fb      	ldrb	r3, [r7, #3]
 801bc92:	2200      	movs	r2, #0
 801bc94:	4619      	mov	r1, r3
 801bc96:	6878      	ldr	r0, [r7, #4]
 801bc98:	f001 fa3a 	bl	801d110 <SUBGRF_SendPayload>
            break;
 801bc9c:	e08d      	b.n	801bdba <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801bc9e:	f002 fbd0 	bl	801e442 <RFW_Is_Init>
 801bca2:	4603      	mov	r3, r0
 801bca4:	2b01      	cmp	r3, #1
 801bca6:	d11e      	bne.n	801bce6 <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801bca8:	f107 020d 	add.w	r2, r7, #13
 801bcac:	78fb      	ldrb	r3, [r7, #3]
 801bcae:	4619      	mov	r1, r3
 801bcb0:	6878      	ldr	r0, [r7, #4]
 801bcb2:	f002 fbde 	bl	801e472 <RFW_TransmitInit>
 801bcb6:	4603      	mov	r3, r0
 801bcb8:	2b00      	cmp	r3, #0
 801bcba:	d10c      	bne.n	801bcd6 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801bcbc:	7b7a      	ldrb	r2, [r7, #13]
 801bcbe:	4b46      	ldr	r3, [pc, #280]	@ (801bdd8 <RadioSend+0x1ec>)
 801bcc0:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bcc2:	4846      	ldr	r0, [pc, #280]	@ (801bddc <RadioSend+0x1f0>)
 801bcc4:	f001 ff6e 	bl	801dba4 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801bcc8:	7b7b      	ldrb	r3, [r7, #13]
 801bcca:	2200      	movs	r2, #0
 801bccc:	4619      	mov	r1, r3
 801bcce:	6878      	ldr	r0, [r7, #4]
 801bcd0:	f001 fa1e 	bl	801d110 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801bcd4:	e071      	b.n	801bdba <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801bcd6:	4b42      	ldr	r3, [pc, #264]	@ (801bde0 <RadioSend+0x1f4>)
 801bcd8:	2201      	movs	r2, #1
 801bcda:	2100      	movs	r1, #0
 801bcdc:	2002      	movs	r0, #2
 801bcde:	f003 fce7 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801bce2:	2303      	movs	r3, #3
 801bce4:	e073      	b.n	801bdce <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801bce6:	4a3c      	ldr	r2, [pc, #240]	@ (801bdd8 <RadioSend+0x1ec>)
 801bce8:	78fb      	ldrb	r3, [r7, #3]
 801bcea:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bcec:	483b      	ldr	r0, [pc, #236]	@ (801bddc <RadioSend+0x1f0>)
 801bcee:	f001 ff59 	bl	801dba4 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801bcf2:	78fb      	ldrb	r3, [r7, #3]
 801bcf4:	2200      	movs	r2, #0
 801bcf6:	4619      	mov	r1, r3
 801bcf8:	6878      	ldr	r0, [r7, #4]
 801bcfa:	f001 fa09 	bl	801d110 <SUBGRF_SendPayload>
            break;
 801bcfe:	e05c      	b.n	801bdba <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801bd00:	4b35      	ldr	r3, [pc, #212]	@ (801bdd8 <RadioSend+0x1ec>)
 801bd02:	2202      	movs	r2, #2
 801bd04:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801bd06:	4a34      	ldr	r2, [pc, #208]	@ (801bdd8 <RadioSend+0x1ec>)
 801bd08:	78fb      	ldrb	r3, [r7, #3]
 801bd0a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd0c:	4833      	ldr	r0, [pc, #204]	@ (801bddc <RadioSend+0x1f0>)
 801bd0e:	f001 ff49 	bl	801dba4 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801bd12:	78fb      	ldrb	r3, [r7, #3]
 801bd14:	2200      	movs	r2, #0
 801bd16:	4619      	mov	r1, r3
 801bd18:	6878      	ldr	r0, [r7, #4]
 801bd1a:	f001 f9f9 	bl	801d110 <SUBGRF_SendPayload>
            break;
 801bd1e:	e04c      	b.n	801bdba <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801bd20:	78fb      	ldrb	r3, [r7, #3]
 801bd22:	461a      	mov	r2, r3
 801bd24:	6879      	ldr	r1, [r7, #4]
 801bd26:	482f      	ldr	r0, [pc, #188]	@ (801bde4 <RadioSend+0x1f8>)
 801bd28:	f000 fcca 	bl	801c6c0 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801bd2c:	4b2a      	ldr	r3, [pc, #168]	@ (801bdd8 <RadioSend+0x1ec>)
 801bd2e:	2202      	movs	r2, #2
 801bd30:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801bd32:	78fb      	ldrb	r3, [r7, #3]
 801bd34:	3301      	adds	r3, #1
 801bd36:	b2da      	uxtb	r2, r3
 801bd38:	4b27      	ldr	r3, [pc, #156]	@ (801bdd8 <RadioSend+0x1ec>)
 801bd3a:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd3c:	4827      	ldr	r0, [pc, #156]	@ (801bddc <RadioSend+0x1f0>)
 801bd3e:	f001 ff31 	bl	801dba4 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801bd42:	2100      	movs	r1, #0
 801bd44:	20f1      	movs	r0, #241	@ 0xf1
 801bd46:	f000 f965 	bl	801c014 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 801bd4a:	2100      	movs	r1, #0
 801bd4c:	20f0      	movs	r0, #240	@ 0xf0
 801bd4e:	f000 f961 	bl	801c014 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801bd52:	4b21      	ldr	r3, [pc, #132]	@ (801bdd8 <RadioSend+0x1ec>)
 801bd54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801bd56:	2b64      	cmp	r3, #100	@ 0x64
 801bd58:	d108      	bne.n	801bd6c <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 801bd5a:	2170      	movs	r1, #112	@ 0x70
 801bd5c:	20f3      	movs	r0, #243	@ 0xf3
 801bd5e:	f000 f959 	bl	801c014 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801bd62:	211d      	movs	r1, #29
 801bd64:	20f2      	movs	r0, #242	@ 0xf2
 801bd66:	f000 f955 	bl	801c014 <RadioWrite>
 801bd6a:	e007      	b.n	801bd7c <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 801bd6c:	21e1      	movs	r1, #225	@ 0xe1
 801bd6e:	20f3      	movs	r0, #243	@ 0xf3
 801bd70:	f000 f950 	bl	801c014 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801bd74:	2104      	movs	r1, #4
 801bd76:	20f2      	movs	r0, #242	@ 0xf2
 801bd78:	f000 f94c 	bl	801c014 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801bd7c:	78fb      	ldrb	r3, [r7, #3]
 801bd7e:	b29b      	uxth	r3, r3
 801bd80:	00db      	lsls	r3, r3, #3
 801bd82:	b29b      	uxth	r3, r3
 801bd84:	3302      	adds	r3, #2
 801bd86:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801bd88:	89fb      	ldrh	r3, [r7, #14]
 801bd8a:	0a1b      	lsrs	r3, r3, #8
 801bd8c:	b29b      	uxth	r3, r3
 801bd8e:	b2db      	uxtb	r3, r3
 801bd90:	4619      	mov	r1, r3
 801bd92:	20f4      	movs	r0, #244	@ 0xf4
 801bd94:	f000 f93e 	bl	801c014 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 801bd98:	89fb      	ldrh	r3, [r7, #14]
 801bd9a:	b2db      	uxtb	r3, r3
 801bd9c:	4619      	mov	r1, r3
 801bd9e:	20f5      	movs	r0, #245	@ 0xf5
 801bda0:	f000 f938 	bl	801c014 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801bda4:	78fb      	ldrb	r3, [r7, #3]
 801bda6:	3301      	adds	r3, #1
 801bda8:	b2db      	uxtb	r3, r3
 801bdaa:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801bdae:	4619      	mov	r1, r3
 801bdb0:	480c      	ldr	r0, [pc, #48]	@ (801bde4 <RadioSend+0x1f8>)
 801bdb2:	f001 f9ad 	bl	801d110 <SUBGRF_SendPayload>
            break;
 801bdb6:	e000      	b.n	801bdba <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801bdb8:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801bdba:	4b07      	ldr	r3, [pc, #28]	@ (801bdd8 <RadioSend+0x1ec>)
 801bdbc:	685b      	ldr	r3, [r3, #4]
 801bdbe:	4619      	mov	r1, r3
 801bdc0:	4809      	ldr	r0, [pc, #36]	@ (801bde8 <RadioSend+0x1fc>)
 801bdc2:	f003 fadb 	bl	801f37c <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801bdc6:	4808      	ldr	r0, [pc, #32]	@ (801bde8 <RadioSend+0x1fc>)
 801bdc8:	f003 f9fa 	bl	801f1c0 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801bdcc:	2300      	movs	r3, #0
}
 801bdce:	4618      	mov	r0, r3
 801bdd0:	3710      	adds	r7, #16
 801bdd2:	46bd      	mov	sp, r7
 801bdd4:	bd80      	pop	{r7, pc}
 801bdd6:	bf00      	nop
 801bdd8:	2000220c 	.word	0x2000220c
 801bddc:	2000221a 	.word	0x2000221a
 801bde0:	080234a0 	.word	0x080234a0
 801bde4:	20002108 	.word	0x20002108
 801bde8:	20002268 	.word	0x20002268

0801bdec <RadioSleep>:

static void RadioSleep( void )
{
 801bdec:	b580      	push	{r7, lr}
 801bdee:	b082      	sub	sp, #8
 801bdf0:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801bdf2:	2300      	movs	r3, #0
 801bdf4:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801bdf6:	793b      	ldrb	r3, [r7, #4]
 801bdf8:	f043 0304 	orr.w	r3, r3, #4
 801bdfc:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801bdfe:	7938      	ldrb	r0, [r7, #4]
 801be00:	f001 fa62 	bl	801d2c8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801be04:	2002      	movs	r0, #2
 801be06:	f7e6 fc59 	bl	80026bc <HAL_Delay>
}
 801be0a:	bf00      	nop
 801be0c:	3708      	adds	r7, #8
 801be0e:	46bd      	mov	sp, r7
 801be10:	bd80      	pop	{r7, pc}

0801be12 <RadioStandby>:

static void RadioStandby( void )
{
 801be12:	b580      	push	{r7, lr}
 801be14:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801be16:	2000      	movs	r0, #0
 801be18:	f001 fa88 	bl	801d32c <SUBGRF_SetStandby>
}
 801be1c:	bf00      	nop
 801be1e:	bd80      	pop	{r7, pc}

0801be20 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801be20:	b580      	push	{r7, lr}
 801be22:	b082      	sub	sp, #8
 801be24:	af00      	add	r7, sp, #0
 801be26:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801be28:	f002 fb0b 	bl	801e442 <RFW_Is_Init>
 801be2c:	4603      	mov	r3, r0
 801be2e:	2b01      	cmp	r3, #1
 801be30:	d102      	bne.n	801be38 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801be32:	f002 fb2e 	bl	801e492 <RFW_ReceiveInit>
 801be36:	e007      	b.n	801be48 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801be38:	2300      	movs	r3, #0
 801be3a:	2200      	movs	r2, #0
 801be3c:	f240 2162 	movw	r1, #610	@ 0x262
 801be40:	f240 2062 	movw	r0, #610	@ 0x262
 801be44:	f001 fc46 	bl	801d6d4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801be48:	687b      	ldr	r3, [r7, #4]
 801be4a:	2b00      	cmp	r3, #0
 801be4c:	d006      	beq.n	801be5c <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801be4e:	6879      	ldr	r1, [r7, #4]
 801be50:	4811      	ldr	r0, [pc, #68]	@ (801be98 <RadioRx+0x78>)
 801be52:	f003 fa93 	bl	801f37c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801be56:	4810      	ldr	r0, [pc, #64]	@ (801be98 <RadioRx+0x78>)
 801be58:	f003 f9b2 	bl	801f1c0 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801be5c:	4b0f      	ldr	r3, [pc, #60]	@ (801be9c <RadioRx+0x7c>)
 801be5e:	2200      	movs	r2, #0
 801be60:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801be62:	4b0e      	ldr	r3, [pc, #56]	@ (801be9c <RadioRx+0x7c>)
 801be64:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801be68:	2100      	movs	r1, #0
 801be6a:	4618      	mov	r0, r3
 801be6c:	f002 f8f0 	bl	801e050 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801be70:	4b0a      	ldr	r3, [pc, #40]	@ (801be9c <RadioRx+0x7c>)
 801be72:	785b      	ldrb	r3, [r3, #1]
 801be74:	2b00      	cmp	r3, #0
 801be76:	d004      	beq.n	801be82 <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801be78:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801be7c:	f001 fa92 	bl	801d3a4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801be80:	e005      	b.n	801be8e <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801be82:	4b06      	ldr	r3, [pc, #24]	@ (801be9c <RadioRx+0x7c>)
 801be84:	689b      	ldr	r3, [r3, #8]
 801be86:	019b      	lsls	r3, r3, #6
 801be88:	4618      	mov	r0, r3
 801be8a:	f001 fa8b 	bl	801d3a4 <SUBGRF_SetRx>
}
 801be8e:	bf00      	nop
 801be90:	3708      	adds	r7, #8
 801be92:	46bd      	mov	sp, r7
 801be94:	bd80      	pop	{r7, pc}
 801be96:	bf00      	nop
 801be98:	20002280 	.word	0x20002280
 801be9c:	2000220c 	.word	0x2000220c

0801bea0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801bea0:	b580      	push	{r7, lr}
 801bea2:	b082      	sub	sp, #8
 801bea4:	af00      	add	r7, sp, #0
 801bea6:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801bea8:	f002 facb 	bl	801e442 <RFW_Is_Init>
 801beac:	4603      	mov	r3, r0
 801beae:	2b01      	cmp	r3, #1
 801beb0:	d102      	bne.n	801beb8 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801beb2:	f002 faee 	bl	801e492 <RFW_ReceiveInit>
 801beb6:	e007      	b.n	801bec8 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801beb8:	2300      	movs	r3, #0
 801beba:	2200      	movs	r2, #0
 801bebc:	f240 2162 	movw	r1, #610	@ 0x262
 801bec0:	f240 2062 	movw	r0, #610	@ 0x262
 801bec4:	f001 fc06 	bl	801d6d4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801bec8:	687b      	ldr	r3, [r7, #4]
 801beca:	2b00      	cmp	r3, #0
 801becc:	d006      	beq.n	801bedc <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801bece:	6879      	ldr	r1, [r7, #4]
 801bed0:	4811      	ldr	r0, [pc, #68]	@ (801bf18 <RadioRxBoosted+0x78>)
 801bed2:	f003 fa53 	bl	801f37c <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801bed6:	4810      	ldr	r0, [pc, #64]	@ (801bf18 <RadioRxBoosted+0x78>)
 801bed8:	f003 f972 	bl	801f1c0 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801bedc:	4b0f      	ldr	r3, [pc, #60]	@ (801bf1c <RadioRxBoosted+0x7c>)
 801bede:	2200      	movs	r2, #0
 801bee0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801bee2:	4b0e      	ldr	r3, [pc, #56]	@ (801bf1c <RadioRxBoosted+0x7c>)
 801bee4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bee8:	2100      	movs	r1, #0
 801beea:	4618      	mov	r0, r3
 801beec:	f002 f8b0 	bl	801e050 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801bef0:	4b0a      	ldr	r3, [pc, #40]	@ (801bf1c <RadioRxBoosted+0x7c>)
 801bef2:	785b      	ldrb	r3, [r3, #1]
 801bef4:	2b00      	cmp	r3, #0
 801bef6:	d004      	beq.n	801bf02 <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801bef8:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801befc:	f001 fa72 	bl	801d3e4 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801bf00:	e005      	b.n	801bf0e <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801bf02:	4b06      	ldr	r3, [pc, #24]	@ (801bf1c <RadioRxBoosted+0x7c>)
 801bf04:	689b      	ldr	r3, [r3, #8]
 801bf06:	019b      	lsls	r3, r3, #6
 801bf08:	4618      	mov	r0, r3
 801bf0a:	f001 fa6b 	bl	801d3e4 <SUBGRF_SetRxBoosted>
}
 801bf0e:	bf00      	nop
 801bf10:	3708      	adds	r7, #8
 801bf12:	46bd      	mov	sp, r7
 801bf14:	bd80      	pop	{r7, pc}
 801bf16:	bf00      	nop
 801bf18:	20002280 	.word	0x20002280
 801bf1c:	2000220c 	.word	0x2000220c

0801bf20 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801bf20:	b580      	push	{r7, lr}
 801bf22:	b082      	sub	sp, #8
 801bf24:	af00      	add	r7, sp, #0
 801bf26:	6078      	str	r0, [r7, #4]
 801bf28:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801bf2a:	687b      	ldr	r3, [r7, #4]
 801bf2c:	005a      	lsls	r2, r3, #1
 801bf2e:	683b      	ldr	r3, [r7, #0]
 801bf30:	4413      	add	r3, r2
 801bf32:	4a0c      	ldr	r2, [pc, #48]	@ (801bf64 <RadioSetRxDutyCycle+0x44>)
 801bf34:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801bf36:	2300      	movs	r3, #0
 801bf38:	2200      	movs	r2, #0
 801bf3a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 801bf3e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801bf42:	f001 fbc7 	bl	801d6d4 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801bf46:	4b07      	ldr	r3, [pc, #28]	@ (801bf64 <RadioSetRxDutyCycle+0x44>)
 801bf48:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bf4c:	2100      	movs	r1, #0
 801bf4e:	4618      	mov	r0, r3
 801bf50:	f002 f87e 	bl	801e050 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801bf54:	6839      	ldr	r1, [r7, #0]
 801bf56:	6878      	ldr	r0, [r7, #4]
 801bf58:	f001 fa68 	bl	801d42c <SUBGRF_SetRxDutyCycle>
}
 801bf5c:	bf00      	nop
 801bf5e:	3708      	adds	r7, #8
 801bf60:	46bd      	mov	sp, r7
 801bf62:	bd80      	pop	{r7, pc}
 801bf64:	2000220c 	.word	0x2000220c

0801bf68 <RadioStartCad>:

static void RadioStartCad( void )
{
 801bf68:	b580      	push	{r7, lr}
 801bf6a:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801bf6c:	4b09      	ldr	r3, [pc, #36]	@ (801bf94 <RadioStartCad+0x2c>)
 801bf6e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801bf72:	2100      	movs	r1, #0
 801bf74:	4618      	mov	r0, r3
 801bf76:	f002 f86b 	bl	801e050 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801bf7a:	2300      	movs	r3, #0
 801bf7c:	2200      	movs	r2, #0
 801bf7e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801bf82:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801bf86:	f001 fba5 	bl	801d6d4 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801bf8a:	f001 fa7b 	bl	801d484 <SUBGRF_SetCad>
}
 801bf8e:	bf00      	nop
 801bf90:	bd80      	pop	{r7, pc}
 801bf92:	bf00      	nop
 801bf94:	2000220c 	.word	0x2000220c

0801bf98 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801bf98:	b580      	push	{r7, lr}
 801bf9a:	b084      	sub	sp, #16
 801bf9c:	af00      	add	r7, sp, #0
 801bf9e:	6078      	str	r0, [r7, #4]
 801bfa0:	460b      	mov	r3, r1
 801bfa2:	70fb      	strb	r3, [r7, #3]
 801bfa4:	4613      	mov	r3, r2
 801bfa6:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801bfa8:	883b      	ldrh	r3, [r7, #0]
 801bfaa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801bfae:	fb02 f303 	mul.w	r3, r2, r3
 801bfb2:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801bfb4:	6878      	ldr	r0, [r7, #4]
 801bfb6:	f001 fbe9 	bl	801d78c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801bfba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801bfbe:	4618      	mov	r0, r3
 801bfc0:	f002 f86e 	bl	801e0a0 <SUBGRF_SetRfTxPower>
 801bfc4:	4603      	mov	r3, r0
 801bfc6:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801bfc8:	210e      	movs	r1, #14
 801bfca:	f640 101f 	movw	r0, #2335	@ 0x91f
 801bfce:	f001 ff31 	bl	801de34 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801bfd2:	7afb      	ldrb	r3, [r7, #11]
 801bfd4:	2101      	movs	r1, #1
 801bfd6:	4618      	mov	r0, r3
 801bfd8:	f002 f83a 	bl	801e050 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801bfdc:	f001 fa60 	bl	801d4a0 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801bfe0:	68f9      	ldr	r1, [r7, #12]
 801bfe2:	4805      	ldr	r0, [pc, #20]	@ (801bff8 <RadioSetTxContinuousWave+0x60>)
 801bfe4:	f003 f9ca 	bl	801f37c <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801bfe8:	4803      	ldr	r0, [pc, #12]	@ (801bff8 <RadioSetTxContinuousWave+0x60>)
 801bfea:	f003 f8e9 	bl	801f1c0 <UTIL_TIMER_Start>
}
 801bfee:	bf00      	nop
 801bff0:	3710      	adds	r7, #16
 801bff2:	46bd      	mov	sp, r7
 801bff4:	bd80      	pop	{r7, pc}
 801bff6:	bf00      	nop
 801bff8:	20002268 	.word	0x20002268

0801bffc <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801bffc:	b580      	push	{r7, lr}
 801bffe:	b082      	sub	sp, #8
 801c000:	af00      	add	r7, sp, #0
 801c002:	4603      	mov	r3, r0
 801c004:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801c006:	f001 fe82 	bl	801dd0e <SUBGRF_GetRssiInst>
 801c00a:	4603      	mov	r3, r0
}
 801c00c:	4618      	mov	r0, r3
 801c00e:	3708      	adds	r7, #8
 801c010:	46bd      	mov	sp, r7
 801c012:	bd80      	pop	{r7, pc}

0801c014 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801c014:	b580      	push	{r7, lr}
 801c016:	b082      	sub	sp, #8
 801c018:	af00      	add	r7, sp, #0
 801c01a:	4603      	mov	r3, r0
 801c01c:	460a      	mov	r2, r1
 801c01e:	80fb      	strh	r3, [r7, #6]
 801c020:	4613      	mov	r3, r2
 801c022:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801c024:	797a      	ldrb	r2, [r7, #5]
 801c026:	88fb      	ldrh	r3, [r7, #6]
 801c028:	4611      	mov	r1, r2
 801c02a:	4618      	mov	r0, r3
 801c02c:	f001 ff02 	bl	801de34 <SUBGRF_WriteRegister>
}
 801c030:	bf00      	nop
 801c032:	3708      	adds	r7, #8
 801c034:	46bd      	mov	sp, r7
 801c036:	bd80      	pop	{r7, pc}

0801c038 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801c038:	b580      	push	{r7, lr}
 801c03a:	b082      	sub	sp, #8
 801c03c:	af00      	add	r7, sp, #0
 801c03e:	4603      	mov	r3, r0
 801c040:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801c042:	88fb      	ldrh	r3, [r7, #6]
 801c044:	4618      	mov	r0, r3
 801c046:	f001 ff17 	bl	801de78 <SUBGRF_ReadRegister>
 801c04a:	4603      	mov	r3, r0
}
 801c04c:	4618      	mov	r0, r3
 801c04e:	3708      	adds	r7, #8
 801c050:	46bd      	mov	sp, r7
 801c052:	bd80      	pop	{r7, pc}

0801c054 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c054:	b580      	push	{r7, lr}
 801c056:	b082      	sub	sp, #8
 801c058:	af00      	add	r7, sp, #0
 801c05a:	4603      	mov	r3, r0
 801c05c:	6039      	str	r1, [r7, #0]
 801c05e:	80fb      	strh	r3, [r7, #6]
 801c060:	4613      	mov	r3, r2
 801c062:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801c064:	797b      	ldrb	r3, [r7, #5]
 801c066:	b29a      	uxth	r2, r3
 801c068:	88fb      	ldrh	r3, [r7, #6]
 801c06a:	6839      	ldr	r1, [r7, #0]
 801c06c:	4618      	mov	r0, r3
 801c06e:	f001 ff23 	bl	801deb8 <SUBGRF_WriteRegisters>
}
 801c072:	bf00      	nop
 801c074:	3708      	adds	r7, #8
 801c076:	46bd      	mov	sp, r7
 801c078:	bd80      	pop	{r7, pc}

0801c07a <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801c07a:	b580      	push	{r7, lr}
 801c07c:	b082      	sub	sp, #8
 801c07e:	af00      	add	r7, sp, #0
 801c080:	4603      	mov	r3, r0
 801c082:	6039      	str	r1, [r7, #0]
 801c084:	80fb      	strh	r3, [r7, #6]
 801c086:	4613      	mov	r3, r2
 801c088:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801c08a:	797b      	ldrb	r3, [r7, #5]
 801c08c:	b29a      	uxth	r2, r3
 801c08e:	88fb      	ldrh	r3, [r7, #6]
 801c090:	6839      	ldr	r1, [r7, #0]
 801c092:	4618      	mov	r0, r3
 801c094:	f001 ff32 	bl	801defc <SUBGRF_ReadRegisters>
}
 801c098:	bf00      	nop
 801c09a:	3708      	adds	r7, #8
 801c09c:	46bd      	mov	sp, r7
 801c09e:	bd80      	pop	{r7, pc}

0801c0a0 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801c0a0:	b580      	push	{r7, lr}
 801c0a2:	b082      	sub	sp, #8
 801c0a4:	af00      	add	r7, sp, #0
 801c0a6:	4603      	mov	r3, r0
 801c0a8:	460a      	mov	r2, r1
 801c0aa:	71fb      	strb	r3, [r7, #7]
 801c0ac:	4613      	mov	r3, r2
 801c0ae:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801c0b0:	79fb      	ldrb	r3, [r7, #7]
 801c0b2:	2b01      	cmp	r3, #1
 801c0b4:	d10a      	bne.n	801c0cc <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801c0b6:	4a0e      	ldr	r2, [pc, #56]	@ (801c0f0 <RadioSetMaxPayloadLength+0x50>)
 801c0b8:	79bb      	ldrb	r3, [r7, #6]
 801c0ba:	7013      	strb	r3, [r2, #0]
 801c0bc:	4b0c      	ldr	r3, [pc, #48]	@ (801c0f0 <RadioSetMaxPayloadLength+0x50>)
 801c0be:	781a      	ldrb	r2, [r3, #0]
 801c0c0:	4b0c      	ldr	r3, [pc, #48]	@ (801c0f4 <RadioSetMaxPayloadLength+0x54>)
 801c0c2:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c0c4:	480c      	ldr	r0, [pc, #48]	@ (801c0f8 <RadioSetMaxPayloadLength+0x58>)
 801c0c6:	f001 fd6d 	bl	801dba4 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801c0ca:	e00d      	b.n	801c0e8 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801c0cc:	4b09      	ldr	r3, [pc, #36]	@ (801c0f4 <RadioSetMaxPayloadLength+0x54>)
 801c0ce:	7d5b      	ldrb	r3, [r3, #21]
 801c0d0:	2b01      	cmp	r3, #1
 801c0d2:	d109      	bne.n	801c0e8 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801c0d4:	4a06      	ldr	r2, [pc, #24]	@ (801c0f0 <RadioSetMaxPayloadLength+0x50>)
 801c0d6:	79bb      	ldrb	r3, [r7, #6]
 801c0d8:	7013      	strb	r3, [r2, #0]
 801c0da:	4b05      	ldr	r3, [pc, #20]	@ (801c0f0 <RadioSetMaxPayloadLength+0x50>)
 801c0dc:	781a      	ldrb	r2, [r3, #0]
 801c0de:	4b05      	ldr	r3, [pc, #20]	@ (801c0f4 <RadioSetMaxPayloadLength+0x54>)
 801c0e0:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c0e2:	4805      	ldr	r0, [pc, #20]	@ (801c0f8 <RadioSetMaxPayloadLength+0x58>)
 801c0e4:	f001 fd5e 	bl	801dba4 <SUBGRF_SetPacketParams>
}
 801c0e8:	bf00      	nop
 801c0ea:	3708      	adds	r7, #8
 801c0ec:	46bd      	mov	sp, r7
 801c0ee:	bd80      	pop	{r7, pc}
 801c0f0:	20000158 	.word	0x20000158
 801c0f4:	2000220c 	.word	0x2000220c
 801c0f8:	2000221a 	.word	0x2000221a

0801c0fc <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801c0fc:	b580      	push	{r7, lr}
 801c0fe:	b082      	sub	sp, #8
 801c100:	af00      	add	r7, sp, #0
 801c102:	4603      	mov	r3, r0
 801c104:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801c106:	4a13      	ldr	r2, [pc, #76]	@ (801c154 <RadioSetPublicNetwork+0x58>)
 801c108:	79fb      	ldrb	r3, [r7, #7]
 801c10a:	7313      	strb	r3, [r2, #12]
 801c10c:	4b11      	ldr	r3, [pc, #68]	@ (801c154 <RadioSetPublicNetwork+0x58>)
 801c10e:	7b1a      	ldrb	r2, [r3, #12]
 801c110:	4b10      	ldr	r3, [pc, #64]	@ (801c154 <RadioSetPublicNetwork+0x58>)
 801c112:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801c114:	2001      	movs	r0, #1
 801c116:	f7ff f813 	bl	801b140 <RadioSetModem>
    if( enable == true )
 801c11a:	79fb      	ldrb	r3, [r7, #7]
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d00a      	beq.n	801c136 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801c120:	2134      	movs	r1, #52	@ 0x34
 801c122:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c126:	f001 fe85 	bl	801de34 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801c12a:	2144      	movs	r1, #68	@ 0x44
 801c12c:	f240 7041 	movw	r0, #1857	@ 0x741
 801c130:	f001 fe80 	bl	801de34 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801c134:	e009      	b.n	801c14a <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801c136:	2114      	movs	r1, #20
 801c138:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801c13c:	f001 fe7a 	bl	801de34 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801c140:	2124      	movs	r1, #36	@ 0x24
 801c142:	f240 7041 	movw	r0, #1857	@ 0x741
 801c146:	f001 fe75 	bl	801de34 <SUBGRF_WriteRegister>
}
 801c14a:	bf00      	nop
 801c14c:	3708      	adds	r7, #8
 801c14e:	46bd      	mov	sp, r7
 801c150:	bd80      	pop	{r7, pc}
 801c152:	bf00      	nop
 801c154:	2000220c 	.word	0x2000220c

0801c158 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801c158:	b580      	push	{r7, lr}
 801c15a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801c15c:	f001 ffd4 	bl	801e108 <SUBGRF_GetRadioWakeUpTime>
 801c160:	4603      	mov	r3, r0
 801c162:	3303      	adds	r3, #3
}
 801c164:	4618      	mov	r0, r3
 801c166:	bd80      	pop	{r7, pc}

0801c168 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801c168:	b580      	push	{r7, lr}
 801c16a:	b082      	sub	sp, #8
 801c16c:	af00      	add	r7, sp, #0
 801c16e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801c170:	f000 f80e 	bl	801c190 <RadioOnTxTimeoutProcess>
}
 801c174:	bf00      	nop
 801c176:	3708      	adds	r7, #8
 801c178:	46bd      	mov	sp, r7
 801c17a:	bd80      	pop	{r7, pc}

0801c17c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801c17c:	b580      	push	{r7, lr}
 801c17e:	b082      	sub	sp, #8
 801c180:	af00      	add	r7, sp, #0
 801c182:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801c184:	f000 f818 	bl	801c1b8 <RadioOnRxTimeoutProcess>
}
 801c188:	bf00      	nop
 801c18a:	3708      	adds	r7, #8
 801c18c:	46bd      	mov	sp, r7
 801c18e:	bd80      	pop	{r7, pc}

0801c190 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801c190:	b580      	push	{r7, lr}
 801c192:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c194:	4b07      	ldr	r3, [pc, #28]	@ (801c1b4 <RadioOnTxTimeoutProcess+0x24>)
 801c196:	681b      	ldr	r3, [r3, #0]
 801c198:	2b00      	cmp	r3, #0
 801c19a:	d008      	beq.n	801c1ae <RadioOnTxTimeoutProcess+0x1e>
 801c19c:	4b05      	ldr	r3, [pc, #20]	@ (801c1b4 <RadioOnTxTimeoutProcess+0x24>)
 801c19e:	681b      	ldr	r3, [r3, #0]
 801c1a0:	685b      	ldr	r3, [r3, #4]
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d003      	beq.n	801c1ae <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801c1a6:	4b03      	ldr	r3, [pc, #12]	@ (801c1b4 <RadioOnTxTimeoutProcess+0x24>)
 801c1a8:	681b      	ldr	r3, [r3, #0]
 801c1aa:	685b      	ldr	r3, [r3, #4]
 801c1ac:	4798      	blx	r3
    }
}
 801c1ae:	bf00      	nop
 801c1b0:	bd80      	pop	{r7, pc}
 801c1b2:	bf00      	nop
 801c1b4:	20002208 	.word	0x20002208

0801c1b8 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801c1b8:	b580      	push	{r7, lr}
 801c1ba:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c1bc:	4b07      	ldr	r3, [pc, #28]	@ (801c1dc <RadioOnRxTimeoutProcess+0x24>)
 801c1be:	681b      	ldr	r3, [r3, #0]
 801c1c0:	2b00      	cmp	r3, #0
 801c1c2:	d008      	beq.n	801c1d6 <RadioOnRxTimeoutProcess+0x1e>
 801c1c4:	4b05      	ldr	r3, [pc, #20]	@ (801c1dc <RadioOnRxTimeoutProcess+0x24>)
 801c1c6:	681b      	ldr	r3, [r3, #0]
 801c1c8:	68db      	ldr	r3, [r3, #12]
 801c1ca:	2b00      	cmp	r3, #0
 801c1cc:	d003      	beq.n	801c1d6 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801c1ce:	4b03      	ldr	r3, [pc, #12]	@ (801c1dc <RadioOnRxTimeoutProcess+0x24>)
 801c1d0:	681b      	ldr	r3, [r3, #0]
 801c1d2:	68db      	ldr	r3, [r3, #12]
 801c1d4:	4798      	blx	r3
    }
}
 801c1d6:	bf00      	nop
 801c1d8:	bd80      	pop	{r7, pc}
 801c1da:	bf00      	nop
 801c1dc:	20002208 	.word	0x20002208

0801c1e0 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801c1e0:	b580      	push	{r7, lr}
 801c1e2:	b082      	sub	sp, #8
 801c1e4:	af00      	add	r7, sp, #0
 801c1e6:	4603      	mov	r3, r0
 801c1e8:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801c1ea:	4a05      	ldr	r2, [pc, #20]	@ (801c200 <RadioOnDioIrq+0x20>)
 801c1ec:	88fb      	ldrh	r3, [r7, #6]
 801c1ee:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801c1f2:	f000 f807 	bl	801c204 <RadioIrqProcess>
}
 801c1f6:	bf00      	nop
 801c1f8:	3708      	adds	r7, #8
 801c1fa:	46bd      	mov	sp, r7
 801c1fc:	bd80      	pop	{r7, pc}
 801c1fe:	bf00      	nop
 801c200:	2000220c 	.word	0x2000220c

0801c204 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801c204:	b5b0      	push	{r4, r5, r7, lr}
 801c206:	b082      	sub	sp, #8
 801c208:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801c20a:	2300      	movs	r3, #0
 801c20c:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801c20e:	2300      	movs	r3, #0
 801c210:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801c212:	4ba8      	ldr	r3, [pc, #672]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c214:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801c218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c21c:	f000 810d 	beq.w	801c43a <RadioIrqProcess+0x236>
 801c220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c224:	f300 81e8 	bgt.w	801c5f8 <RadioIrqProcess+0x3f4>
 801c228:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c22c:	f000 80f1 	beq.w	801c412 <RadioIrqProcess+0x20e>
 801c230:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801c234:	f300 81e0 	bgt.w	801c5f8 <RadioIrqProcess+0x3f4>
 801c238:	2b80      	cmp	r3, #128	@ 0x80
 801c23a:	f000 80d6 	beq.w	801c3ea <RadioIrqProcess+0x1e6>
 801c23e:	2b80      	cmp	r3, #128	@ 0x80
 801c240:	f300 81da 	bgt.w	801c5f8 <RadioIrqProcess+0x3f4>
 801c244:	2b20      	cmp	r3, #32
 801c246:	dc49      	bgt.n	801c2dc <RadioIrqProcess+0xd8>
 801c248:	2b00      	cmp	r3, #0
 801c24a:	f340 81d5 	ble.w	801c5f8 <RadioIrqProcess+0x3f4>
 801c24e:	3b01      	subs	r3, #1
 801c250:	2b1f      	cmp	r3, #31
 801c252:	f200 81d1 	bhi.w	801c5f8 <RadioIrqProcess+0x3f4>
 801c256:	a201      	add	r2, pc, #4	@ (adr r2, 801c25c <RadioIrqProcess+0x58>)
 801c258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c25c:	0801c2e5 	.word	0x0801c2e5
 801c260:	0801c31f 	.word	0x0801c31f
 801c264:	0801c5f9 	.word	0x0801c5f9
 801c268:	0801c4d5 	.word	0x0801c4d5
 801c26c:	0801c5f9 	.word	0x0801c5f9
 801c270:	0801c5f9 	.word	0x0801c5f9
 801c274:	0801c5f9 	.word	0x0801c5f9
 801c278:	0801c551 	.word	0x0801c551
 801c27c:	0801c5f9 	.word	0x0801c5f9
 801c280:	0801c5f9 	.word	0x0801c5f9
 801c284:	0801c5f9 	.word	0x0801c5f9
 801c288:	0801c5f9 	.word	0x0801c5f9
 801c28c:	0801c5f9 	.word	0x0801c5f9
 801c290:	0801c5f9 	.word	0x0801c5f9
 801c294:	0801c5f9 	.word	0x0801c5f9
 801c298:	0801c56d 	.word	0x0801c56d
 801c29c:	0801c5f9 	.word	0x0801c5f9
 801c2a0:	0801c5f9 	.word	0x0801c5f9
 801c2a4:	0801c5f9 	.word	0x0801c5f9
 801c2a8:	0801c5f9 	.word	0x0801c5f9
 801c2ac:	0801c5f9 	.word	0x0801c5f9
 801c2b0:	0801c5f9 	.word	0x0801c5f9
 801c2b4:	0801c5f9 	.word	0x0801c5f9
 801c2b8:	0801c5f9 	.word	0x0801c5f9
 801c2bc:	0801c5f9 	.word	0x0801c5f9
 801c2c0:	0801c5f9 	.word	0x0801c5f9
 801c2c4:	0801c5f9 	.word	0x0801c5f9
 801c2c8:	0801c5f9 	.word	0x0801c5f9
 801c2cc:	0801c5f9 	.word	0x0801c5f9
 801c2d0:	0801c5f9 	.word	0x0801c5f9
 801c2d4:	0801c5f9 	.word	0x0801c5f9
 801c2d8:	0801c57b 	.word	0x0801c57b
 801c2dc:	2b40      	cmp	r3, #64	@ 0x40
 801c2de:	f000 816d 	beq.w	801c5bc <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801c2e2:	e189      	b.n	801c5f8 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801c2e4:	4874      	ldr	r0, [pc, #464]	@ (801c4b8 <RadioIrqProcess+0x2b4>)
 801c2e6:	f002 ffd9 	bl	801f29c <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801c2ea:	2000      	movs	r0, #0
 801c2ec:	f001 f81e 	bl	801d32c <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801c2f0:	f002 f8ae 	bl	801e450 <RFW_Is_LongPacketModeEnabled>
 801c2f4:	4603      	mov	r3, r0
 801c2f6:	2b01      	cmp	r3, #1
 801c2f8:	d101      	bne.n	801c2fe <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801c2fa:	f002 f8d2 	bl	801e4a2 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801c2fe:	4b6f      	ldr	r3, [pc, #444]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c300:	681b      	ldr	r3, [r3, #0]
 801c302:	2b00      	cmp	r3, #0
 801c304:	f000 817a 	beq.w	801c5fc <RadioIrqProcess+0x3f8>
 801c308:	4b6c      	ldr	r3, [pc, #432]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c30a:	681b      	ldr	r3, [r3, #0]
 801c30c:	681b      	ldr	r3, [r3, #0]
 801c30e:	2b00      	cmp	r3, #0
 801c310:	f000 8174 	beq.w	801c5fc <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801c314:	4b69      	ldr	r3, [pc, #420]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c316:	681b      	ldr	r3, [r3, #0]
 801c318:	681b      	ldr	r3, [r3, #0]
 801c31a:	4798      	blx	r3
        break;
 801c31c:	e16e      	b.n	801c5fc <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801c31e:	4868      	ldr	r0, [pc, #416]	@ (801c4c0 <RadioIrqProcess+0x2bc>)
 801c320:	f002 ffbc 	bl	801f29c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c324:	4b63      	ldr	r3, [pc, #396]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c326:	785b      	ldrb	r3, [r3, #1]
 801c328:	f083 0301 	eor.w	r3, r3, #1
 801c32c:	b2db      	uxtb	r3, r3
 801c32e:	2b00      	cmp	r3, #0
 801c330:	d014      	beq.n	801c35c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801c332:	2000      	movs	r0, #0
 801c334:	f000 fffa 	bl	801d32c <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801c338:	2100      	movs	r1, #0
 801c33a:	f640 1002 	movw	r0, #2306	@ 0x902
 801c33e:	f001 fd79 	bl	801de34 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801c342:	f640 1044 	movw	r0, #2372	@ 0x944
 801c346:	f001 fd97 	bl	801de78 <SUBGRF_ReadRegister>
 801c34a:	4603      	mov	r3, r0
 801c34c:	f043 0302 	orr.w	r3, r3, #2
 801c350:	b2db      	uxtb	r3, r3
 801c352:	4619      	mov	r1, r3
 801c354:	f640 1044 	movw	r0, #2372	@ 0x944
 801c358:	f001 fd6c 	bl	801de34 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801c35c:	1dfb      	adds	r3, r7, #7
 801c35e:	22ff      	movs	r2, #255	@ 0xff
 801c360:	4619      	mov	r1, r3
 801c362:	4858      	ldr	r0, [pc, #352]	@ (801c4c4 <RadioIrqProcess+0x2c0>)
 801c364:	f000 feb2 	bl	801d0cc <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801c368:	4857      	ldr	r0, [pc, #348]	@ (801c4c8 <RadioIrqProcess+0x2c4>)
 801c36a:	f001 fd11 	bl	801dd90 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801c36e:	4b53      	ldr	r3, [pc, #332]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c370:	681b      	ldr	r3, [r3, #0]
 801c372:	2b00      	cmp	r3, #0
 801c374:	f000 8144 	beq.w	801c600 <RadioIrqProcess+0x3fc>
 801c378:	4b50      	ldr	r3, [pc, #320]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c37a:	681b      	ldr	r3, [r3, #0]
 801c37c:	689b      	ldr	r3, [r3, #8]
 801c37e:	2b00      	cmp	r3, #0
 801c380:	f000 813e 	beq.w	801c600 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801c384:	4b4b      	ldr	r3, [pc, #300]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c386:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c38a:	2b01      	cmp	r3, #1
 801c38c:	d10e      	bne.n	801c3ac <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801c38e:	4b4b      	ldr	r3, [pc, #300]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c390:	681b      	ldr	r3, [r3, #0]
 801c392:	689c      	ldr	r4, [r3, #8]
 801c394:	79fb      	ldrb	r3, [r7, #7]
 801c396:	4619      	mov	r1, r3
 801c398:	4b46      	ldr	r3, [pc, #280]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c39a:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801c39e:	461a      	mov	r2, r3
 801c3a0:	4b44      	ldr	r3, [pc, #272]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c3a2:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801c3a6:	4847      	ldr	r0, [pc, #284]	@ (801c4c4 <RadioIrqProcess+0x2c0>)
 801c3a8:	47a0      	blx	r4
                break;
 801c3aa:	e01d      	b.n	801c3e8 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801c3ac:	4b41      	ldr	r3, [pc, #260]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c3ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801c3b0:	463a      	mov	r2, r7
 801c3b2:	4611      	mov	r1, r2
 801c3b4:	4618      	mov	r0, r3
 801c3b6:	f001 ff99 	bl	801e2ec <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801c3ba:	4b40      	ldr	r3, [pc, #256]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c3bc:	681b      	ldr	r3, [r3, #0]
 801c3be:	689c      	ldr	r4, [r3, #8]
 801c3c0:	79fb      	ldrb	r3, [r7, #7]
 801c3c2:	4619      	mov	r1, r3
 801c3c4:	4b3b      	ldr	r3, [pc, #236]	@ (801c4b4 <RadioIrqProcess+0x2b0>)
 801c3c6:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801c3ca:	4618      	mov	r0, r3
 801c3cc:	683b      	ldr	r3, [r7, #0]
 801c3ce:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801c3d2:	4a3e      	ldr	r2, [pc, #248]	@ (801c4cc <RadioIrqProcess+0x2c8>)
 801c3d4:	fb82 5203 	smull	r5, r2, r2, r3
 801c3d8:	1192      	asrs	r2, r2, #6
 801c3da:	17db      	asrs	r3, r3, #31
 801c3dc:	1ad3      	subs	r3, r2, r3
 801c3de:	b25b      	sxtb	r3, r3
 801c3e0:	4602      	mov	r2, r0
 801c3e2:	4838      	ldr	r0, [pc, #224]	@ (801c4c4 <RadioIrqProcess+0x2c0>)
 801c3e4:	47a0      	blx	r4
                break;
 801c3e6:	bf00      	nop
        break;
 801c3e8:	e10a      	b.n	801c600 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801c3ea:	2000      	movs	r0, #0
 801c3ec:	f000 ff9e 	bl	801d32c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c3f0:	4b32      	ldr	r3, [pc, #200]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c3f2:	681b      	ldr	r3, [r3, #0]
 801c3f4:	2b00      	cmp	r3, #0
 801c3f6:	f000 8105 	beq.w	801c604 <RadioIrqProcess+0x400>
 801c3fa:	4b30      	ldr	r3, [pc, #192]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c3fc:	681b      	ldr	r3, [r3, #0]
 801c3fe:	699b      	ldr	r3, [r3, #24]
 801c400:	2b00      	cmp	r3, #0
 801c402:	f000 80ff 	beq.w	801c604 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801c406:	4b2d      	ldr	r3, [pc, #180]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c408:	681b      	ldr	r3, [r3, #0]
 801c40a:	699b      	ldr	r3, [r3, #24]
 801c40c:	2000      	movs	r0, #0
 801c40e:	4798      	blx	r3
        break;
 801c410:	e0f8      	b.n	801c604 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801c412:	2000      	movs	r0, #0
 801c414:	f000 ff8a 	bl	801d32c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801c418:	4b28      	ldr	r3, [pc, #160]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c41a:	681b      	ldr	r3, [r3, #0]
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	f000 80f3 	beq.w	801c608 <RadioIrqProcess+0x404>
 801c422:	4b26      	ldr	r3, [pc, #152]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c424:	681b      	ldr	r3, [r3, #0]
 801c426:	699b      	ldr	r3, [r3, #24]
 801c428:	2b00      	cmp	r3, #0
 801c42a:	f000 80ed 	beq.w	801c608 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801c42e:	4b23      	ldr	r3, [pc, #140]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c430:	681b      	ldr	r3, [r3, #0]
 801c432:	699b      	ldr	r3, [r3, #24]
 801c434:	2001      	movs	r0, #1
 801c436:	4798      	blx	r3
        break;
 801c438:	e0e6      	b.n	801c608 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801c43a:	4b25      	ldr	r3, [pc, #148]	@ (801c4d0 <RadioIrqProcess+0x2cc>)
 801c43c:	2201      	movs	r2, #1
 801c43e:	2100      	movs	r1, #0
 801c440:	2002      	movs	r0, #2
 801c442:	f003 f935 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801c446:	f000 fe27 	bl	801d098 <SUBGRF_GetOperatingMode>
 801c44a:	4603      	mov	r3, r0
 801c44c:	2b04      	cmp	r3, #4
 801c44e:	d115      	bne.n	801c47c <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801c450:	4819      	ldr	r0, [pc, #100]	@ (801c4b8 <RadioIrqProcess+0x2b4>)
 801c452:	f002 ff23 	bl	801f29c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c456:	2000      	movs	r0, #0
 801c458:	f000 ff68 	bl	801d32c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801c45c:	4b17      	ldr	r3, [pc, #92]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c45e:	681b      	ldr	r3, [r3, #0]
 801c460:	2b00      	cmp	r3, #0
 801c462:	f000 80d3 	beq.w	801c60c <RadioIrqProcess+0x408>
 801c466:	4b15      	ldr	r3, [pc, #84]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c468:	681b      	ldr	r3, [r3, #0]
 801c46a:	685b      	ldr	r3, [r3, #4]
 801c46c:	2b00      	cmp	r3, #0
 801c46e:	f000 80cd 	beq.w	801c60c <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801c472:	4b12      	ldr	r3, [pc, #72]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c474:	681b      	ldr	r3, [r3, #0]
 801c476:	685b      	ldr	r3, [r3, #4]
 801c478:	4798      	blx	r3
        break;
 801c47a:	e0c7      	b.n	801c60c <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801c47c:	f000 fe0c 	bl	801d098 <SUBGRF_GetOperatingMode>
 801c480:	4603      	mov	r3, r0
 801c482:	2b05      	cmp	r3, #5
 801c484:	f040 80c2 	bne.w	801c60c <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801c488:	480d      	ldr	r0, [pc, #52]	@ (801c4c0 <RadioIrqProcess+0x2bc>)
 801c48a:	f002 ff07 	bl	801f29c <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801c48e:	2000      	movs	r0, #0
 801c490:	f000 ff4c 	bl	801d32c <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c494:	4b09      	ldr	r3, [pc, #36]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c496:	681b      	ldr	r3, [r3, #0]
 801c498:	2b00      	cmp	r3, #0
 801c49a:	f000 80b7 	beq.w	801c60c <RadioIrqProcess+0x408>
 801c49e:	4b07      	ldr	r3, [pc, #28]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c4a0:	681b      	ldr	r3, [r3, #0]
 801c4a2:	68db      	ldr	r3, [r3, #12]
 801c4a4:	2b00      	cmp	r3, #0
 801c4a6:	f000 80b1 	beq.w	801c60c <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801c4aa:	4b04      	ldr	r3, [pc, #16]	@ (801c4bc <RadioIrqProcess+0x2b8>)
 801c4ac:	681b      	ldr	r3, [r3, #0]
 801c4ae:	68db      	ldr	r3, [r3, #12]
 801c4b0:	4798      	blx	r3
        break;
 801c4b2:	e0ab      	b.n	801c60c <RadioIrqProcess+0x408>
 801c4b4:	2000220c 	.word	0x2000220c
 801c4b8:	20002268 	.word	0x20002268
 801c4bc:	20002208 	.word	0x20002208
 801c4c0:	20002280 	.word	0x20002280
 801c4c4:	20002108 	.word	0x20002108
 801c4c8:	20002230 	.word	0x20002230
 801c4cc:	10624dd3 	.word	0x10624dd3
 801c4d0:	080234b8 	.word	0x080234b8
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801c4d4:	4b54      	ldr	r3, [pc, #336]	@ (801c628 <RadioIrqProcess+0x424>)
 801c4d6:	2201      	movs	r2, #1
 801c4d8:	2100      	movs	r1, #0
 801c4da:	2002      	movs	r0, #2
 801c4dc:	f003 f8e8 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801c4e0:	4b52      	ldr	r3, [pc, #328]	@ (801c62c <RadioIrqProcess+0x428>)
 801c4e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c4e4:	2b00      	cmp	r3, #0
 801c4e6:	f000 8093 	beq.w	801c610 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801c4ea:	4a51      	ldr	r2, [pc, #324]	@ (801c630 <RadioIrqProcess+0x42c>)
 801c4ec:	4b4f      	ldr	r3, [pc, #316]	@ (801c62c <RadioIrqProcess+0x428>)
 801c4ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c4f0:	0c1b      	lsrs	r3, r3, #16
 801c4f2:	b2db      	uxtb	r3, r3
 801c4f4:	4619      	mov	r1, r3
 801c4f6:	f640 1003 	movw	r0, #2307	@ 0x903
 801c4fa:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801c4fc:	4a4c      	ldr	r2, [pc, #304]	@ (801c630 <RadioIrqProcess+0x42c>)
 801c4fe:	4b4b      	ldr	r3, [pc, #300]	@ (801c62c <RadioIrqProcess+0x428>)
 801c500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c502:	0a1b      	lsrs	r3, r3, #8
 801c504:	b2db      	uxtb	r3, r3
 801c506:	4619      	mov	r1, r3
 801c508:	f640 1004 	movw	r0, #2308	@ 0x904
 801c50c:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801c50e:	4a48      	ldr	r2, [pc, #288]	@ (801c630 <RadioIrqProcess+0x42c>)
 801c510:	4b46      	ldr	r3, [pc, #280]	@ (801c62c <RadioIrqProcess+0x428>)
 801c512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c514:	b2db      	uxtb	r3, r3
 801c516:	4619      	mov	r1, r3
 801c518:	f640 1005 	movw	r0, #2309	@ 0x905
 801c51c:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801c51e:	4c44      	ldr	r4, [pc, #272]	@ (801c630 <RadioIrqProcess+0x42c>)
 801c520:	4b44      	ldr	r3, [pc, #272]	@ (801c634 <RadioIrqProcess+0x430>)
 801c522:	f640 1002 	movw	r0, #2306	@ 0x902
 801c526:	4798      	blx	r3
 801c528:	4603      	mov	r3, r0
 801c52a:	f043 0301 	orr.w	r3, r3, #1
 801c52e:	b2db      	uxtb	r3, r3
 801c530:	4619      	mov	r1, r3
 801c532:	f640 1002 	movw	r0, #2306	@ 0x902
 801c536:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801c538:	4b3c      	ldr	r3, [pc, #240]	@ (801c62c <RadioIrqProcess+0x428>)
 801c53a:	2200      	movs	r2, #0
 801c53c:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c53e:	2300      	movs	r3, #0
 801c540:	2200      	movs	r2, #0
 801c542:	f240 2162 	movw	r1, #610	@ 0x262
 801c546:	f240 2062 	movw	r0, #610	@ 0x262
 801c54a:	f001 f8c3 	bl	801d6d4 <SUBGRF_SetDioIrqParams>
        break;
 801c54e:	e05f      	b.n	801c610 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801c550:	4b39      	ldr	r3, [pc, #228]	@ (801c638 <RadioIrqProcess+0x434>)
 801c552:	2201      	movs	r2, #1
 801c554:	2100      	movs	r1, #0
 801c556:	2002      	movs	r0, #2
 801c558:	f003 f8aa 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801c55c:	f001 ff71 	bl	801e442 <RFW_Is_Init>
 801c560:	4603      	mov	r3, r0
 801c562:	2b01      	cmp	r3, #1
 801c564:	d156      	bne.n	801c614 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801c566:	f001 ffa2 	bl	801e4ae <RFW_ReceivePayload>
        break;
 801c56a:	e053      	b.n	801c614 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801c56c:	4b33      	ldr	r3, [pc, #204]	@ (801c63c <RadioIrqProcess+0x438>)
 801c56e:	2201      	movs	r2, #1
 801c570:	2100      	movs	r1, #0
 801c572:	2002      	movs	r0, #2
 801c574:	f003 f89c 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c578:	e051      	b.n	801c61e <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801c57a:	4831      	ldr	r0, [pc, #196]	@ (801c640 <RadioIrqProcess+0x43c>)
 801c57c:	f002 fe8e 	bl	801f29c <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801c580:	4b2a      	ldr	r3, [pc, #168]	@ (801c62c <RadioIrqProcess+0x428>)
 801c582:	785b      	ldrb	r3, [r3, #1]
 801c584:	f083 0301 	eor.w	r3, r3, #1
 801c588:	b2db      	uxtb	r3, r3
 801c58a:	2b00      	cmp	r3, #0
 801c58c:	d002      	beq.n	801c594 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801c58e:	2000      	movs	r0, #0
 801c590:	f000 fecc 	bl	801d32c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801c594:	4b2b      	ldr	r3, [pc, #172]	@ (801c644 <RadioIrqProcess+0x440>)
 801c596:	681b      	ldr	r3, [r3, #0]
 801c598:	2b00      	cmp	r3, #0
 801c59a:	d03d      	beq.n	801c618 <RadioIrqProcess+0x414>
 801c59c:	4b29      	ldr	r3, [pc, #164]	@ (801c644 <RadioIrqProcess+0x440>)
 801c59e:	681b      	ldr	r3, [r3, #0]
 801c5a0:	68db      	ldr	r3, [r3, #12]
 801c5a2:	2b00      	cmp	r3, #0
 801c5a4:	d038      	beq.n	801c618 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801c5a6:	4b27      	ldr	r3, [pc, #156]	@ (801c644 <RadioIrqProcess+0x440>)
 801c5a8:	681b      	ldr	r3, [r3, #0]
 801c5aa:	68db      	ldr	r3, [r3, #12]
 801c5ac:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801c5ae:	4b26      	ldr	r3, [pc, #152]	@ (801c648 <RadioIrqProcess+0x444>)
 801c5b0:	2201      	movs	r2, #1
 801c5b2:	2100      	movs	r1, #0
 801c5b4:	2002      	movs	r0, #2
 801c5b6:	f003 f87b 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801c5ba:	e02d      	b.n	801c618 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801c5bc:	4b23      	ldr	r3, [pc, #140]	@ (801c64c <RadioIrqProcess+0x448>)
 801c5be:	2201      	movs	r2, #1
 801c5c0:	2100      	movs	r1, #0
 801c5c2:	2002      	movs	r0, #2
 801c5c4:	f003 f874 	bl	801f6b0 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801c5c8:	4b18      	ldr	r3, [pc, #96]	@ (801c62c <RadioIrqProcess+0x428>)
 801c5ca:	785b      	ldrb	r3, [r3, #1]
 801c5cc:	f083 0301 	eor.w	r3, r3, #1
 801c5d0:	b2db      	uxtb	r3, r3
 801c5d2:	2b00      	cmp	r3, #0
 801c5d4:	d002      	beq.n	801c5dc <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801c5d6:	2000      	movs	r0, #0
 801c5d8:	f000 fea8 	bl	801d32c <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801c5dc:	4b19      	ldr	r3, [pc, #100]	@ (801c644 <RadioIrqProcess+0x440>)
 801c5de:	681b      	ldr	r3, [r3, #0]
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	d01b      	beq.n	801c61c <RadioIrqProcess+0x418>
 801c5e4:	4b17      	ldr	r3, [pc, #92]	@ (801c644 <RadioIrqProcess+0x440>)
 801c5e6:	681b      	ldr	r3, [r3, #0]
 801c5e8:	691b      	ldr	r3, [r3, #16]
 801c5ea:	2b00      	cmp	r3, #0
 801c5ec:	d016      	beq.n	801c61c <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801c5ee:	4b15      	ldr	r3, [pc, #84]	@ (801c644 <RadioIrqProcess+0x440>)
 801c5f0:	681b      	ldr	r3, [r3, #0]
 801c5f2:	691b      	ldr	r3, [r3, #16]
 801c5f4:	4798      	blx	r3
        break;
 801c5f6:	e011      	b.n	801c61c <RadioIrqProcess+0x418>
        break;
 801c5f8:	bf00      	nop
 801c5fa:	e010      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c5fc:	bf00      	nop
 801c5fe:	e00e      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c600:	bf00      	nop
 801c602:	e00c      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c604:	bf00      	nop
 801c606:	e00a      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c608:	bf00      	nop
 801c60a:	e008      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c60c:	bf00      	nop
 801c60e:	e006      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c610:	bf00      	nop
 801c612:	e004      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c614:	bf00      	nop
 801c616:	e002      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c618:	bf00      	nop
 801c61a:	e000      	b.n	801c61e <RadioIrqProcess+0x41a>
        break;
 801c61c:	bf00      	nop
    }
}
 801c61e:	bf00      	nop
 801c620:	3708      	adds	r7, #8
 801c622:	46bd      	mov	sp, r7
 801c624:	bdb0      	pop	{r4, r5, r7, pc}
 801c626:	bf00      	nop
 801c628:	080234cc 	.word	0x080234cc
 801c62c:	2000220c 	.word	0x2000220c
 801c630:	0801c015 	.word	0x0801c015
 801c634:	0801c039 	.word	0x0801c039
 801c638:	080234d8 	.word	0x080234d8
 801c63c:	080234e4 	.word	0x080234e4
 801c640:	20002280 	.word	0x20002280
 801c644:	20002208 	.word	0x20002208
 801c648:	080234f0 	.word	0x080234f0
 801c64c:	080234fc 	.word	0x080234fc

0801c650 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801c650:	b580      	push	{r7, lr}
 801c652:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801c654:	4b09      	ldr	r3, [pc, #36]	@ (801c67c <RadioTxPrbs+0x2c>)
 801c656:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801c65a:	2101      	movs	r1, #1
 801c65c:	4618      	mov	r0, r3
 801c65e:	f001 fcf7 	bl	801e050 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801c662:	4b07      	ldr	r3, [pc, #28]	@ (801c680 <RadioTxPrbs+0x30>)
 801c664:	212d      	movs	r1, #45	@ 0x2d
 801c666:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801c66a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801c66c:	f000 ff21 	bl	801d4b2 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801c670:	4804      	ldr	r0, [pc, #16]	@ (801c684 <RadioTxPrbs+0x34>)
 801c672:	f000 fe77 	bl	801d364 <SUBGRF_SetTx>
}
 801c676:	bf00      	nop
 801c678:	bd80      	pop	{r7, pc}
 801c67a:	bf00      	nop
 801c67c:	2000220c 	.word	0x2000220c
 801c680:	0801c015 	.word	0x0801c015
 801c684:	000fffff 	.word	0x000fffff

0801c688 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801c688:	b580      	push	{r7, lr}
 801c68a:	b084      	sub	sp, #16
 801c68c:	af00      	add	r7, sp, #0
 801c68e:	4603      	mov	r3, r0
 801c690:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801c692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c696:	4618      	mov	r0, r3
 801c698:	f001 fd02 	bl	801e0a0 <SUBGRF_SetRfTxPower>
 801c69c:	4603      	mov	r3, r0
 801c69e:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c6a0:	210e      	movs	r1, #14
 801c6a2:	f640 101f 	movw	r0, #2335	@ 0x91f
 801c6a6:	f001 fbc5 	bl	801de34 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801c6aa:	7bfb      	ldrb	r3, [r7, #15]
 801c6ac:	2101      	movs	r1, #1
 801c6ae:	4618      	mov	r0, r3
 801c6b0:	f001 fcce 	bl	801e050 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801c6b4:	f000 fef4 	bl	801d4a0 <SUBGRF_SetTxContinuousWave>
}
 801c6b8:	bf00      	nop
 801c6ba:	3710      	adds	r7, #16
 801c6bc:	46bd      	mov	sp, r7
 801c6be:	bd80      	pop	{r7, pc}

0801c6c0 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801c6c0:	b480      	push	{r7}
 801c6c2:	b089      	sub	sp, #36	@ 0x24
 801c6c4:	af00      	add	r7, sp, #0
 801c6c6:	60f8      	str	r0, [r7, #12]
 801c6c8:	60b9      	str	r1, [r7, #8]
 801c6ca:	4613      	mov	r3, r2
 801c6cc:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801c6ce:	2300      	movs	r3, #0
 801c6d0:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801c6d2:	2300      	movs	r3, #0
 801c6d4:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801c6d6:	2300      	movs	r3, #0
 801c6d8:	61bb      	str	r3, [r7, #24]
 801c6da:	e011      	b.n	801c700 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801c6dc:	69bb      	ldr	r3, [r7, #24]
 801c6de:	68ba      	ldr	r2, [r7, #8]
 801c6e0:	4413      	add	r3, r2
 801c6e2:	781a      	ldrb	r2, [r3, #0]
 801c6e4:	69bb      	ldr	r3, [r7, #24]
 801c6e6:	68b9      	ldr	r1, [r7, #8]
 801c6e8:	440b      	add	r3, r1
 801c6ea:	43d2      	mvns	r2, r2
 801c6ec:	b2d2      	uxtb	r2, r2
 801c6ee:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801c6f0:	69bb      	ldr	r3, [r7, #24]
 801c6f2:	68fa      	ldr	r2, [r7, #12]
 801c6f4:	4413      	add	r3, r2
 801c6f6:	2200      	movs	r2, #0
 801c6f8:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801c6fa:	69bb      	ldr	r3, [r7, #24]
 801c6fc:	3301      	adds	r3, #1
 801c6fe:	61bb      	str	r3, [r7, #24]
 801c700:	79fb      	ldrb	r3, [r7, #7]
 801c702:	69ba      	ldr	r2, [r7, #24]
 801c704:	429a      	cmp	r2, r3
 801c706:	dbe9      	blt.n	801c6dc <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801c708:	2300      	movs	r3, #0
 801c70a:	61bb      	str	r3, [r7, #24]
 801c70c:	e049      	b.n	801c7a2 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801c70e:	69bb      	ldr	r3, [r7, #24]
 801c710:	425a      	negs	r2, r3
 801c712:	f003 0307 	and.w	r3, r3, #7
 801c716:	f002 0207 	and.w	r2, r2, #7
 801c71a:	bf58      	it	pl
 801c71c:	4253      	negpl	r3, r2
 801c71e:	b2db      	uxtb	r3, r3
 801c720:	f1c3 0307 	rsb	r3, r3, #7
 801c724:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801c726:	69bb      	ldr	r3, [r7, #24]
 801c728:	2b00      	cmp	r3, #0
 801c72a:	da00      	bge.n	801c72e <payload_integration+0x6e>
 801c72c:	3307      	adds	r3, #7
 801c72e:	10db      	asrs	r3, r3, #3
 801c730:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801c732:	69bb      	ldr	r3, [r7, #24]
 801c734:	3301      	adds	r3, #1
 801c736:	425a      	negs	r2, r3
 801c738:	f003 0307 	and.w	r3, r3, #7
 801c73c:	f002 0207 	and.w	r2, r2, #7
 801c740:	bf58      	it	pl
 801c742:	4253      	negpl	r3, r2
 801c744:	b2db      	uxtb	r3, r3
 801c746:	f1c3 0307 	rsb	r3, r3, #7
 801c74a:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801c74c:	69bb      	ldr	r3, [r7, #24]
 801c74e:	3301      	adds	r3, #1
 801c750:	2b00      	cmp	r3, #0
 801c752:	da00      	bge.n	801c756 <payload_integration+0x96>
 801c754:	3307      	adds	r3, #7
 801c756:	10db      	asrs	r3, r3, #3
 801c758:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801c75a:	7dbb      	ldrb	r3, [r7, #22]
 801c75c:	68ba      	ldr	r2, [r7, #8]
 801c75e:	4413      	add	r3, r2
 801c760:	781b      	ldrb	r3, [r3, #0]
 801c762:	461a      	mov	r2, r3
 801c764:	7dfb      	ldrb	r3, [r7, #23]
 801c766:	fa42 f303 	asr.w	r3, r2, r3
 801c76a:	b2db      	uxtb	r3, r3
 801c76c:	f003 0301 	and.w	r3, r3, #1
 801c770:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801c772:	7ffa      	ldrb	r2, [r7, #31]
 801c774:	7cfb      	ldrb	r3, [r7, #19]
 801c776:	4053      	eors	r3, r2
 801c778:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801c77a:	7d3b      	ldrb	r3, [r7, #20]
 801c77c:	68fa      	ldr	r2, [r7, #12]
 801c77e:	4413      	add	r3, r2
 801c780:	781b      	ldrb	r3, [r3, #0]
 801c782:	b25a      	sxtb	r2, r3
 801c784:	7ff9      	ldrb	r1, [r7, #31]
 801c786:	7d7b      	ldrb	r3, [r7, #21]
 801c788:	fa01 f303 	lsl.w	r3, r1, r3
 801c78c:	b25b      	sxtb	r3, r3
 801c78e:	4313      	orrs	r3, r2
 801c790:	b259      	sxtb	r1, r3
 801c792:	7d3b      	ldrb	r3, [r7, #20]
 801c794:	68fa      	ldr	r2, [r7, #12]
 801c796:	4413      	add	r3, r2
 801c798:	b2ca      	uxtb	r2, r1
 801c79a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801c79c:	69bb      	ldr	r3, [r7, #24]
 801c79e:	3301      	adds	r3, #1
 801c7a0:	61bb      	str	r3, [r7, #24]
 801c7a2:	79fb      	ldrb	r3, [r7, #7]
 801c7a4:	00db      	lsls	r3, r3, #3
 801c7a6:	69ba      	ldr	r2, [r7, #24]
 801c7a8:	429a      	cmp	r2, r3
 801c7aa:	dbb0      	blt.n	801c70e <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801c7ac:	7ffb      	ldrb	r3, [r7, #31]
 801c7ae:	01db      	lsls	r3, r3, #7
 801c7b0:	b25a      	sxtb	r2, r3
 801c7b2:	7ffb      	ldrb	r3, [r7, #31]
 801c7b4:	019b      	lsls	r3, r3, #6
 801c7b6:	b25b      	sxtb	r3, r3
 801c7b8:	4313      	orrs	r3, r2
 801c7ba:	b25b      	sxtb	r3, r3
 801c7bc:	7ffa      	ldrb	r2, [r7, #31]
 801c7be:	2a00      	cmp	r2, #0
 801c7c0:	d101      	bne.n	801c7c6 <payload_integration+0x106>
 801c7c2:	2220      	movs	r2, #32
 801c7c4:	e000      	b.n	801c7c8 <payload_integration+0x108>
 801c7c6:	2200      	movs	r2, #0
 801c7c8:	4313      	orrs	r3, r2
 801c7ca:	b259      	sxtb	r1, r3
 801c7cc:	79fb      	ldrb	r3, [r7, #7]
 801c7ce:	68fa      	ldr	r2, [r7, #12]
 801c7d0:	4413      	add	r3, r2
 801c7d2:	b2ca      	uxtb	r2, r1
 801c7d4:	701a      	strb	r2, [r3, #0]
}
 801c7d6:	bf00      	nop
 801c7d8:	3724      	adds	r7, #36	@ 0x24
 801c7da:	46bd      	mov	sp, r7
 801c7dc:	bc80      	pop	{r7}
 801c7de:	4770      	bx	lr

0801c7e0 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801c7e0:	b580      	push	{r7, lr}
 801c7e2:	b08c      	sub	sp, #48	@ 0x30
 801c7e4:	af00      	add	r7, sp, #0
 801c7e6:	60b9      	str	r1, [r7, #8]
 801c7e8:	607a      	str	r2, [r7, #4]
 801c7ea:	603b      	str	r3, [r7, #0]
 801c7ec:	4603      	mov	r3, r0
 801c7ee:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801c7f0:	2300      	movs	r3, #0
 801c7f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801c7f4:	2300      	movs	r3, #0
 801c7f6:	623b      	str	r3, [r7, #32]
 801c7f8:	2300      	movs	r3, #0
 801c7fa:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801c7fc:	f001 fe1b 	bl	801e436 <RFW_DeInit>

    if( rxContinuous != 0 )
 801c800:	687b      	ldr	r3, [r7, #4]
 801c802:	2b00      	cmp	r3, #0
 801c804:	d001      	beq.n	801c80a <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801c806:	2300      	movs	r3, #0
 801c808:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801c80a:	687b      	ldr	r3, [r7, #4]
 801c80c:	2b00      	cmp	r3, #0
 801c80e:	bf14      	ite	ne
 801c810:	2301      	movne	r3, #1
 801c812:	2300      	moveq	r3, #0
 801c814:	b2da      	uxtb	r2, r3
 801c816:	4ba4      	ldr	r3, [pc, #656]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c818:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801c81a:	7bfb      	ldrb	r3, [r7, #15]
 801c81c:	2b00      	cmp	r3, #0
 801c81e:	d003      	beq.n	801c828 <RadioSetRxGenericConfig+0x48>
 801c820:	2b01      	cmp	r3, #1
 801c822:	f000 80dc 	beq.w	801c9de <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801c826:	e196      	b.n	801cb56 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801c828:	68bb      	ldr	r3, [r7, #8]
 801c82a:	689b      	ldr	r3, [r3, #8]
 801c82c:	2b00      	cmp	r3, #0
 801c82e:	d003      	beq.n	801c838 <RadioSetRxGenericConfig+0x58>
 801c830:	68bb      	ldr	r3, [r7, #8]
 801c832:	68db      	ldr	r3, [r3, #12]
 801c834:	2b00      	cmp	r3, #0
 801c836:	d102      	bne.n	801c83e <RadioSetRxGenericConfig+0x5e>
            return -1;
 801c838:	f04f 33ff 	mov.w	r3, #4294967295
 801c83c:	e18c      	b.n	801cb58 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801c83e:	68bb      	ldr	r3, [r7, #8]
 801c840:	7f9b      	ldrb	r3, [r3, #30]
 801c842:	2b08      	cmp	r3, #8
 801c844:	d902      	bls.n	801c84c <RadioSetRxGenericConfig+0x6c>
            return -1;
 801c846:	f04f 33ff 	mov.w	r3, #4294967295
 801c84a:	e185      	b.n	801cb58 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801c84c:	68bb      	ldr	r3, [r7, #8]
 801c84e:	6919      	ldr	r1, [r3, #16]
 801c850:	68bb      	ldr	r3, [r7, #8]
 801c852:	7f9b      	ldrb	r3, [r3, #30]
 801c854:	461a      	mov	r2, r3
 801c856:	f107 0320 	add.w	r3, r7, #32
 801c85a:	4618      	mov	r0, r3
 801c85c:	f001 fede 	bl	801e61c <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801c860:	68bb      	ldr	r3, [r7, #8]
 801c862:	681b      	ldr	r3, [r3, #0]
 801c864:	2b00      	cmp	r3, #0
 801c866:	bf14      	ite	ne
 801c868:	2301      	movne	r3, #1
 801c86a:	2300      	moveq	r3, #0
 801c86c:	b2db      	uxtb	r3, r3
 801c86e:	4618      	mov	r0, r3
 801c870:	f000 fe28 	bl	801d4c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c874:	4b8c      	ldr	r3, [pc, #560]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c876:	2200      	movs	r2, #0
 801c878:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801c87c:	68bb      	ldr	r3, [r7, #8]
 801c87e:	689b      	ldr	r3, [r3, #8]
 801c880:	4a89      	ldr	r2, [pc, #548]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c882:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801c884:	68bb      	ldr	r3, [r7, #8]
 801c886:	f893 2020 	ldrb.w	r2, [r3, #32]
 801c88a:	4b87      	ldr	r3, [pc, #540]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c88c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801c890:	68bb      	ldr	r3, [r7, #8]
 801c892:	685b      	ldr	r3, [r3, #4]
 801c894:	4618      	mov	r0, r3
 801c896:	f001 fd01 	bl	801e29c <SUBGRF_GetFskBandwidthRegValue>
 801c89a:	4603      	mov	r3, r0
 801c89c:	461a      	mov	r2, r3
 801c89e:	4b82      	ldr	r3, [pc, #520]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c8a4:	4b80      	ldr	r3, [pc, #512]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8a6:	2200      	movs	r2, #0
 801c8a8:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801c8aa:	68bb      	ldr	r3, [r7, #8]
 801c8ac:	68db      	ldr	r3, [r3, #12]
 801c8ae:	b29b      	uxth	r3, r3
 801c8b0:	00db      	lsls	r3, r3, #3
 801c8b2:	b29a      	uxth	r2, r3
 801c8b4:	4b7c      	ldr	r3, [pc, #496]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8b6:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801c8b8:	68bb      	ldr	r3, [r7, #8]
 801c8ba:	7fda      	ldrb	r2, [r3, #31]
 801c8bc:	4b7a      	ldr	r3, [pc, #488]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8be:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801c8c0:	68bb      	ldr	r3, [r7, #8]
 801c8c2:	7f9b      	ldrb	r3, [r3, #30]
 801c8c4:	00db      	lsls	r3, r3, #3
 801c8c6:	b2da      	uxtb	r2, r3
 801c8c8:	4b77      	ldr	r3, [pc, #476]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8ca:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801c8cc:	68bb      	ldr	r3, [r7, #8]
 801c8ce:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801c8d2:	4b75      	ldr	r3, [pc, #468]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8d4:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801c8d6:	68bb      	ldr	r3, [r7, #8]
 801c8d8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c8dc:	2b00      	cmp	r3, #0
 801c8de:	d105      	bne.n	801c8ec <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801c8e0:	68bb      	ldr	r3, [r7, #8]
 801c8e2:	695b      	ldr	r3, [r3, #20]
 801c8e4:	b2da      	uxtb	r2, r3
 801c8e6:	4b70      	ldr	r3, [pc, #448]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8e8:	759a      	strb	r2, [r3, #22]
 801c8ea:	e00b      	b.n	801c904 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801c8ec:	68bb      	ldr	r3, [r7, #8]
 801c8ee:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c8f2:	2b02      	cmp	r3, #2
 801c8f4:	d103      	bne.n	801c8fe <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801c8f6:	4b6c      	ldr	r3, [pc, #432]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c8f8:	22ff      	movs	r2, #255	@ 0xff
 801c8fa:	759a      	strb	r2, [r3, #22]
 801c8fc:	e002      	b.n	801c904 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801c8fe:	4b6a      	ldr	r3, [pc, #424]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c900:	22ff      	movs	r2, #255	@ 0xff
 801c902:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801c904:	68bb      	ldr	r3, [r7, #8]
 801c906:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801c90a:	2b02      	cmp	r3, #2
 801c90c:	d004      	beq.n	801c918 <RadioSetRxGenericConfig+0x138>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801c90e:	68bb      	ldr	r3, [r7, #8]
 801c910:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801c914:	2b02      	cmp	r3, #2
 801c916:	d12d      	bne.n	801c974 <RadioSetRxGenericConfig+0x194>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801c918:	68bb      	ldr	r3, [r7, #8]
 801c91a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c91e:	2bf1      	cmp	r3, #241	@ 0xf1
 801c920:	d00c      	beq.n	801c93c <RadioSetRxGenericConfig+0x15c>
 801c922:	68bb      	ldr	r3, [r7, #8]
 801c924:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c928:	2bf2      	cmp	r3, #242	@ 0xf2
 801c92a:	d007      	beq.n	801c93c <RadioSetRxGenericConfig+0x15c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801c92c:	68bb      	ldr	r3, [r7, #8]
 801c92e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801c932:	2b01      	cmp	r3, #1
 801c934:	d002      	beq.n	801c93c <RadioSetRxGenericConfig+0x15c>
                return -1;
 801c936:	f04f 33ff 	mov.w	r3, #4294967295
 801c93a:	e10d      	b.n	801cb58 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801c93c:	2300      	movs	r3, #0
 801c93e:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801c940:	68bb      	ldr	r3, [r7, #8]
 801c942:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801c944:	4b59      	ldr	r3, [pc, #356]	@ (801caac <RadioSetRxGenericConfig+0x2cc>)
 801c946:	6819      	ldr	r1, [r3, #0]
 801c948:	f107 0314 	add.w	r3, r7, #20
 801c94c:	4a58      	ldr	r2, [pc, #352]	@ (801cab0 <RadioSetRxGenericConfig+0x2d0>)
 801c94e:	4618      	mov	r0, r3
 801c950:	f001 fd64 	bl	801e41c <RFW_Init>
 801c954:	4603      	mov	r3, r0
 801c956:	2b00      	cmp	r3, #0
 801c958:	d002      	beq.n	801c960 <RadioSetRxGenericConfig+0x180>
                return -1;
 801c95a:	f04f 33ff 	mov.w	r3, #4294967295
 801c95e:	e0fb      	b.n	801cb58 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801c960:	4b51      	ldr	r3, [pc, #324]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c962:	2200      	movs	r2, #0
 801c964:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801c966:	4b50      	ldr	r3, [pc, #320]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c968:	2201      	movs	r2, #1
 801c96a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801c96c:	4b4e      	ldr	r3, [pc, #312]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c96e:	2200      	movs	r2, #0
 801c970:	755a      	strb	r2, [r3, #21]
        {
 801c972:	e00e      	b.n	801c992 <RadioSetRxGenericConfig+0x1b2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801c974:	68bb      	ldr	r3, [r7, #8]
 801c976:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801c97a:	4b4b      	ldr	r3, [pc, #300]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c97c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801c97e:	68bb      	ldr	r3, [r7, #8]
 801c980:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801c984:	4b48      	ldr	r3, [pc, #288]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c986:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801c988:	68bb      	ldr	r3, [r7, #8]
 801c98a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801c98e:	4b46      	ldr	r3, [pc, #280]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c990:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801c992:	f7ff fa3e 	bl	801be12 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801c996:	2000      	movs	r0, #0
 801c998:	f7fe fbd2 	bl	801b140 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c99c:	4845      	ldr	r0, [pc, #276]	@ (801cab4 <RadioSetRxGenericConfig+0x2d4>)
 801c99e:	f001 f82f 	bl	801da00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c9a2:	4845      	ldr	r0, [pc, #276]	@ (801cab8 <RadioSetRxGenericConfig+0x2d8>)
 801c9a4:	f001 f8fe 	bl	801dba4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801c9a8:	f107 0320 	add.w	r3, r7, #32
 801c9ac:	4618      	mov	r0, r3
 801c9ae:	f000 fbc2 	bl	801d136 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801c9b2:	68bb      	ldr	r3, [r7, #8]
 801c9b4:	8b9b      	ldrh	r3, [r3, #28]
 801c9b6:	4618      	mov	r0, r3
 801c9b8:	f000 fc0c 	bl	801d1d4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801c9bc:	68bb      	ldr	r3, [r7, #8]
 801c9be:	8b1b      	ldrh	r3, [r3, #24]
 801c9c0:	4618      	mov	r0, r3
 801c9c2:	f000 fbe7 	bl	801d194 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801c9c6:	683b      	ldr	r3, [r7, #0]
 801c9c8:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801c9cc:	fb03 f202 	mul.w	r2, r3, r2
 801c9d0:	68bb      	ldr	r3, [r7, #8]
 801c9d2:	689b      	ldr	r3, [r3, #8]
 801c9d4:	fbb2 f3f3 	udiv	r3, r2, r3
 801c9d8:	4a33      	ldr	r2, [pc, #204]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801c9da:	6093      	str	r3, [r2, #8]
        break;
 801c9dc:	e0bb      	b.n	801cb56 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801c9de:	68bb      	ldr	r3, [r7, #8]
 801c9e0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801c9e2:	2b00      	cmp	r3, #0
 801c9e4:	d102      	bne.n	801c9ec <RadioSetRxGenericConfig+0x20c>
            return -1;
 801c9e6:	f04f 33ff 	mov.w	r3, #4294967295
 801c9ea:	e0b5      	b.n	801cb58 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801c9ec:	68bb      	ldr	r3, [r7, #8]
 801c9ee:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801c9f2:	2b01      	cmp	r3, #1
 801c9f4:	d105      	bne.n	801ca02 <RadioSetRxGenericConfig+0x222>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801c9f6:	68bb      	ldr	r3, [r7, #8]
 801c9f8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801c9fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801ca00:	e002      	b.n	801ca08 <RadioSetRxGenericConfig+0x228>
            MaxPayloadLength = 0xFF;
 801ca02:	23ff      	movs	r3, #255	@ 0xff
 801ca04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801ca08:	68bb      	ldr	r3, [r7, #8]
 801ca0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ca0c:	2b00      	cmp	r3, #0
 801ca0e:	bf14      	ite	ne
 801ca10:	2301      	movne	r3, #1
 801ca12:	2300      	moveq	r3, #0
 801ca14:	b2db      	uxtb	r3, r3
 801ca16:	4618      	mov	r0, r3
 801ca18:	f000 fd54 	bl	801d4c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ca1c:	683b      	ldr	r3, [r7, #0]
 801ca1e:	b2db      	uxtb	r3, r3
 801ca20:	4618      	mov	r0, r3
 801ca22:	f000 fd5e 	bl	801d4e2 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ca26:	4b20      	ldr	r3, [pc, #128]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca28:	2201      	movs	r2, #1
 801ca2a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801ca2e:	68bb      	ldr	r3, [r7, #8]
 801ca30:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801ca34:	4b1c      	ldr	r3, [pc, #112]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801ca3a:	68bb      	ldr	r3, [r7, #8]
 801ca3c:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801ca40:	4b19      	ldr	r3, [pc, #100]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ca46:	68bb      	ldr	r3, [r7, #8]
 801ca48:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801ca4c:	4b16      	ldr	r3, [pc, #88]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca4e:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801ca52:	68bb      	ldr	r3, [r7, #8]
 801ca54:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801ca58:	2b02      	cmp	r3, #2
 801ca5a:	d010      	beq.n	801ca7e <RadioSetRxGenericConfig+0x29e>
 801ca5c:	2b02      	cmp	r3, #2
 801ca5e:	dc2d      	bgt.n	801cabc <RadioSetRxGenericConfig+0x2dc>
 801ca60:	2b00      	cmp	r3, #0
 801ca62:	d002      	beq.n	801ca6a <RadioSetRxGenericConfig+0x28a>
 801ca64:	2b01      	cmp	r3, #1
 801ca66:	d005      	beq.n	801ca74 <RadioSetRxGenericConfig+0x294>
            break;
 801ca68:	e028      	b.n	801cabc <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801ca6a:	4b0f      	ldr	r3, [pc, #60]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca6c:	2200      	movs	r2, #0
 801ca6e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ca72:	e024      	b.n	801cabe <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ca74:	4b0c      	ldr	r3, [pc, #48]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca76:	2201      	movs	r2, #1
 801ca78:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ca7c:	e01f      	b.n	801cabe <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801ca7e:	68bb      	ldr	r3, [r7, #8]
 801ca80:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ca84:	2b0b      	cmp	r3, #11
 801ca86:	d004      	beq.n	801ca92 <RadioSetRxGenericConfig+0x2b2>
 801ca88:	68bb      	ldr	r3, [r7, #8]
 801ca8a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ca8e:	2b0c      	cmp	r3, #12
 801ca90:	d104      	bne.n	801ca9c <RadioSetRxGenericConfig+0x2bc>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ca92:	4b05      	ldr	r3, [pc, #20]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca94:	2201      	movs	r2, #1
 801ca96:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ca9a:	e010      	b.n	801cabe <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801ca9c:	4b02      	ldr	r3, [pc, #8]	@ (801caa8 <RadioSetRxGenericConfig+0x2c8>)
 801ca9e:	2200      	movs	r2, #0
 801caa0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801caa4:	e00b      	b.n	801cabe <RadioSetRxGenericConfig+0x2de>
 801caa6:	bf00      	nop
 801caa8:	2000220c 	.word	0x2000220c
 801caac:	20002208 	.word	0x20002208
 801cab0:	20002280 	.word	0x20002280
 801cab4:	20002244 	.word	0x20002244
 801cab8:	2000221a 	.word	0x2000221a
            break;
 801cabc:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801cabe:	4b28      	ldr	r3, [pc, #160]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801cac0:	2201      	movs	r2, #1
 801cac2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cac4:	68bb      	ldr	r3, [r7, #8]
 801cac6:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801cac8:	4b25      	ldr	r3, [pc, #148]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801caca:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801cacc:	68bb      	ldr	r3, [r7, #8]
 801cace:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801cad2:	4b23      	ldr	r3, [pc, #140]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801cad4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801cad6:	4a22      	ldr	r2, [pc, #136]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801cad8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801cadc:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801cade:	68bb      	ldr	r3, [r7, #8]
 801cae0:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801cae4:	4b1e      	ldr	r3, [pc, #120]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801cae6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801caea:	68bb      	ldr	r3, [r7, #8]
 801caec:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801caf0:	4b1b      	ldr	r3, [pc, #108]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801caf2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801caf6:	f7ff f98c 	bl	801be12 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801cafa:	2001      	movs	r0, #1
 801cafc:	f7fe fb20 	bl	801b140 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cb00:	4818      	ldr	r0, [pc, #96]	@ (801cb64 <RadioSetRxGenericConfig+0x384>)
 801cb02:	f000 ff7d 	bl	801da00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cb06:	4818      	ldr	r0, [pc, #96]	@ (801cb68 <RadioSetRxGenericConfig+0x388>)
 801cb08:	f001 f84c 	bl	801dba4 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801cb0c:	4b14      	ldr	r3, [pc, #80]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801cb0e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801cb12:	2b01      	cmp	r3, #1
 801cb14:	d10d      	bne.n	801cb32 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801cb16:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb1a:	f001 f9ad 	bl	801de78 <SUBGRF_ReadRegister>
 801cb1e:	4603      	mov	r3, r0
 801cb20:	f023 0304 	bic.w	r3, r3, #4
 801cb24:	b2db      	uxtb	r3, r3
 801cb26:	4619      	mov	r1, r3
 801cb28:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb2c:	f001 f982 	bl	801de34 <SUBGRF_WriteRegister>
 801cb30:	e00c      	b.n	801cb4c <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801cb32:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb36:	f001 f99f 	bl	801de78 <SUBGRF_ReadRegister>
 801cb3a:	4603      	mov	r3, r0
 801cb3c:	f043 0304 	orr.w	r3, r3, #4
 801cb40:	b2db      	uxtb	r3, r3
 801cb42:	4619      	mov	r1, r3
 801cb44:	f240 7036 	movw	r0, #1846	@ 0x736
 801cb48:	f001 f974 	bl	801de34 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801cb4c:	4b04      	ldr	r3, [pc, #16]	@ (801cb60 <RadioSetRxGenericConfig+0x380>)
 801cb4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801cb52:	609a      	str	r2, [r3, #8]
        break;
 801cb54:	bf00      	nop
    }
    return status;
 801cb56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cb58:	4618      	mov	r0, r3
 801cb5a:	3730      	adds	r7, #48	@ 0x30
 801cb5c:	46bd      	mov	sp, r7
 801cb5e:	bd80      	pop	{r7, pc}
 801cb60:	2000220c 	.word	0x2000220c
 801cb64:	20002244 	.word	0x20002244
 801cb68:	2000221a 	.word	0x2000221a

0801cb6c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801cb6c:	b580      	push	{r7, lr}
 801cb6e:	b08e      	sub	sp, #56	@ 0x38
 801cb70:	af00      	add	r7, sp, #0
 801cb72:	60b9      	str	r1, [r7, #8]
 801cb74:	607b      	str	r3, [r7, #4]
 801cb76:	4603      	mov	r3, r0
 801cb78:	73fb      	strb	r3, [r7, #15]
 801cb7a:	4613      	mov	r3, r2
 801cb7c:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801cb7e:	2300      	movs	r3, #0
 801cb80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801cb82:	2300      	movs	r3, #0
 801cb84:	633b      	str	r3, [r7, #48]	@ 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801cb86:	f001 fc56 	bl	801e436 <RFW_DeInit>
    switch( modem )
 801cb8a:	7bfb      	ldrb	r3, [r7, #15]
 801cb8c:	2b03      	cmp	r3, #3
 801cb8e:	f200 8204 	bhi.w	801cf9a <RadioSetTxGenericConfig+0x42e>
 801cb92:	a201      	add	r2, pc, #4	@ (adr r2, 801cb98 <RadioSetTxGenericConfig+0x2c>)
 801cb94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cb98:	0801cd1d 	.word	0x0801cd1d
 801cb9c:	0801ce65 	.word	0x0801ce65
 801cba0:	0801cf5d 	.word	0x0801cf5d
 801cba4:	0801cba9 	.word	0x0801cba9
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801cba8:	68bb      	ldr	r3, [r7, #8]
 801cbaa:	7c9b      	ldrb	r3, [r3, #18]
 801cbac:	2b08      	cmp	r3, #8
 801cbae:	d902      	bls.n	801cbb6 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801cbb0:	f04f 33ff 	mov.w	r3, #4294967295
 801cbb4:	e206      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801cbb6:	68bb      	ldr	r3, [r7, #8]
 801cbb8:	6899      	ldr	r1, [r3, #8]
 801cbba:	68bb      	ldr	r3, [r7, #8]
 801cbbc:	7c9b      	ldrb	r3, [r3, #18]
 801cbbe:	461a      	mov	r2, r3
 801cbc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cbc4:	4618      	mov	r0, r3
 801cbc6:	f001 fd29 	bl	801e61c <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801cbca:	68bb      	ldr	r3, [r7, #8]
 801cbcc:	681b      	ldr	r3, [r3, #0]
 801cbce:	2b00      	cmp	r3, #0
 801cbd0:	d102      	bne.n	801cbd8 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801cbd2:	f04f 33ff 	mov.w	r3, #4294967295
 801cbd6:	e1f5      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
        }
        else if( config->msk.BitRate <= 10000 )
 801cbd8:	68bb      	ldr	r3, [r7, #8]
 801cbda:	681b      	ldr	r3, [r3, #0]
 801cbdc:	f242 7210 	movw	r2, #10000	@ 0x2710
 801cbe0:	4293      	cmp	r3, r2
 801cbe2:	d813      	bhi.n	801cc0c <RadioSetTxGenericConfig+0xa0>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801cbe4:	2302      	movs	r3, #2
 801cbe6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801cbea:	4b99      	ldr	r3, [pc, #612]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cbec:	2203      	movs	r2, #3
 801cbee:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801cbf0:	4b97      	ldr	r3, [pc, #604]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cbf2:	2203      	movs	r2, #3
 801cbf4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801cbf8:	68bb      	ldr	r3, [r7, #8]
 801cbfa:	681b      	ldr	r3, [r3, #0]
 801cbfc:	4a94      	ldr	r2, [pc, #592]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cbfe:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801cc00:	68bb      	ldr	r3, [r7, #8]
 801cc02:	7cda      	ldrb	r2, [r3, #19]
 801cc04:	4b92      	ldr	r3, [pc, #584]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801cc0a:	e017      	b.n	801cc3c <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801cc0c:	2300      	movs	r3, #0
 801cc0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801cc12:	4b8f      	ldr	r3, [pc, #572]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc14:	2200      	movs	r2, #0
 801cc16:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cc18:	4b8d      	ldr	r3, [pc, #564]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc1a:	2200      	movs	r2, #0
 801cc1c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801cc20:	68bb      	ldr	r3, [r7, #8]
 801cc22:	681b      	ldr	r3, [r3, #0]
 801cc24:	4a8a      	ldr	r2, [pc, #552]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc26:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801cc28:	68bb      	ldr	r3, [r7, #8]
 801cc2a:	7cda      	ldrb	r2, [r3, #19]
 801cc2c:	4b88      	ldr	r3, [pc, #544]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801cc32:	68bb      	ldr	r3, [r7, #8]
 801cc34:	681b      	ldr	r3, [r3, #0]
 801cc36:	089b      	lsrs	r3, r3, #2
 801cc38:	4a85      	ldr	r2, [pc, #532]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc3a:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801cc3c:	68bb      	ldr	r3, [r7, #8]
 801cc3e:	685b      	ldr	r3, [r3, #4]
 801cc40:	b29b      	uxth	r3, r3
 801cc42:	00db      	lsls	r3, r3, #3
 801cc44:	b29a      	uxth	r2, r3
 801cc46:	4b82      	ldr	r3, [pc, #520]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc48:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801cc4a:	4b81      	ldr	r3, [pc, #516]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc4c:	2204      	movs	r2, #4
 801cc4e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801cc50:	68bb      	ldr	r3, [r7, #8]
 801cc52:	7c9b      	ldrb	r3, [r3, #18]
 801cc54:	00db      	lsls	r3, r3, #3
 801cc56:	b2da      	uxtb	r2, r3
 801cc58:	4b7d      	ldr	r3, [pc, #500]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc5a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801cc5c:	4b7c      	ldr	r3, [pc, #496]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cc5e:	2200      	movs	r2, #0
 801cc60:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801cc62:	68bb      	ldr	r3, [r7, #8]
 801cc64:	7d9b      	ldrb	r3, [r3, #22]
 801cc66:	2b02      	cmp	r3, #2
 801cc68:	d003      	beq.n	801cc72 <RadioSetTxGenericConfig+0x106>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801cc6a:	68bb      	ldr	r3, [r7, #8]
 801cc6c:	7d1b      	ldrb	r3, [r3, #20]
 801cc6e:	2b02      	cmp	r3, #2
 801cc70:	d12b      	bne.n	801ccca <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801cc72:	68bb      	ldr	r3, [r7, #8]
 801cc74:	7d5b      	ldrb	r3, [r3, #21]
 801cc76:	2bf1      	cmp	r3, #241	@ 0xf1
 801cc78:	d00a      	beq.n	801cc90 <RadioSetTxGenericConfig+0x124>
 801cc7a:	68bb      	ldr	r3, [r7, #8]
 801cc7c:	7d5b      	ldrb	r3, [r3, #21]
 801cc7e:	2bf2      	cmp	r3, #242	@ 0xf2
 801cc80:	d006      	beq.n	801cc90 <RadioSetTxGenericConfig+0x124>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801cc82:	68bb      	ldr	r3, [r7, #8]
 801cc84:	7d5b      	ldrb	r3, [r3, #21]
 801cc86:	2b01      	cmp	r3, #1
 801cc88:	d002      	beq.n	801cc90 <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801cc8a:	f04f 33ff 	mov.w	r3, #4294967295
 801cc8e:	e199      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801cc90:	68bb      	ldr	r3, [r7, #8]
 801cc92:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801cc94:	2301      	movs	r3, #1
 801cc96:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801cc9a:	4b6e      	ldr	r3, [pc, #440]	@ (801ce54 <RadioSetTxGenericConfig+0x2e8>)
 801cc9c:	6819      	ldr	r1, [r3, #0]
 801cc9e:	f107 0320 	add.w	r3, r7, #32
 801cca2:	4a6d      	ldr	r2, [pc, #436]	@ (801ce58 <RadioSetTxGenericConfig+0x2ec>)
 801cca4:	4618      	mov	r0, r3
 801cca6:	f001 fbb9 	bl	801e41c <RFW_Init>
 801ccaa:	4603      	mov	r3, r0
 801ccac:	2b00      	cmp	r3, #0
 801ccae:	d002      	beq.n	801ccb6 <RadioSetTxGenericConfig+0x14a>
            {
                return -1;
 801ccb0:	f04f 33ff 	mov.w	r3, #4294967295
 801ccb4:	e186      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801ccb6:	4b66      	ldr	r3, [pc, #408]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ccb8:	2200      	movs	r2, #0
 801ccba:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801ccbc:	4b64      	ldr	r3, [pc, #400]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ccbe:	2201      	movs	r2, #1
 801ccc0:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801ccc2:	4b63      	ldr	r3, [pc, #396]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ccc4:	2200      	movs	r2, #0
 801ccc6:	755a      	strb	r2, [r3, #21]
        {
 801ccc8:	e00b      	b.n	801cce2 <RadioSetTxGenericConfig+0x176>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801ccca:	68bb      	ldr	r3, [r7, #8]
 801cccc:	7d5a      	ldrb	r2, [r3, #21]
 801ccce:	4b60      	ldr	r3, [pc, #384]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ccd0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801ccd2:	68bb      	ldr	r3, [r7, #8]
 801ccd4:	7d9a      	ldrb	r2, [r3, #22]
 801ccd6:	4b5e      	ldr	r3, [pc, #376]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ccd8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801ccda:	68bb      	ldr	r3, [r7, #8]
 801ccdc:	7d1a      	ldrb	r2, [r3, #20]
 801ccde:	4b5c      	ldr	r3, [pc, #368]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cce0:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801cce2:	f7ff f896 	bl	801be12 <RadioStandby>
        RadioSetModem( radio_modem );
 801cce6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801ccea:	4618      	mov	r0, r3
 801ccec:	f7fe fa28 	bl	801b140 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ccf0:	485a      	ldr	r0, [pc, #360]	@ (801ce5c <RadioSetTxGenericConfig+0x2f0>)
 801ccf2:	f000 fe85 	bl	801da00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ccf6:	485a      	ldr	r0, [pc, #360]	@ (801ce60 <RadioSetTxGenericConfig+0x2f4>)
 801ccf8:	f000 ff54 	bl	801dba4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ccfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cd00:	4618      	mov	r0, r3
 801cd02:	f000 fa18 	bl	801d136 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801cd06:	68bb      	ldr	r3, [r7, #8]
 801cd08:	8a1b      	ldrh	r3, [r3, #16]
 801cd0a:	4618      	mov	r0, r3
 801cd0c:	f000 fa62 	bl	801d1d4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801cd10:	68bb      	ldr	r3, [r7, #8]
 801cd12:	899b      	ldrh	r3, [r3, #12]
 801cd14:	4618      	mov	r0, r3
 801cd16:	f000 fa3d 	bl	801d194 <SUBGRF_SetCrcPolynomial>
        break;
 801cd1a:	e13f      	b.n	801cf9c <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801cd1c:	68bb      	ldr	r3, [r7, #8]
 801cd1e:	681b      	ldr	r3, [r3, #0]
 801cd20:	2b00      	cmp	r3, #0
 801cd22:	d102      	bne.n	801cd2a <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801cd24:	f04f 33ff 	mov.w	r3, #4294967295
 801cd28:	e14c      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801cd2a:	68bb      	ldr	r3, [r7, #8]
 801cd2c:	7c9b      	ldrb	r3, [r3, #18]
 801cd2e:	2b08      	cmp	r3, #8
 801cd30:	d902      	bls.n	801cd38 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801cd32:	f04f 33ff 	mov.w	r3, #4294967295
 801cd36:	e145      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801cd38:	68bb      	ldr	r3, [r7, #8]
 801cd3a:	6899      	ldr	r1, [r3, #8]
 801cd3c:	68bb      	ldr	r3, [r7, #8]
 801cd3e:	7c9b      	ldrb	r3, [r3, #18]
 801cd40:	461a      	mov	r2, r3
 801cd42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801cd46:	4618      	mov	r0, r3
 801cd48:	f001 fc68 	bl	801e61c <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801cd4c:	4b40      	ldr	r3, [pc, #256]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd4e:	2200      	movs	r2, #0
 801cd50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801cd54:	68bb      	ldr	r3, [r7, #8]
 801cd56:	681b      	ldr	r3, [r3, #0]
 801cd58:	4a3d      	ldr	r2, [pc, #244]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd5a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801cd5c:	68bb      	ldr	r3, [r7, #8]
 801cd5e:	7cda      	ldrb	r2, [r3, #19]
 801cd60:	4b3b      	ldr	r3, [pc, #236]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801cd66:	68bb      	ldr	r3, [r7, #8]
 801cd68:	699b      	ldr	r3, [r3, #24]
 801cd6a:	4a39      	ldr	r2, [pc, #228]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd6c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801cd6e:	4b38      	ldr	r3, [pc, #224]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd70:	2200      	movs	r2, #0
 801cd72:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801cd74:	68bb      	ldr	r3, [r7, #8]
 801cd76:	685b      	ldr	r3, [r3, #4]
 801cd78:	b29b      	uxth	r3, r3
 801cd7a:	00db      	lsls	r3, r3, #3
 801cd7c:	b29a      	uxth	r2, r3
 801cd7e:	4b34      	ldr	r3, [pc, #208]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd80:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801cd82:	4b33      	ldr	r3, [pc, #204]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd84:	2204      	movs	r2, #4
 801cd86:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801cd88:	68bb      	ldr	r3, [r7, #8]
 801cd8a:	7c9b      	ldrb	r3, [r3, #18]
 801cd8c:	00db      	lsls	r3, r3, #3
 801cd8e:	b2da      	uxtb	r2, r3
 801cd90:	4b2f      	ldr	r3, [pc, #188]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd92:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801cd94:	4b2e      	ldr	r3, [pc, #184]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cd96:	2200      	movs	r2, #0
 801cd98:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801cd9a:	68bb      	ldr	r3, [r7, #8]
 801cd9c:	7d9b      	ldrb	r3, [r3, #22]
 801cd9e:	2b02      	cmp	r3, #2
 801cda0:	d003      	beq.n	801cdaa <RadioSetTxGenericConfig+0x23e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801cda2:	68bb      	ldr	r3, [r7, #8]
 801cda4:	7d1b      	ldrb	r3, [r3, #20]
 801cda6:	2b02      	cmp	r3, #2
 801cda8:	d12a      	bne.n	801ce00 <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801cdaa:	68bb      	ldr	r3, [r7, #8]
 801cdac:	7d5b      	ldrb	r3, [r3, #21]
 801cdae:	2bf1      	cmp	r3, #241	@ 0xf1
 801cdb0:	d00a      	beq.n	801cdc8 <RadioSetTxGenericConfig+0x25c>
 801cdb2:	68bb      	ldr	r3, [r7, #8]
 801cdb4:	7d5b      	ldrb	r3, [r3, #21]
 801cdb6:	2bf2      	cmp	r3, #242	@ 0xf2
 801cdb8:	d006      	beq.n	801cdc8 <RadioSetTxGenericConfig+0x25c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801cdba:	68bb      	ldr	r3, [r7, #8]
 801cdbc:	7d5b      	ldrb	r3, [r3, #21]
 801cdbe:	2b01      	cmp	r3, #1
 801cdc0:	d002      	beq.n	801cdc8 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801cdc2:	f04f 33ff 	mov.w	r3, #4294967295
 801cdc6:	e0fd      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801cdc8:	2301      	movs	r3, #1
 801cdca:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801cdcc:	68bb      	ldr	r3, [r7, #8]
 801cdce:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801cdd0:	4b20      	ldr	r3, [pc, #128]	@ (801ce54 <RadioSetTxGenericConfig+0x2e8>)
 801cdd2:	6819      	ldr	r1, [r3, #0]
 801cdd4:	f107 0314 	add.w	r3, r7, #20
 801cdd8:	4a1f      	ldr	r2, [pc, #124]	@ (801ce58 <RadioSetTxGenericConfig+0x2ec>)
 801cdda:	4618      	mov	r0, r3
 801cddc:	f001 fb1e 	bl	801e41c <RFW_Init>
 801cde0:	4603      	mov	r3, r0
 801cde2:	2b00      	cmp	r3, #0
 801cde4:	d002      	beq.n	801cdec <RadioSetTxGenericConfig+0x280>
            {
                return -1;
 801cde6:	f04f 33ff 	mov.w	r3, #4294967295
 801cdea:	e0eb      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801cdec:	4b18      	ldr	r3, [pc, #96]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cdee:	2200      	movs	r2, #0
 801cdf0:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801cdf2:	4b17      	ldr	r3, [pc, #92]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cdf4:	2201      	movs	r2, #1
 801cdf6:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801cdf8:	4b15      	ldr	r3, [pc, #84]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801cdfa:	2200      	movs	r2, #0
 801cdfc:	755a      	strb	r2, [r3, #21]
        {
 801cdfe:	e00b      	b.n	801ce18 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801ce00:	68bb      	ldr	r3, [r7, #8]
 801ce02:	7d5a      	ldrb	r2, [r3, #21]
 801ce04:	4b12      	ldr	r3, [pc, #72]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ce06:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801ce08:	68bb      	ldr	r3, [r7, #8]
 801ce0a:	7d9a      	ldrb	r2, [r3, #22]
 801ce0c:	4b10      	ldr	r3, [pc, #64]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ce0e:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801ce10:	68bb      	ldr	r3, [r7, #8]
 801ce12:	7d1a      	ldrb	r2, [r3, #20]
 801ce14:	4b0e      	ldr	r3, [pc, #56]	@ (801ce50 <RadioSetTxGenericConfig+0x2e4>)
 801ce16:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801ce18:	f7fe fffb 	bl	801be12 <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801ce1c:	2000      	movs	r0, #0
 801ce1e:	f7fe f98f 	bl	801b140 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ce22:	480e      	ldr	r0, [pc, #56]	@ (801ce5c <RadioSetTxGenericConfig+0x2f0>)
 801ce24:	f000 fdec 	bl	801da00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ce28:	480d      	ldr	r0, [pc, #52]	@ (801ce60 <RadioSetTxGenericConfig+0x2f4>)
 801ce2a:	f000 febb 	bl	801dba4 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ce2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801ce32:	4618      	mov	r0, r3
 801ce34:	f000 f97f 	bl	801d136 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801ce38:	68bb      	ldr	r3, [r7, #8]
 801ce3a:	8a1b      	ldrh	r3, [r3, #16]
 801ce3c:	4618      	mov	r0, r3
 801ce3e:	f000 f9c9 	bl	801d1d4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801ce42:	68bb      	ldr	r3, [r7, #8]
 801ce44:	899b      	ldrh	r3, [r3, #12]
 801ce46:	4618      	mov	r0, r3
 801ce48:	f000 f9a4 	bl	801d194 <SUBGRF_SetCrcPolynomial>
        break;
 801ce4c:	e0a6      	b.n	801cf9c <RadioSetTxGenericConfig+0x430>
 801ce4e:	bf00      	nop
 801ce50:	2000220c 	.word	0x2000220c
 801ce54:	20002208 	.word	0x20002208
 801ce58:	20002268 	.word	0x20002268
 801ce5c:	20002244 	.word	0x20002244
 801ce60:	2000221a 	.word	0x2000221a
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ce64:	4b59      	ldr	r3, [pc, #356]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ce66:	2201      	movs	r2, #1
 801ce68:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801ce6c:	68bb      	ldr	r3, [r7, #8]
 801ce6e:	781a      	ldrb	r2, [r3, #0]
 801ce70:	4b56      	ldr	r3, [pc, #344]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ce72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801ce76:	68bb      	ldr	r3, [r7, #8]
 801ce78:	785a      	ldrb	r2, [r3, #1]
 801ce7a:	4b54      	ldr	r3, [pc, #336]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ce7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ce80:	68bb      	ldr	r3, [r7, #8]
 801ce82:	789a      	ldrb	r2, [r3, #2]
 801ce84:	4b51      	ldr	r3, [pc, #324]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ce86:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801ce8a:	68bb      	ldr	r3, [r7, #8]
 801ce8c:	78db      	ldrb	r3, [r3, #3]
 801ce8e:	2b02      	cmp	r3, #2
 801ce90:	d010      	beq.n	801ceb4 <RadioSetTxGenericConfig+0x348>
 801ce92:	2b02      	cmp	r3, #2
 801ce94:	dc20      	bgt.n	801ced8 <RadioSetTxGenericConfig+0x36c>
 801ce96:	2b00      	cmp	r3, #0
 801ce98:	d002      	beq.n	801cea0 <RadioSetTxGenericConfig+0x334>
 801ce9a:	2b01      	cmp	r3, #1
 801ce9c:	d005      	beq.n	801ceaa <RadioSetTxGenericConfig+0x33e>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801ce9e:	e01b      	b.n	801ced8 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cea0:	4b4a      	ldr	r3, [pc, #296]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cea2:	2200      	movs	r2, #0
 801cea4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cea8:	e017      	b.n	801ceda <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ceaa:	4b48      	ldr	r3, [pc, #288]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ceac:	2201      	movs	r2, #1
 801ceae:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ceb2:	e012      	b.n	801ceda <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801ceb4:	68bb      	ldr	r3, [r7, #8]
 801ceb6:	781b      	ldrb	r3, [r3, #0]
 801ceb8:	2b0b      	cmp	r3, #11
 801ceba:	d003      	beq.n	801cec4 <RadioSetTxGenericConfig+0x358>
 801cebc:	68bb      	ldr	r3, [r7, #8]
 801cebe:	781b      	ldrb	r3, [r3, #0]
 801cec0:	2b0c      	cmp	r3, #12
 801cec2:	d104      	bne.n	801cece <RadioSetTxGenericConfig+0x362>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801cec4:	4b41      	ldr	r3, [pc, #260]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cec6:	2201      	movs	r2, #1
 801cec8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801cecc:	e005      	b.n	801ceda <RadioSetTxGenericConfig+0x36e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801cece:	4b3f      	ldr	r3, [pc, #252]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ced0:	2200      	movs	r2, #0
 801ced2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ced6:	e000      	b.n	801ceda <RadioSetTxGenericConfig+0x36e>
            break;
 801ced8:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ceda:	4b3c      	ldr	r3, [pc, #240]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cedc:	2201      	movs	r2, #1
 801cede:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801cee0:	68bb      	ldr	r3, [r7, #8]
 801cee2:	889a      	ldrh	r2, [r3, #4]
 801cee4:	4b39      	ldr	r3, [pc, #228]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cee6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801cee8:	68bb      	ldr	r3, [r7, #8]
 801ceea:	799a      	ldrb	r2, [r3, #6]
 801ceec:	4b37      	ldr	r3, [pc, #220]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801ceee:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801cef0:	68bb      	ldr	r3, [r7, #8]
 801cef2:	79da      	ldrb	r2, [r3, #7]
 801cef4:	4b35      	ldr	r3, [pc, #212]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cef6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801cefa:	68bb      	ldr	r3, [r7, #8]
 801cefc:	7a1a      	ldrb	r2, [r3, #8]
 801cefe:	4b33      	ldr	r3, [pc, #204]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cf00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801cf04:	f7fe ff85 	bl	801be12 <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801cf08:	2001      	movs	r0, #1
 801cf0a:	f7fe f919 	bl	801b140 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cf0e:	4830      	ldr	r0, [pc, #192]	@ (801cfd0 <RadioSetTxGenericConfig+0x464>)
 801cf10:	f000 fd76 	bl	801da00 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801cf14:	482f      	ldr	r0, [pc, #188]	@ (801cfd4 <RadioSetTxGenericConfig+0x468>)
 801cf16:	f000 fe45 	bl	801dba4 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801cf1a:	4b2c      	ldr	r3, [pc, #176]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cf1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801cf20:	2b06      	cmp	r3, #6
 801cf22:	d10d      	bne.n	801cf40 <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801cf24:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf28:	f000 ffa6 	bl	801de78 <SUBGRF_ReadRegister>
 801cf2c:	4603      	mov	r3, r0
 801cf2e:	f023 0304 	bic.w	r3, r3, #4
 801cf32:	b2db      	uxtb	r3, r3
 801cf34:	4619      	mov	r1, r3
 801cf36:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf3a:	f000 ff7b 	bl	801de34 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801cf3e:	e02d      	b.n	801cf9c <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801cf40:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf44:	f000 ff98 	bl	801de78 <SUBGRF_ReadRegister>
 801cf48:	4603      	mov	r3, r0
 801cf4a:	f043 0304 	orr.w	r3, r3, #4
 801cf4e:	b2db      	uxtb	r3, r3
 801cf50:	4619      	mov	r1, r3
 801cf52:	f640 0089 	movw	r0, #2185	@ 0x889
 801cf56:	f000 ff6d 	bl	801de34 <SUBGRF_WriteRegister>
        break;
 801cf5a:	e01f      	b.n	801cf9c <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801cf5c:	68bb      	ldr	r3, [r7, #8]
 801cf5e:	681b      	ldr	r3, [r3, #0]
 801cf60:	2b00      	cmp	r3, #0
 801cf62:	d004      	beq.n	801cf6e <RadioSetTxGenericConfig+0x402>
 801cf64:	68bb      	ldr	r3, [r7, #8]
 801cf66:	681b      	ldr	r3, [r3, #0]
 801cf68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801cf6c:	d902      	bls.n	801cf74 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801cf6e:	f04f 33ff 	mov.w	r3, #4294967295
 801cf72:	e027      	b.n	801cfc4 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801cf74:	2003      	movs	r0, #3
 801cf76:	f7fe f8e3 	bl	801b140 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801cf7a:	4b14      	ldr	r3, [pc, #80]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cf7c:	2202      	movs	r2, #2
 801cf7e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801cf82:	68bb      	ldr	r3, [r7, #8]
 801cf84:	681b      	ldr	r3, [r3, #0]
 801cf86:	4a11      	ldr	r2, [pc, #68]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cf88:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801cf8a:	4b10      	ldr	r3, [pc, #64]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cf8c:	2216      	movs	r2, #22
 801cf8e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801cf92:	480f      	ldr	r0, [pc, #60]	@ (801cfd0 <RadioSetTxGenericConfig+0x464>)
 801cf94:	f000 fd34 	bl	801da00 <SUBGRF_SetModulationParams>
        break;
 801cf98:	e000      	b.n	801cf9c <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801cf9a:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801cf9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801cfa0:	4618      	mov	r0, r3
 801cfa2:	f001 f87d 	bl	801e0a0 <SUBGRF_SetRfTxPower>
 801cfa6:	4603      	mov	r3, r0
 801cfa8:	461a      	mov	r2, r3
 801cfaa:	4b08      	ldr	r3, [pc, #32]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cfac:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801cfb0:	4b06      	ldr	r3, [pc, #24]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cfb2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801cfb6:	4618      	mov	r0, r3
 801cfb8:	f001 fa51 	bl	801e45e <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801cfbc:	4a03      	ldr	r2, [pc, #12]	@ (801cfcc <RadioSetTxGenericConfig+0x460>)
 801cfbe:	687b      	ldr	r3, [r7, #4]
 801cfc0:	6053      	str	r3, [r2, #4]
    return 0;
 801cfc2:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801cfc4:	4618      	mov	r0, r3
 801cfc6:	3738      	adds	r7, #56	@ 0x38
 801cfc8:	46bd      	mov	sp, r7
 801cfca:	bd80      	pop	{r7, pc}
 801cfcc:	2000220c 	.word	0x2000220c
 801cfd0:	20002244 	.word	0x20002244
 801cfd4:	2000221a 	.word	0x2000221a

0801cfd8 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801cfd8:	b480      	push	{r7}
 801cfda:	b085      	sub	sp, #20
 801cfdc:	af00      	add	r7, sp, #0
 801cfde:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801cfe0:	2301      	movs	r3, #1
 801cfe2:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801cfe4:	7bfb      	ldrb	r3, [r7, #15]
}
 801cfe6:	4618      	mov	r0, r3
 801cfe8:	3714      	adds	r7, #20
 801cfea:	46bd      	mov	sp, r7
 801cfec:	bc80      	pop	{r7}
 801cfee:	4770      	bx	lr

0801cff0 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801cff0:	b480      	push	{r7}
 801cff2:	b083      	sub	sp, #12
 801cff4:	af00      	add	r7, sp, #0
 801cff6:	6078      	str	r0, [r7, #4]
 801cff8:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801cffa:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801cffc:	4618      	mov	r0, r3
 801cffe:	370c      	adds	r7, #12
 801d000:	46bd      	mov	sp, r7
 801d002:	bc80      	pop	{r7}
 801d004:	4770      	bx	lr
	...

0801d008 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801d008:	b580      	push	{r7, lr}
 801d00a:	b084      	sub	sp, #16
 801d00c:	af00      	add	r7, sp, #0
 801d00e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801d010:	687b      	ldr	r3, [r7, #4]
 801d012:	2b00      	cmp	r3, #0
 801d014:	d002      	beq.n	801d01c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801d016:	4a1d      	ldr	r2, [pc, #116]	@ (801d08c <SUBGRF_Init+0x84>)
 801d018:	687b      	ldr	r3, [r7, #4]
 801d01a:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801d01c:	f7e5 f8e2 	bl	80021e4 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d020:	2002      	movs	r0, #2
 801d022:	f001 f919 	bl	801e258 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801d026:	4b1a      	ldr	r3, [pc, #104]	@ (801d090 <SUBGRF_Init+0x88>)
 801d028:	2200      	movs	r2, #0
 801d02a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801d02c:	2000      	movs	r0, #0
 801d02e:	f000 f97d 	bl	801d32c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801d032:	f7ee fe89 	bl	800bd48 <RBI_IsTCXO>
 801d036:	4603      	mov	r3, r0
 801d038:	2b01      	cmp	r3, #1
 801d03a:	d10e      	bne.n	801d05a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801d03c:	2140      	movs	r1, #64	@ 0x40
 801d03e:	2001      	movs	r0, #1
 801d040:	f000 fb82 	bl	801d748 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801d044:	2100      	movs	r1, #0
 801d046:	f640 1011 	movw	r0, #2321	@ 0x911
 801d04a:	f000 fef3 	bl	801de34 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801d04e:	237f      	movs	r3, #127	@ 0x7f
 801d050:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801d052:	7b38      	ldrb	r0, [r7, #12]
 801d054:	f000 fa8b 	bl	801d56e <SUBGRF_Calibrate>
 801d058:	e009      	b.n	801d06e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d05a:	2120      	movs	r1, #32
 801d05c:	f640 1011 	movw	r0, #2321	@ 0x911
 801d060:	f000 fee8 	bl	801de34 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801d064:	2120      	movs	r1, #32
 801d066:	f640 1012 	movw	r0, #2322	@ 0x912
 801d06a:	f000 fee3 	bl	801de34 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801d06e:	210e      	movs	r1, #14
 801d070:	f640 101f 	movw	r0, #2335	@ 0x91f
 801d074:	f000 fede 	bl	801de34 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801d078:	f7ee fe4a 	bl	800bd10 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801d07c:	4b05      	ldr	r3, [pc, #20]	@ (801d094 <SUBGRF_Init+0x8c>)
 801d07e:	2201      	movs	r2, #1
 801d080:	701a      	strb	r2, [r3, #0]
}
 801d082:	bf00      	nop
 801d084:	3710      	adds	r7, #16
 801d086:	46bd      	mov	sp, r7
 801d088:	bd80      	pop	{r7, pc}
 801d08a:	bf00      	nop
 801d08c:	200022a4 	.word	0x200022a4
 801d090:	200022a0 	.word	0x200022a0
 801d094:	20002298 	.word	0x20002298

0801d098 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801d098:	b480      	push	{r7}
 801d09a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801d09c:	4b02      	ldr	r3, [pc, #8]	@ (801d0a8 <SUBGRF_GetOperatingMode+0x10>)
 801d09e:	781b      	ldrb	r3, [r3, #0]
}
 801d0a0:	4618      	mov	r0, r3
 801d0a2:	46bd      	mov	sp, r7
 801d0a4:	bc80      	pop	{r7}
 801d0a6:	4770      	bx	lr
 801d0a8:	20002298 	.word	0x20002298

0801d0ac <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801d0ac:	b580      	push	{r7, lr}
 801d0ae:	b082      	sub	sp, #8
 801d0b0:	af00      	add	r7, sp, #0
 801d0b2:	6078      	str	r0, [r7, #4]
 801d0b4:	460b      	mov	r3, r1
 801d0b6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801d0b8:	78fb      	ldrb	r3, [r7, #3]
 801d0ba:	461a      	mov	r2, r3
 801d0bc:	6879      	ldr	r1, [r7, #4]
 801d0be:	2000      	movs	r0, #0
 801d0c0:	f000 ff3e 	bl	801df40 <SUBGRF_WriteBuffer>
}
 801d0c4:	bf00      	nop
 801d0c6:	3708      	adds	r7, #8
 801d0c8:	46bd      	mov	sp, r7
 801d0ca:	bd80      	pop	{r7, pc}

0801d0cc <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801d0cc:	b580      	push	{r7, lr}
 801d0ce:	b086      	sub	sp, #24
 801d0d0:	af00      	add	r7, sp, #0
 801d0d2:	60f8      	str	r0, [r7, #12]
 801d0d4:	60b9      	str	r1, [r7, #8]
 801d0d6:	4613      	mov	r3, r2
 801d0d8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801d0da:	2300      	movs	r3, #0
 801d0dc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801d0de:	f107 0317 	add.w	r3, r7, #23
 801d0e2:	4619      	mov	r1, r3
 801d0e4:	68b8      	ldr	r0, [r7, #8]
 801d0e6:	f000 fe27 	bl	801dd38 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801d0ea:	68bb      	ldr	r3, [r7, #8]
 801d0ec:	781b      	ldrb	r3, [r3, #0]
 801d0ee:	79fa      	ldrb	r2, [r7, #7]
 801d0f0:	429a      	cmp	r2, r3
 801d0f2:	d201      	bcs.n	801d0f8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801d0f4:	2301      	movs	r3, #1
 801d0f6:	e007      	b.n	801d108 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801d0f8:	7df8      	ldrb	r0, [r7, #23]
 801d0fa:	68bb      	ldr	r3, [r7, #8]
 801d0fc:	781b      	ldrb	r3, [r3, #0]
 801d0fe:	461a      	mov	r2, r3
 801d100:	68f9      	ldr	r1, [r7, #12]
 801d102:	f000 ff3f 	bl	801df84 <SUBGRF_ReadBuffer>

    return 0;
 801d106:	2300      	movs	r3, #0
}
 801d108:	4618      	mov	r0, r3
 801d10a:	3718      	adds	r7, #24
 801d10c:	46bd      	mov	sp, r7
 801d10e:	bd80      	pop	{r7, pc}

0801d110 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801d110:	b580      	push	{r7, lr}
 801d112:	b084      	sub	sp, #16
 801d114:	af00      	add	r7, sp, #0
 801d116:	60f8      	str	r0, [r7, #12]
 801d118:	460b      	mov	r3, r1
 801d11a:	607a      	str	r2, [r7, #4]
 801d11c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801d11e:	7afb      	ldrb	r3, [r7, #11]
 801d120:	4619      	mov	r1, r3
 801d122:	68f8      	ldr	r0, [r7, #12]
 801d124:	f7ff ffc2 	bl	801d0ac <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801d128:	6878      	ldr	r0, [r7, #4]
 801d12a:	f000 f91b 	bl	801d364 <SUBGRF_SetTx>
}
 801d12e:	bf00      	nop
 801d130:	3710      	adds	r7, #16
 801d132:	46bd      	mov	sp, r7
 801d134:	bd80      	pop	{r7, pc}

0801d136 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801d136:	b580      	push	{r7, lr}
 801d138:	b082      	sub	sp, #8
 801d13a:	af00      	add	r7, sp, #0
 801d13c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801d13e:	2208      	movs	r2, #8
 801d140:	6879      	ldr	r1, [r7, #4]
 801d142:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801d146:	f000 feb7 	bl	801deb8 <SUBGRF_WriteRegisters>
    return 0;
 801d14a:	2300      	movs	r3, #0
}
 801d14c:	4618      	mov	r0, r3
 801d14e:	3708      	adds	r7, #8
 801d150:	46bd      	mov	sp, r7
 801d152:	bd80      	pop	{r7, pc}

0801d154 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801d154:	b580      	push	{r7, lr}
 801d156:	b084      	sub	sp, #16
 801d158:	af00      	add	r7, sp, #0
 801d15a:	4603      	mov	r3, r0
 801d15c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801d15e:	88fb      	ldrh	r3, [r7, #6]
 801d160:	0a1b      	lsrs	r3, r3, #8
 801d162:	b29b      	uxth	r3, r3
 801d164:	b2db      	uxtb	r3, r3
 801d166:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801d168:	88fb      	ldrh	r3, [r7, #6]
 801d16a:	b2db      	uxtb	r3, r3
 801d16c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d16e:	f000 fb6f 	bl	801d850 <SUBGRF_GetPacketType>
 801d172:	4603      	mov	r3, r0
 801d174:	2b00      	cmp	r3, #0
 801d176:	d108      	bne.n	801d18a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801d178:	f107 030c 	add.w	r3, r7, #12
 801d17c:	2202      	movs	r2, #2
 801d17e:	4619      	mov	r1, r3
 801d180:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801d184:	f000 fe98 	bl	801deb8 <SUBGRF_WriteRegisters>
            break;
 801d188:	e000      	b.n	801d18c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801d18a:	bf00      	nop
    }
}
 801d18c:	bf00      	nop
 801d18e:	3710      	adds	r7, #16
 801d190:	46bd      	mov	sp, r7
 801d192:	bd80      	pop	{r7, pc}

0801d194 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801d194:	b580      	push	{r7, lr}
 801d196:	b084      	sub	sp, #16
 801d198:	af00      	add	r7, sp, #0
 801d19a:	4603      	mov	r3, r0
 801d19c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801d19e:	88fb      	ldrh	r3, [r7, #6]
 801d1a0:	0a1b      	lsrs	r3, r3, #8
 801d1a2:	b29b      	uxth	r3, r3
 801d1a4:	b2db      	uxtb	r3, r3
 801d1a6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801d1a8:	88fb      	ldrh	r3, [r7, #6]
 801d1aa:	b2db      	uxtb	r3, r3
 801d1ac:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801d1ae:	f000 fb4f 	bl	801d850 <SUBGRF_GetPacketType>
 801d1b2:	4603      	mov	r3, r0
 801d1b4:	2b00      	cmp	r3, #0
 801d1b6:	d108      	bne.n	801d1ca <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801d1b8:	f107 030c 	add.w	r3, r7, #12
 801d1bc:	2202      	movs	r2, #2
 801d1be:	4619      	mov	r1, r3
 801d1c0:	f240 60be 	movw	r0, #1726	@ 0x6be
 801d1c4:	f000 fe78 	bl	801deb8 <SUBGRF_WriteRegisters>
            break;
 801d1c8:	e000      	b.n	801d1cc <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801d1ca:	bf00      	nop
    }
}
 801d1cc:	bf00      	nop
 801d1ce:	3710      	adds	r7, #16
 801d1d0:	46bd      	mov	sp, r7
 801d1d2:	bd80      	pop	{r7, pc}

0801d1d4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801d1d4:	b580      	push	{r7, lr}
 801d1d6:	b084      	sub	sp, #16
 801d1d8:	af00      	add	r7, sp, #0
 801d1da:	4603      	mov	r3, r0
 801d1dc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801d1de:	2300      	movs	r3, #0
 801d1e0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801d1e2:	f000 fb35 	bl	801d850 <SUBGRF_GetPacketType>
 801d1e6:	4603      	mov	r3, r0
 801d1e8:	2b00      	cmp	r3, #0
 801d1ea:	d121      	bne.n	801d230 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801d1ec:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801d1f0:	f000 fe42 	bl	801de78 <SUBGRF_ReadRegister>
 801d1f4:	4603      	mov	r3, r0
 801d1f6:	f023 0301 	bic.w	r3, r3, #1
 801d1fa:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801d1fc:	88fb      	ldrh	r3, [r7, #6]
 801d1fe:	0a1b      	lsrs	r3, r3, #8
 801d200:	b29b      	uxth	r3, r3
 801d202:	b25b      	sxtb	r3, r3
 801d204:	f003 0301 	and.w	r3, r3, #1
 801d208:	b25a      	sxtb	r2, r3
 801d20a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d20e:	4313      	orrs	r3, r2
 801d210:	b25b      	sxtb	r3, r3
 801d212:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801d214:	7bfb      	ldrb	r3, [r7, #15]
 801d216:	4619      	mov	r1, r3
 801d218:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801d21c:	f000 fe0a 	bl	801de34 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801d220:	88fb      	ldrh	r3, [r7, #6]
 801d222:	b2db      	uxtb	r3, r3
 801d224:	4619      	mov	r1, r3
 801d226:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801d22a:	f000 fe03 	bl	801de34 <SUBGRF_WriteRegister>
            break;
 801d22e:	e000      	b.n	801d232 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801d230:	bf00      	nop
    }
}
 801d232:	bf00      	nop
 801d234:	3710      	adds	r7, #16
 801d236:	46bd      	mov	sp, r7
 801d238:	bd80      	pop	{r7, pc}

0801d23a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801d23a:	b580      	push	{r7, lr}
 801d23c:	b082      	sub	sp, #8
 801d23e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801d240:	2300      	movs	r3, #0
 801d242:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801d244:	2300      	movs	r3, #0
 801d246:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801d248:	2300      	movs	r3, #0
 801d24a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801d24c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d250:	f000 fe12 	bl	801de78 <SUBGRF_ReadRegister>
 801d254:	4603      	mov	r3, r0
 801d256:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801d258:	79fb      	ldrb	r3, [r7, #7]
 801d25a:	f023 0301 	bic.w	r3, r3, #1
 801d25e:	b2db      	uxtb	r3, r3
 801d260:	4619      	mov	r1, r3
 801d262:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d266:	f000 fde5 	bl	801de34 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801d26a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d26e:	f000 fe03 	bl	801de78 <SUBGRF_ReadRegister>
 801d272:	4603      	mov	r3, r0
 801d274:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801d276:	79bb      	ldrb	r3, [r7, #6]
 801d278:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d27c:	b2db      	uxtb	r3, r3
 801d27e:	4619      	mov	r1, r3
 801d280:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d284:	f000 fdd6 	bl	801de34 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801d288:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801d28c:	f000 f88a 	bl	801d3a4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801d290:	463b      	mov	r3, r7
 801d292:	2204      	movs	r2, #4
 801d294:	4619      	mov	r1, r3
 801d296:	f640 0019 	movw	r0, #2073	@ 0x819
 801d29a:	f000 fe2f 	bl	801defc <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801d29e:	2000      	movs	r0, #0
 801d2a0:	f000 f844 	bl	801d32c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801d2a4:	79fb      	ldrb	r3, [r7, #7]
 801d2a6:	4619      	mov	r1, r3
 801d2a8:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801d2ac:	f000 fdc2 	bl	801de34 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801d2b0:	79bb      	ldrb	r3, [r7, #6]
 801d2b2:	4619      	mov	r1, r3
 801d2b4:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801d2b8:	f000 fdbc 	bl	801de34 <SUBGRF_WriteRegister>

    return number;
 801d2bc:	683b      	ldr	r3, [r7, #0]
}
 801d2be:	4618      	mov	r0, r3
 801d2c0:	3708      	adds	r7, #8
 801d2c2:	46bd      	mov	sp, r7
 801d2c4:	bd80      	pop	{r7, pc}
	...

0801d2c8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801d2c8:	b580      	push	{r7, lr}
 801d2ca:	b084      	sub	sp, #16
 801d2cc:	af00      	add	r7, sp, #0
 801d2ce:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801d2d0:	2000      	movs	r0, #0
 801d2d2:	f7ee fd24 	bl	800bd1e <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d2d6:	2002      	movs	r0, #2
 801d2d8:	f000 ffbe 	bl	801e258 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d2dc:	793b      	ldrb	r3, [r7, #4]
 801d2de:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d2e2:	b2db      	uxtb	r3, r3
 801d2e4:	009b      	lsls	r3, r3, #2
 801d2e6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d2e8:	793b      	ldrb	r3, [r7, #4]
 801d2ea:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d2ee:	b2db      	uxtb	r3, r3
 801d2f0:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d2f2:	b25b      	sxtb	r3, r3
 801d2f4:	4313      	orrs	r3, r2
 801d2f6:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801d2f8:	793b      	ldrb	r3, [r7, #4]
 801d2fa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d2fe:	b2db      	uxtb	r3, r3
 801d300:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801d302:	4313      	orrs	r3, r2
 801d304:	b25b      	sxtb	r3, r3
 801d306:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801d308:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801d30a:	f107 030f 	add.w	r3, r7, #15
 801d30e:	2201      	movs	r2, #1
 801d310:	4619      	mov	r1, r3
 801d312:	2084      	movs	r0, #132	@ 0x84
 801d314:	f000 fe58 	bl	801dfc8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801d318:	4b03      	ldr	r3, [pc, #12]	@ (801d328 <SUBGRF_SetSleep+0x60>)
 801d31a:	2200      	movs	r2, #0
 801d31c:	701a      	strb	r2, [r3, #0]
}
 801d31e:	bf00      	nop
 801d320:	3710      	adds	r7, #16
 801d322:	46bd      	mov	sp, r7
 801d324:	bd80      	pop	{r7, pc}
 801d326:	bf00      	nop
 801d328:	20002298 	.word	0x20002298

0801d32c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801d32c:	b580      	push	{r7, lr}
 801d32e:	b082      	sub	sp, #8
 801d330:	af00      	add	r7, sp, #0
 801d332:	4603      	mov	r3, r0
 801d334:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801d336:	1dfb      	adds	r3, r7, #7
 801d338:	2201      	movs	r2, #1
 801d33a:	4619      	mov	r1, r3
 801d33c:	2080      	movs	r0, #128	@ 0x80
 801d33e:	f000 fe43 	bl	801dfc8 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801d342:	79fb      	ldrb	r3, [r7, #7]
 801d344:	2b00      	cmp	r3, #0
 801d346:	d103      	bne.n	801d350 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801d348:	4b05      	ldr	r3, [pc, #20]	@ (801d360 <SUBGRF_SetStandby+0x34>)
 801d34a:	2201      	movs	r2, #1
 801d34c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801d34e:	e002      	b.n	801d356 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801d350:	4b03      	ldr	r3, [pc, #12]	@ (801d360 <SUBGRF_SetStandby+0x34>)
 801d352:	2202      	movs	r2, #2
 801d354:	701a      	strb	r2, [r3, #0]
}
 801d356:	bf00      	nop
 801d358:	3708      	adds	r7, #8
 801d35a:	46bd      	mov	sp, r7
 801d35c:	bd80      	pop	{r7, pc}
 801d35e:	bf00      	nop
 801d360:	20002298 	.word	0x20002298

0801d364 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801d364:	b580      	push	{r7, lr}
 801d366:	b084      	sub	sp, #16
 801d368:	af00      	add	r7, sp, #0
 801d36a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801d36c:	4b0c      	ldr	r3, [pc, #48]	@ (801d3a0 <SUBGRF_SetTx+0x3c>)
 801d36e:	2204      	movs	r2, #4
 801d370:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d372:	687b      	ldr	r3, [r7, #4]
 801d374:	0c1b      	lsrs	r3, r3, #16
 801d376:	b2db      	uxtb	r3, r3
 801d378:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d37a:	687b      	ldr	r3, [r7, #4]
 801d37c:	0a1b      	lsrs	r3, r3, #8
 801d37e:	b2db      	uxtb	r3, r3
 801d380:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d382:	687b      	ldr	r3, [r7, #4]
 801d384:	b2db      	uxtb	r3, r3
 801d386:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801d388:	f107 030c 	add.w	r3, r7, #12
 801d38c:	2203      	movs	r2, #3
 801d38e:	4619      	mov	r1, r3
 801d390:	2083      	movs	r0, #131	@ 0x83
 801d392:	f000 fe19 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d396:	bf00      	nop
 801d398:	3710      	adds	r7, #16
 801d39a:	46bd      	mov	sp, r7
 801d39c:	bd80      	pop	{r7, pc}
 801d39e:	bf00      	nop
 801d3a0:	20002298 	.word	0x20002298

0801d3a4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801d3a4:	b580      	push	{r7, lr}
 801d3a6:	b084      	sub	sp, #16
 801d3a8:	af00      	add	r7, sp, #0
 801d3aa:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d3ac:	4b0c      	ldr	r3, [pc, #48]	@ (801d3e0 <SUBGRF_SetRx+0x3c>)
 801d3ae:	2205      	movs	r2, #5
 801d3b0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d3b2:	687b      	ldr	r3, [r7, #4]
 801d3b4:	0c1b      	lsrs	r3, r3, #16
 801d3b6:	b2db      	uxtb	r3, r3
 801d3b8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d3ba:	687b      	ldr	r3, [r7, #4]
 801d3bc:	0a1b      	lsrs	r3, r3, #8
 801d3be:	b2db      	uxtb	r3, r3
 801d3c0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d3c2:	687b      	ldr	r3, [r7, #4]
 801d3c4:	b2db      	uxtb	r3, r3
 801d3c6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d3c8:	f107 030c 	add.w	r3, r7, #12
 801d3cc:	2203      	movs	r2, #3
 801d3ce:	4619      	mov	r1, r3
 801d3d0:	2082      	movs	r0, #130	@ 0x82
 801d3d2:	f000 fdf9 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d3d6:	bf00      	nop
 801d3d8:	3710      	adds	r7, #16
 801d3da:	46bd      	mov	sp, r7
 801d3dc:	bd80      	pop	{r7, pc}
 801d3de:	bf00      	nop
 801d3e0:	20002298 	.word	0x20002298

0801d3e4 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801d3e4:	b580      	push	{r7, lr}
 801d3e6:	b084      	sub	sp, #16
 801d3e8:	af00      	add	r7, sp, #0
 801d3ea:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801d3ec:	4b0e      	ldr	r3, [pc, #56]	@ (801d428 <SUBGRF_SetRxBoosted+0x44>)
 801d3ee:	2205      	movs	r2, #5
 801d3f0:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801d3f2:	2197      	movs	r1, #151	@ 0x97
 801d3f4:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801d3f8:	f000 fd1c 	bl	801de34 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d3fc:	687b      	ldr	r3, [r7, #4]
 801d3fe:	0c1b      	lsrs	r3, r3, #16
 801d400:	b2db      	uxtb	r3, r3
 801d402:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d404:	687b      	ldr	r3, [r7, #4]
 801d406:	0a1b      	lsrs	r3, r3, #8
 801d408:	b2db      	uxtb	r3, r3
 801d40a:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801d40c:	687b      	ldr	r3, [r7, #4]
 801d40e:	b2db      	uxtb	r3, r3
 801d410:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801d412:	f107 030c 	add.w	r3, r7, #12
 801d416:	2203      	movs	r2, #3
 801d418:	4619      	mov	r1, r3
 801d41a:	2082      	movs	r0, #130	@ 0x82
 801d41c:	f000 fdd4 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d420:	bf00      	nop
 801d422:	3710      	adds	r7, #16
 801d424:	46bd      	mov	sp, r7
 801d426:	bd80      	pop	{r7, pc}
 801d428:	20002298 	.word	0x20002298

0801d42c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801d42c:	b580      	push	{r7, lr}
 801d42e:	b084      	sub	sp, #16
 801d430:	af00      	add	r7, sp, #0
 801d432:	6078      	str	r0, [r7, #4]
 801d434:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801d436:	687b      	ldr	r3, [r7, #4]
 801d438:	0c1b      	lsrs	r3, r3, #16
 801d43a:	b2db      	uxtb	r3, r3
 801d43c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801d43e:	687b      	ldr	r3, [r7, #4]
 801d440:	0a1b      	lsrs	r3, r3, #8
 801d442:	b2db      	uxtb	r3, r3
 801d444:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801d446:	687b      	ldr	r3, [r7, #4]
 801d448:	b2db      	uxtb	r3, r3
 801d44a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801d44c:	683b      	ldr	r3, [r7, #0]
 801d44e:	0c1b      	lsrs	r3, r3, #16
 801d450:	b2db      	uxtb	r3, r3
 801d452:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801d454:	683b      	ldr	r3, [r7, #0]
 801d456:	0a1b      	lsrs	r3, r3, #8
 801d458:	b2db      	uxtb	r3, r3
 801d45a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801d45c:	683b      	ldr	r3, [r7, #0]
 801d45e:	b2db      	uxtb	r3, r3
 801d460:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801d462:	f107 0308 	add.w	r3, r7, #8
 801d466:	2206      	movs	r2, #6
 801d468:	4619      	mov	r1, r3
 801d46a:	2094      	movs	r0, #148	@ 0x94
 801d46c:	f000 fdac 	bl	801dfc8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801d470:	4b03      	ldr	r3, [pc, #12]	@ (801d480 <SUBGRF_SetRxDutyCycle+0x54>)
 801d472:	2206      	movs	r2, #6
 801d474:	701a      	strb	r2, [r3, #0]
}
 801d476:	bf00      	nop
 801d478:	3710      	adds	r7, #16
 801d47a:	46bd      	mov	sp, r7
 801d47c:	bd80      	pop	{r7, pc}
 801d47e:	bf00      	nop
 801d480:	20002298 	.word	0x20002298

0801d484 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801d484:	b580      	push	{r7, lr}
 801d486:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801d488:	2200      	movs	r2, #0
 801d48a:	2100      	movs	r1, #0
 801d48c:	20c5      	movs	r0, #197	@ 0xc5
 801d48e:	f000 fd9b 	bl	801dfc8 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801d492:	4b02      	ldr	r3, [pc, #8]	@ (801d49c <SUBGRF_SetCad+0x18>)
 801d494:	2207      	movs	r2, #7
 801d496:	701a      	strb	r2, [r3, #0]
}
 801d498:	bf00      	nop
 801d49a:	bd80      	pop	{r7, pc}
 801d49c:	20002298 	.word	0x20002298

0801d4a0 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801d4a0:	b580      	push	{r7, lr}
 801d4a2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801d4a4:	2200      	movs	r2, #0
 801d4a6:	2100      	movs	r1, #0
 801d4a8:	20d1      	movs	r0, #209	@ 0xd1
 801d4aa:	f000 fd8d 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d4ae:	bf00      	nop
 801d4b0:	bd80      	pop	{r7, pc}

0801d4b2 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801d4b2:	b580      	push	{r7, lr}
 801d4b4:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801d4b6:	2200      	movs	r2, #0
 801d4b8:	2100      	movs	r1, #0
 801d4ba:	20d2      	movs	r0, #210	@ 0xd2
 801d4bc:	f000 fd84 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d4c0:	bf00      	nop
 801d4c2:	bd80      	pop	{r7, pc}

0801d4c4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801d4c4:	b580      	push	{r7, lr}
 801d4c6:	b082      	sub	sp, #8
 801d4c8:	af00      	add	r7, sp, #0
 801d4ca:	4603      	mov	r3, r0
 801d4cc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801d4ce:	1dfb      	adds	r3, r7, #7
 801d4d0:	2201      	movs	r2, #1
 801d4d2:	4619      	mov	r1, r3
 801d4d4:	209f      	movs	r0, #159	@ 0x9f
 801d4d6:	f000 fd77 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d4da:	bf00      	nop
 801d4dc:	3708      	adds	r7, #8
 801d4de:	46bd      	mov	sp, r7
 801d4e0:	bd80      	pop	{r7, pc}

0801d4e2 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801d4e2:	b580      	push	{r7, lr}
 801d4e4:	b084      	sub	sp, #16
 801d4e6:	af00      	add	r7, sp, #0
 801d4e8:	4603      	mov	r3, r0
 801d4ea:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801d4ec:	1dfb      	adds	r3, r7, #7
 801d4ee:	2201      	movs	r2, #1
 801d4f0:	4619      	mov	r1, r3
 801d4f2:	20a0      	movs	r0, #160	@ 0xa0
 801d4f4:	f000 fd68 	bl	801dfc8 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801d4f8:	79fb      	ldrb	r3, [r7, #7]
 801d4fa:	2b3f      	cmp	r3, #63	@ 0x3f
 801d4fc:	d91c      	bls.n	801d538 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801d4fe:	79fb      	ldrb	r3, [r7, #7]
 801d500:	085b      	lsrs	r3, r3, #1
 801d502:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801d504:	2300      	movs	r3, #0
 801d506:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801d508:	2300      	movs	r3, #0
 801d50a:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801d50c:	e005      	b.n	801d51a <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801d50e:	7bfb      	ldrb	r3, [r7, #15]
 801d510:	089b      	lsrs	r3, r3, #2
 801d512:	73fb      	strb	r3, [r7, #15]
            exp++;
 801d514:	7bbb      	ldrb	r3, [r7, #14]
 801d516:	3301      	adds	r3, #1
 801d518:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801d51a:	7bfb      	ldrb	r3, [r7, #15]
 801d51c:	2b1f      	cmp	r3, #31
 801d51e:	d8f6      	bhi.n	801d50e <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801d520:	7bfb      	ldrb	r3, [r7, #15]
 801d522:	00db      	lsls	r3, r3, #3
 801d524:	b2da      	uxtb	r2, r3
 801d526:	7bbb      	ldrb	r3, [r7, #14]
 801d528:	4413      	add	r3, r2
 801d52a:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801d52c:	7b7b      	ldrb	r3, [r7, #13]
 801d52e:	4619      	mov	r1, r3
 801d530:	f240 7006 	movw	r0, #1798	@ 0x706
 801d534:	f000 fc7e 	bl	801de34 <SUBGRF_WriteRegister>
    }
}
 801d538:	bf00      	nop
 801d53a:	3710      	adds	r7, #16
 801d53c:	46bd      	mov	sp, r7
 801d53e:	bd80      	pop	{r7, pc}

0801d540 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801d540:	b580      	push	{r7, lr}
 801d542:	b082      	sub	sp, #8
 801d544:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801d546:	f7ee fc06 	bl	800bd56 <RBI_IsDCDC>
 801d54a:	4603      	mov	r3, r0
 801d54c:	2b01      	cmp	r3, #1
 801d54e:	d102      	bne.n	801d556 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801d550:	2301      	movs	r3, #1
 801d552:	71fb      	strb	r3, [r7, #7]
 801d554:	e001      	b.n	801d55a <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801d556:	2300      	movs	r3, #0
 801d558:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801d55a:	1dfb      	adds	r3, r7, #7
 801d55c:	2201      	movs	r2, #1
 801d55e:	4619      	mov	r1, r3
 801d560:	2096      	movs	r0, #150	@ 0x96
 801d562:	f000 fd31 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d566:	bf00      	nop
 801d568:	3708      	adds	r7, #8
 801d56a:	46bd      	mov	sp, r7
 801d56c:	bd80      	pop	{r7, pc}

0801d56e <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801d56e:	b580      	push	{r7, lr}
 801d570:	b084      	sub	sp, #16
 801d572:	af00      	add	r7, sp, #0
 801d574:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d576:	793b      	ldrb	r3, [r7, #4]
 801d578:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801d57c:	b2db      	uxtb	r3, r3
 801d57e:	019b      	lsls	r3, r3, #6
 801d580:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d582:	793b      	ldrb	r3, [r7, #4]
 801d584:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d588:	b2db      	uxtb	r3, r3
 801d58a:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d58c:	b25b      	sxtb	r3, r3
 801d58e:	4313      	orrs	r3, r2
 801d590:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d592:	793b      	ldrb	r3, [r7, #4]
 801d594:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801d598:	b2db      	uxtb	r3, r3
 801d59a:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801d59c:	b25b      	sxtb	r3, r3
 801d59e:	4313      	orrs	r3, r2
 801d5a0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d5a2:	793b      	ldrb	r3, [r7, #4]
 801d5a4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801d5a8:	b2db      	uxtb	r3, r3
 801d5aa:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801d5ac:	b25b      	sxtb	r3, r3
 801d5ae:	4313      	orrs	r3, r2
 801d5b0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d5b2:	793b      	ldrb	r3, [r7, #4]
 801d5b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801d5b8:	b2db      	uxtb	r3, r3
 801d5ba:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801d5bc:	b25b      	sxtb	r3, r3
 801d5be:	4313      	orrs	r3, r2
 801d5c0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d5c2:	793b      	ldrb	r3, [r7, #4]
 801d5c4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801d5c8:	b2db      	uxtb	r3, r3
 801d5ca:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801d5cc:	b25b      	sxtb	r3, r3
 801d5ce:	4313      	orrs	r3, r2
 801d5d0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801d5d2:	793b      	ldrb	r3, [r7, #4]
 801d5d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801d5d8:	b2db      	uxtb	r3, r3
 801d5da:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801d5dc:	4313      	orrs	r3, r2
 801d5de:	b25b      	sxtb	r3, r3
 801d5e0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801d5e2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801d5e4:	f107 030f 	add.w	r3, r7, #15
 801d5e8:	2201      	movs	r2, #1
 801d5ea:	4619      	mov	r1, r3
 801d5ec:	2089      	movs	r0, #137	@ 0x89
 801d5ee:	f000 fceb 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d5f2:	bf00      	nop
 801d5f4:	3710      	adds	r7, #16
 801d5f6:	46bd      	mov	sp, r7
 801d5f8:	bd80      	pop	{r7, pc}
	...

0801d5fc <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801d5fc:	b580      	push	{r7, lr}
 801d5fe:	b084      	sub	sp, #16
 801d600:	af00      	add	r7, sp, #0
 801d602:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801d604:	687b      	ldr	r3, [r7, #4]
 801d606:	4a1d      	ldr	r2, [pc, #116]	@ (801d67c <SUBGRF_CalibrateImage+0x80>)
 801d608:	4293      	cmp	r3, r2
 801d60a:	d904      	bls.n	801d616 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801d60c:	23e1      	movs	r3, #225	@ 0xe1
 801d60e:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801d610:	23e9      	movs	r3, #233	@ 0xe9
 801d612:	737b      	strb	r3, [r7, #13]
 801d614:	e027      	b.n	801d666 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801d616:	687b      	ldr	r3, [r7, #4]
 801d618:	4a19      	ldr	r2, [pc, #100]	@ (801d680 <SUBGRF_CalibrateImage+0x84>)
 801d61a:	4293      	cmp	r3, r2
 801d61c:	d904      	bls.n	801d628 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801d61e:	23d7      	movs	r3, #215	@ 0xd7
 801d620:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801d622:	23db      	movs	r3, #219	@ 0xdb
 801d624:	737b      	strb	r3, [r7, #13]
 801d626:	e01e      	b.n	801d666 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801d628:	687b      	ldr	r3, [r7, #4]
 801d62a:	4a16      	ldr	r2, [pc, #88]	@ (801d684 <SUBGRF_CalibrateImage+0x88>)
 801d62c:	4293      	cmp	r3, r2
 801d62e:	d904      	bls.n	801d63a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801d630:	23c1      	movs	r3, #193	@ 0xc1
 801d632:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801d634:	23c5      	movs	r3, #197	@ 0xc5
 801d636:	737b      	strb	r3, [r7, #13]
 801d638:	e015      	b.n	801d666 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801d63a:	687b      	ldr	r3, [r7, #4]
 801d63c:	4a12      	ldr	r2, [pc, #72]	@ (801d688 <SUBGRF_CalibrateImage+0x8c>)
 801d63e:	4293      	cmp	r3, r2
 801d640:	d904      	bls.n	801d64c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801d642:	2375      	movs	r3, #117	@ 0x75
 801d644:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801d646:	2381      	movs	r3, #129	@ 0x81
 801d648:	737b      	strb	r3, [r7, #13]
 801d64a:	e00c      	b.n	801d666 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801d64c:	687b      	ldr	r3, [r7, #4]
 801d64e:	4a0f      	ldr	r2, [pc, #60]	@ (801d68c <SUBGRF_CalibrateImage+0x90>)
 801d650:	4293      	cmp	r3, r2
 801d652:	d904      	bls.n	801d65e <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801d654:	236b      	movs	r3, #107	@ 0x6b
 801d656:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801d658:	236f      	movs	r3, #111	@ 0x6f
 801d65a:	737b      	strb	r3, [r7, #13]
 801d65c:	e003      	b.n	801d666 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801d65e:	2329      	movs	r3, #41	@ 0x29
 801d660:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801d662:	232b      	movs	r3, #43	@ 0x2b
 801d664:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801d666:	f107 030c 	add.w	r3, r7, #12
 801d66a:	2202      	movs	r2, #2
 801d66c:	4619      	mov	r1, r3
 801d66e:	2098      	movs	r0, #152	@ 0x98
 801d670:	f000 fcaa 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d674:	bf00      	nop
 801d676:	3710      	adds	r7, #16
 801d678:	46bd      	mov	sp, r7
 801d67a:	bd80      	pop	{r7, pc}
 801d67c:	35a4e900 	.word	0x35a4e900
 801d680:	32a9f880 	.word	0x32a9f880
 801d684:	2de54480 	.word	0x2de54480
 801d688:	1b6b0b00 	.word	0x1b6b0b00
 801d68c:	1954fc40 	.word	0x1954fc40

0801d690 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801d690:	b590      	push	{r4, r7, lr}
 801d692:	b085      	sub	sp, #20
 801d694:	af00      	add	r7, sp, #0
 801d696:	4604      	mov	r4, r0
 801d698:	4608      	mov	r0, r1
 801d69a:	4611      	mov	r1, r2
 801d69c:	461a      	mov	r2, r3
 801d69e:	4623      	mov	r3, r4
 801d6a0:	71fb      	strb	r3, [r7, #7]
 801d6a2:	4603      	mov	r3, r0
 801d6a4:	71bb      	strb	r3, [r7, #6]
 801d6a6:	460b      	mov	r3, r1
 801d6a8:	717b      	strb	r3, [r7, #5]
 801d6aa:	4613      	mov	r3, r2
 801d6ac:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801d6ae:	79fb      	ldrb	r3, [r7, #7]
 801d6b0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801d6b2:	79bb      	ldrb	r3, [r7, #6]
 801d6b4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801d6b6:	797b      	ldrb	r3, [r7, #5]
 801d6b8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801d6ba:	793b      	ldrb	r3, [r7, #4]
 801d6bc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801d6be:	f107 030c 	add.w	r3, r7, #12
 801d6c2:	2204      	movs	r2, #4
 801d6c4:	4619      	mov	r1, r3
 801d6c6:	2095      	movs	r0, #149	@ 0x95
 801d6c8:	f000 fc7e 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d6cc:	bf00      	nop
 801d6ce:	3714      	adds	r7, #20
 801d6d0:	46bd      	mov	sp, r7
 801d6d2:	bd90      	pop	{r4, r7, pc}

0801d6d4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801d6d4:	b590      	push	{r4, r7, lr}
 801d6d6:	b085      	sub	sp, #20
 801d6d8:	af00      	add	r7, sp, #0
 801d6da:	4604      	mov	r4, r0
 801d6dc:	4608      	mov	r0, r1
 801d6de:	4611      	mov	r1, r2
 801d6e0:	461a      	mov	r2, r3
 801d6e2:	4623      	mov	r3, r4
 801d6e4:	80fb      	strh	r3, [r7, #6]
 801d6e6:	4603      	mov	r3, r0
 801d6e8:	80bb      	strh	r3, [r7, #4]
 801d6ea:	460b      	mov	r3, r1
 801d6ec:	807b      	strh	r3, [r7, #2]
 801d6ee:	4613      	mov	r3, r2
 801d6f0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801d6f2:	88fb      	ldrh	r3, [r7, #6]
 801d6f4:	0a1b      	lsrs	r3, r3, #8
 801d6f6:	b29b      	uxth	r3, r3
 801d6f8:	b2db      	uxtb	r3, r3
 801d6fa:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801d6fc:	88fb      	ldrh	r3, [r7, #6]
 801d6fe:	b2db      	uxtb	r3, r3
 801d700:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801d702:	88bb      	ldrh	r3, [r7, #4]
 801d704:	0a1b      	lsrs	r3, r3, #8
 801d706:	b29b      	uxth	r3, r3
 801d708:	b2db      	uxtb	r3, r3
 801d70a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801d70c:	88bb      	ldrh	r3, [r7, #4]
 801d70e:	b2db      	uxtb	r3, r3
 801d710:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801d712:	887b      	ldrh	r3, [r7, #2]
 801d714:	0a1b      	lsrs	r3, r3, #8
 801d716:	b29b      	uxth	r3, r3
 801d718:	b2db      	uxtb	r3, r3
 801d71a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801d71c:	887b      	ldrh	r3, [r7, #2]
 801d71e:	b2db      	uxtb	r3, r3
 801d720:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801d722:	883b      	ldrh	r3, [r7, #0]
 801d724:	0a1b      	lsrs	r3, r3, #8
 801d726:	b29b      	uxth	r3, r3
 801d728:	b2db      	uxtb	r3, r3
 801d72a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801d72c:	883b      	ldrh	r3, [r7, #0]
 801d72e:	b2db      	uxtb	r3, r3
 801d730:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801d732:	f107 0308 	add.w	r3, r7, #8
 801d736:	2208      	movs	r2, #8
 801d738:	4619      	mov	r1, r3
 801d73a:	2008      	movs	r0, #8
 801d73c:	f000 fc44 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d740:	bf00      	nop
 801d742:	3714      	adds	r7, #20
 801d744:	46bd      	mov	sp, r7
 801d746:	bd90      	pop	{r4, r7, pc}

0801d748 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801d748:	b580      	push	{r7, lr}
 801d74a:	b084      	sub	sp, #16
 801d74c:	af00      	add	r7, sp, #0
 801d74e:	4603      	mov	r3, r0
 801d750:	6039      	str	r1, [r7, #0]
 801d752:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801d754:	79fb      	ldrb	r3, [r7, #7]
 801d756:	f003 0307 	and.w	r3, r3, #7
 801d75a:	b2db      	uxtb	r3, r3
 801d75c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801d75e:	683b      	ldr	r3, [r7, #0]
 801d760:	0c1b      	lsrs	r3, r3, #16
 801d762:	b2db      	uxtb	r3, r3
 801d764:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801d766:	683b      	ldr	r3, [r7, #0]
 801d768:	0a1b      	lsrs	r3, r3, #8
 801d76a:	b2db      	uxtb	r3, r3
 801d76c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801d76e:	683b      	ldr	r3, [r7, #0]
 801d770:	b2db      	uxtb	r3, r3
 801d772:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801d774:	f107 030c 	add.w	r3, r7, #12
 801d778:	2204      	movs	r2, #4
 801d77a:	4619      	mov	r1, r3
 801d77c:	2097      	movs	r0, #151	@ 0x97
 801d77e:	f000 fc23 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d782:	bf00      	nop
 801d784:	3710      	adds	r7, #16
 801d786:	46bd      	mov	sp, r7
 801d788:	bd80      	pop	{r7, pc}
	...

0801d78c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801d78c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801d790:	b084      	sub	sp, #16
 801d792:	af00      	add	r7, sp, #0
 801d794:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801d796:	2300      	movs	r3, #0
 801d798:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801d79a:	4b1d      	ldr	r3, [pc, #116]	@ (801d810 <SUBGRF_SetRfFrequency+0x84>)
 801d79c:	781b      	ldrb	r3, [r3, #0]
 801d79e:	f083 0301 	eor.w	r3, r3, #1
 801d7a2:	b2db      	uxtb	r3, r3
 801d7a4:	2b00      	cmp	r3, #0
 801d7a6:	d005      	beq.n	801d7b4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801d7a8:	6878      	ldr	r0, [r7, #4]
 801d7aa:	f7ff ff27 	bl	801d5fc <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801d7ae:	4b18      	ldr	r3, [pc, #96]	@ (801d810 <SUBGRF_SetRfFrequency+0x84>)
 801d7b0:	2201      	movs	r2, #1
 801d7b2:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801d7b4:	687b      	ldr	r3, [r7, #4]
 801d7b6:	2200      	movs	r2, #0
 801d7b8:	461c      	mov	r4, r3
 801d7ba:	4615      	mov	r5, r2
 801d7bc:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801d7c0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801d7c4:	4a13      	ldr	r2, [pc, #76]	@ (801d814 <SUBGRF_SetRfFrequency+0x88>)
 801d7c6:	f04f 0300 	mov.w	r3, #0
 801d7ca:	4640      	mov	r0, r8
 801d7cc:	4649      	mov	r1, r9
 801d7ce:	f7e3 fbe7 	bl	8000fa0 <__aeabi_uldivmod>
 801d7d2:	4602      	mov	r2, r0
 801d7d4:	460b      	mov	r3, r1
 801d7d6:	4613      	mov	r3, r2
 801d7d8:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801d7da:	68fb      	ldr	r3, [r7, #12]
 801d7dc:	0e1b      	lsrs	r3, r3, #24
 801d7de:	b2db      	uxtb	r3, r3
 801d7e0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801d7e2:	68fb      	ldr	r3, [r7, #12]
 801d7e4:	0c1b      	lsrs	r3, r3, #16
 801d7e6:	b2db      	uxtb	r3, r3
 801d7e8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801d7ea:	68fb      	ldr	r3, [r7, #12]
 801d7ec:	0a1b      	lsrs	r3, r3, #8
 801d7ee:	b2db      	uxtb	r3, r3
 801d7f0:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801d7f2:	68fb      	ldr	r3, [r7, #12]
 801d7f4:	b2db      	uxtb	r3, r3
 801d7f6:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801d7f8:	f107 0308 	add.w	r3, r7, #8
 801d7fc:	2204      	movs	r2, #4
 801d7fe:	4619      	mov	r1, r3
 801d800:	2086      	movs	r0, #134	@ 0x86
 801d802:	f000 fbe1 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d806:	bf00      	nop
 801d808:	3710      	adds	r7, #16
 801d80a:	46bd      	mov	sp, r7
 801d80c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801d810:	200022a0 	.word	0x200022a0
 801d814:	01e84800 	.word	0x01e84800

0801d818 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801d818:	b580      	push	{r7, lr}
 801d81a:	b082      	sub	sp, #8
 801d81c:	af00      	add	r7, sp, #0
 801d81e:	4603      	mov	r3, r0
 801d820:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801d822:	79fa      	ldrb	r2, [r7, #7]
 801d824:	4b09      	ldr	r3, [pc, #36]	@ (801d84c <SUBGRF_SetPacketType+0x34>)
 801d826:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801d828:	79fb      	ldrb	r3, [r7, #7]
 801d82a:	2b00      	cmp	r3, #0
 801d82c:	d104      	bne.n	801d838 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801d82e:	2100      	movs	r1, #0
 801d830:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801d834:	f000 fafe 	bl	801de34 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801d838:	1dfb      	adds	r3, r7, #7
 801d83a:	2201      	movs	r2, #1
 801d83c:	4619      	mov	r1, r3
 801d83e:	208a      	movs	r0, #138	@ 0x8a
 801d840:	f000 fbc2 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d844:	bf00      	nop
 801d846:	3708      	adds	r7, #8
 801d848:	46bd      	mov	sp, r7
 801d84a:	bd80      	pop	{r7, pc}
 801d84c:	20002299 	.word	0x20002299

0801d850 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801d850:	b480      	push	{r7}
 801d852:	af00      	add	r7, sp, #0
    return PacketType;
 801d854:	4b02      	ldr	r3, [pc, #8]	@ (801d860 <SUBGRF_GetPacketType+0x10>)
 801d856:	781b      	ldrb	r3, [r3, #0]
}
 801d858:	4618      	mov	r0, r3
 801d85a:	46bd      	mov	sp, r7
 801d85c:	bc80      	pop	{r7}
 801d85e:	4770      	bx	lr
 801d860:	20002299 	.word	0x20002299

0801d864 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801d864:	b580      	push	{r7, lr}
 801d866:	b084      	sub	sp, #16
 801d868:	af00      	add	r7, sp, #0
 801d86a:	4603      	mov	r3, r0
 801d86c:	71fb      	strb	r3, [r7, #7]
 801d86e:	460b      	mov	r3, r1
 801d870:	71bb      	strb	r3, [r7, #6]
 801d872:	4613      	mov	r3, r2
 801d874:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801d876:	79fb      	ldrb	r3, [r7, #7]
 801d878:	2b01      	cmp	r3, #1
 801d87a:	d149      	bne.n	801d910 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801d87c:	2000      	movs	r0, #0
 801d87e:	f7ee fa71 	bl	800bd64 <RBI_GetRFOMaxPowerConfig>
 801d882:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801d884:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d888:	68fa      	ldr	r2, [r7, #12]
 801d88a:	429a      	cmp	r2, r3
 801d88c:	da01      	bge.n	801d892 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801d88e:	68fb      	ldr	r3, [r7, #12]
 801d890:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801d892:	68fb      	ldr	r3, [r7, #12]
 801d894:	2b0e      	cmp	r3, #14
 801d896:	d10e      	bne.n	801d8b6 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801d898:	2301      	movs	r3, #1
 801d89a:	2201      	movs	r2, #1
 801d89c:	2100      	movs	r1, #0
 801d89e:	2004      	movs	r0, #4
 801d8a0:	f7ff fef6 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d8a4:	79ba      	ldrb	r2, [r7, #6]
 801d8a6:	68fb      	ldr	r3, [r7, #12]
 801d8a8:	b2db      	uxtb	r3, r3
 801d8aa:	1ad3      	subs	r3, r2, r3
 801d8ac:	b2db      	uxtb	r3, r3
 801d8ae:	330e      	adds	r3, #14
 801d8b0:	b2db      	uxtb	r3, r3
 801d8b2:	71bb      	strb	r3, [r7, #6]
 801d8b4:	e01f      	b.n	801d8f6 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801d8b6:	68fb      	ldr	r3, [r7, #12]
 801d8b8:	2b0a      	cmp	r3, #10
 801d8ba:	d10e      	bne.n	801d8da <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801d8bc:	2301      	movs	r3, #1
 801d8be:	2201      	movs	r2, #1
 801d8c0:	2100      	movs	r1, #0
 801d8c2:	2001      	movs	r0, #1
 801d8c4:	f7ff fee4 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801d8c8:	79ba      	ldrb	r2, [r7, #6]
 801d8ca:	68fb      	ldr	r3, [r7, #12]
 801d8cc:	b2db      	uxtb	r3, r3
 801d8ce:	1ad3      	subs	r3, r2, r3
 801d8d0:	b2db      	uxtb	r3, r3
 801d8d2:	330d      	adds	r3, #13
 801d8d4:	b2db      	uxtb	r3, r3
 801d8d6:	71bb      	strb	r3, [r7, #6]
 801d8d8:	e00d      	b.n	801d8f6 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801d8da:	2301      	movs	r3, #1
 801d8dc:	2201      	movs	r2, #1
 801d8de:	2100      	movs	r1, #0
 801d8e0:	2007      	movs	r0, #7
 801d8e2:	f7ff fed5 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d8e6:	79ba      	ldrb	r2, [r7, #6]
 801d8e8:	68fb      	ldr	r3, [r7, #12]
 801d8ea:	b2db      	uxtb	r3, r3
 801d8ec:	1ad3      	subs	r3, r2, r3
 801d8ee:	b2db      	uxtb	r3, r3
 801d8f0:	330e      	adds	r3, #14
 801d8f2:	b2db      	uxtb	r3, r3
 801d8f4:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801d8f6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d8fa:	f113 0f11 	cmn.w	r3, #17
 801d8fe:	da01      	bge.n	801d904 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801d900:	23ef      	movs	r3, #239	@ 0xef
 801d902:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801d904:	2118      	movs	r1, #24
 801d906:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d90a:	f000 fa93 	bl	801de34 <SUBGRF_WriteRegister>
 801d90e:	e067      	b.n	801d9e0 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801d910:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d914:	f000 fab0 	bl	801de78 <SUBGRF_ReadRegister>
 801d918:	4603      	mov	r3, r0
 801d91a:	f043 031e 	orr.w	r3, r3, #30
 801d91e:	b2db      	uxtb	r3, r3
 801d920:	4619      	mov	r1, r3
 801d922:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801d926:	f000 fa85 	bl	801de34 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801d92a:	2001      	movs	r0, #1
 801d92c:	f7ee fa1a 	bl	800bd64 <RBI_GetRFOMaxPowerConfig>
 801d930:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801d932:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d936:	68fa      	ldr	r2, [r7, #12]
 801d938:	429a      	cmp	r2, r3
 801d93a:	da01      	bge.n	801d940 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801d93c:	68fb      	ldr	r3, [r7, #12]
 801d93e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801d940:	68fb      	ldr	r3, [r7, #12]
 801d942:	2b14      	cmp	r3, #20
 801d944:	d10e      	bne.n	801d964 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801d946:	2301      	movs	r3, #1
 801d948:	2200      	movs	r2, #0
 801d94a:	2105      	movs	r1, #5
 801d94c:	2003      	movs	r0, #3
 801d94e:	f7ff fe9f 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d952:	79ba      	ldrb	r2, [r7, #6]
 801d954:	68fb      	ldr	r3, [r7, #12]
 801d956:	b2db      	uxtb	r3, r3
 801d958:	1ad3      	subs	r3, r2, r3
 801d95a:	b2db      	uxtb	r3, r3
 801d95c:	3316      	adds	r3, #22
 801d95e:	b2db      	uxtb	r3, r3
 801d960:	71bb      	strb	r3, [r7, #6]
 801d962:	e031      	b.n	801d9c8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801d964:	68fb      	ldr	r3, [r7, #12]
 801d966:	2b11      	cmp	r3, #17
 801d968:	d10e      	bne.n	801d988 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801d96a:	2301      	movs	r3, #1
 801d96c:	2200      	movs	r2, #0
 801d96e:	2103      	movs	r1, #3
 801d970:	2002      	movs	r0, #2
 801d972:	f7ff fe8d 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d976:	79ba      	ldrb	r2, [r7, #6]
 801d978:	68fb      	ldr	r3, [r7, #12]
 801d97a:	b2db      	uxtb	r3, r3
 801d97c:	1ad3      	subs	r3, r2, r3
 801d97e:	b2db      	uxtb	r3, r3
 801d980:	3316      	adds	r3, #22
 801d982:	b2db      	uxtb	r3, r3
 801d984:	71bb      	strb	r3, [r7, #6]
 801d986:	e01f      	b.n	801d9c8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801d988:	68fb      	ldr	r3, [r7, #12]
 801d98a:	2b0e      	cmp	r3, #14
 801d98c:	d10e      	bne.n	801d9ac <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801d98e:	2301      	movs	r3, #1
 801d990:	2200      	movs	r2, #0
 801d992:	2102      	movs	r1, #2
 801d994:	2002      	movs	r0, #2
 801d996:	f7ff fe7b 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801d99a:	79ba      	ldrb	r2, [r7, #6]
 801d99c:	68fb      	ldr	r3, [r7, #12]
 801d99e:	b2db      	uxtb	r3, r3
 801d9a0:	1ad3      	subs	r3, r2, r3
 801d9a2:	b2db      	uxtb	r3, r3
 801d9a4:	330e      	adds	r3, #14
 801d9a6:	b2db      	uxtb	r3, r3
 801d9a8:	71bb      	strb	r3, [r7, #6]
 801d9aa:	e00d      	b.n	801d9c8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801d9ac:	2301      	movs	r3, #1
 801d9ae:	2200      	movs	r2, #0
 801d9b0:	2107      	movs	r1, #7
 801d9b2:	2004      	movs	r0, #4
 801d9b4:	f7ff fe6c 	bl	801d690 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801d9b8:	79ba      	ldrb	r2, [r7, #6]
 801d9ba:	68fb      	ldr	r3, [r7, #12]
 801d9bc:	b2db      	uxtb	r3, r3
 801d9be:	1ad3      	subs	r3, r2, r3
 801d9c0:	b2db      	uxtb	r3, r3
 801d9c2:	3316      	adds	r3, #22
 801d9c4:	b2db      	uxtb	r3, r3
 801d9c6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801d9c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801d9cc:	f113 0f09 	cmn.w	r3, #9
 801d9d0:	da01      	bge.n	801d9d6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801d9d2:	23f7      	movs	r3, #247	@ 0xf7
 801d9d4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801d9d6:	2138      	movs	r1, #56	@ 0x38
 801d9d8:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801d9dc:	f000 fa2a 	bl	801de34 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801d9e0:	79bb      	ldrb	r3, [r7, #6]
 801d9e2:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801d9e4:	797b      	ldrb	r3, [r7, #5]
 801d9e6:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801d9e8:	f107 0308 	add.w	r3, r7, #8
 801d9ec:	2202      	movs	r2, #2
 801d9ee:	4619      	mov	r1, r3
 801d9f0:	208e      	movs	r0, #142	@ 0x8e
 801d9f2:	f000 fae9 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801d9f6:	bf00      	nop
 801d9f8:	3710      	adds	r7, #16
 801d9fa:	46bd      	mov	sp, r7
 801d9fc:	bd80      	pop	{r7, pc}
	...

0801da00 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801da00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801da04:	b086      	sub	sp, #24
 801da06:	af00      	add	r7, sp, #0
 801da08:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801da0a:	2300      	movs	r3, #0
 801da0c:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801da0e:	4a61      	ldr	r2, [pc, #388]	@ (801db94 <SUBGRF_SetModulationParams+0x194>)
 801da10:	f107 0308 	add.w	r3, r7, #8
 801da14:	e892 0003 	ldmia.w	r2, {r0, r1}
 801da18:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801da1c:	687b      	ldr	r3, [r7, #4]
 801da1e:	781a      	ldrb	r2, [r3, #0]
 801da20:	4b5d      	ldr	r3, [pc, #372]	@ (801db98 <SUBGRF_SetModulationParams+0x198>)
 801da22:	781b      	ldrb	r3, [r3, #0]
 801da24:	429a      	cmp	r2, r3
 801da26:	d004      	beq.n	801da32 <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801da28:	687b      	ldr	r3, [r7, #4]
 801da2a:	781b      	ldrb	r3, [r3, #0]
 801da2c:	4618      	mov	r0, r3
 801da2e:	f7ff fef3 	bl	801d818 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801da32:	687b      	ldr	r3, [r7, #4]
 801da34:	781b      	ldrb	r3, [r3, #0]
 801da36:	2b03      	cmp	r3, #3
 801da38:	f200 80a5 	bhi.w	801db86 <SUBGRF_SetModulationParams+0x186>
 801da3c:	a201      	add	r2, pc, #4	@ (adr r2, 801da44 <SUBGRF_SetModulationParams+0x44>)
 801da3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801da42:	bf00      	nop
 801da44:	0801da55 	.word	0x0801da55
 801da48:	0801db15 	.word	0x0801db15
 801da4c:	0801dad7 	.word	0x0801dad7
 801da50:	0801db43 	.word	0x0801db43
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801da54:	2308      	movs	r3, #8
 801da56:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801da58:	687b      	ldr	r3, [r7, #4]
 801da5a:	685b      	ldr	r3, [r3, #4]
 801da5c:	4a4f      	ldr	r2, [pc, #316]	@ (801db9c <SUBGRF_SetModulationParams+0x19c>)
 801da5e:	fbb2 f3f3 	udiv	r3, r2, r3
 801da62:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801da64:	697b      	ldr	r3, [r7, #20]
 801da66:	0c1b      	lsrs	r3, r3, #16
 801da68:	b2db      	uxtb	r3, r3
 801da6a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801da6c:	697b      	ldr	r3, [r7, #20]
 801da6e:	0a1b      	lsrs	r3, r3, #8
 801da70:	b2db      	uxtb	r3, r3
 801da72:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801da74:	697b      	ldr	r3, [r7, #20]
 801da76:	b2db      	uxtb	r3, r3
 801da78:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801da7a:	687b      	ldr	r3, [r7, #4]
 801da7c:	7b1b      	ldrb	r3, [r3, #12]
 801da7e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801da80:	687b      	ldr	r3, [r7, #4]
 801da82:	7b5b      	ldrb	r3, [r3, #13]
 801da84:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801da86:	687b      	ldr	r3, [r7, #4]
 801da88:	689b      	ldr	r3, [r3, #8]
 801da8a:	2200      	movs	r2, #0
 801da8c:	461c      	mov	r4, r3
 801da8e:	4615      	mov	r5, r2
 801da90:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801da94:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801da98:	4a41      	ldr	r2, [pc, #260]	@ (801dba0 <SUBGRF_SetModulationParams+0x1a0>)
 801da9a:	f04f 0300 	mov.w	r3, #0
 801da9e:	4640      	mov	r0, r8
 801daa0:	4649      	mov	r1, r9
 801daa2:	f7e3 fa7d 	bl	8000fa0 <__aeabi_uldivmod>
 801daa6:	4602      	mov	r2, r0
 801daa8:	460b      	mov	r3, r1
 801daaa:	4613      	mov	r3, r2
 801daac:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801daae:	697b      	ldr	r3, [r7, #20]
 801dab0:	0c1b      	lsrs	r3, r3, #16
 801dab2:	b2db      	uxtb	r3, r3
 801dab4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801dab6:	697b      	ldr	r3, [r7, #20]
 801dab8:	0a1b      	lsrs	r3, r3, #8
 801daba:	b2db      	uxtb	r3, r3
 801dabc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801dabe:	697b      	ldr	r3, [r7, #20]
 801dac0:	b2db      	uxtb	r3, r3
 801dac2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801dac4:	7cfb      	ldrb	r3, [r7, #19]
 801dac6:	b29a      	uxth	r2, r3
 801dac8:	f107 0308 	add.w	r3, r7, #8
 801dacc:	4619      	mov	r1, r3
 801dace:	208b      	movs	r0, #139	@ 0x8b
 801dad0:	f000 fa7a 	bl	801dfc8 <SUBGRF_WriteCommand>
        break;
 801dad4:	e058      	b.n	801db88 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801dad6:	2304      	movs	r3, #4
 801dad8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801dada:	687b      	ldr	r3, [r7, #4]
 801dadc:	691b      	ldr	r3, [r3, #16]
 801dade:	4a2f      	ldr	r2, [pc, #188]	@ (801db9c <SUBGRF_SetModulationParams+0x19c>)
 801dae0:	fbb2 f3f3 	udiv	r3, r2, r3
 801dae4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801dae6:	697b      	ldr	r3, [r7, #20]
 801dae8:	0c1b      	lsrs	r3, r3, #16
 801daea:	b2db      	uxtb	r3, r3
 801daec:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801daee:	697b      	ldr	r3, [r7, #20]
 801daf0:	0a1b      	lsrs	r3, r3, #8
 801daf2:	b2db      	uxtb	r3, r3
 801daf4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801daf6:	697b      	ldr	r3, [r7, #20]
 801daf8:	b2db      	uxtb	r3, r3
 801dafa:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801dafc:	687b      	ldr	r3, [r7, #4]
 801dafe:	7d1b      	ldrb	r3, [r3, #20]
 801db00:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801db02:	7cfb      	ldrb	r3, [r7, #19]
 801db04:	b29a      	uxth	r2, r3
 801db06:	f107 0308 	add.w	r3, r7, #8
 801db0a:	4619      	mov	r1, r3
 801db0c:	208b      	movs	r0, #139	@ 0x8b
 801db0e:	f000 fa5b 	bl	801dfc8 <SUBGRF_WriteCommand>
        break;
 801db12:	e039      	b.n	801db88 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801db14:	2304      	movs	r3, #4
 801db16:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801db18:	687b      	ldr	r3, [r7, #4]
 801db1a:	7e1b      	ldrb	r3, [r3, #24]
 801db1c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801db1e:	687b      	ldr	r3, [r7, #4]
 801db20:	7e5b      	ldrb	r3, [r3, #25]
 801db22:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801db24:	687b      	ldr	r3, [r7, #4]
 801db26:	7e9b      	ldrb	r3, [r3, #26]
 801db28:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801db2a:	687b      	ldr	r3, [r7, #4]
 801db2c:	7edb      	ldrb	r3, [r3, #27]
 801db2e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801db30:	7cfb      	ldrb	r3, [r7, #19]
 801db32:	b29a      	uxth	r2, r3
 801db34:	f107 0308 	add.w	r3, r7, #8
 801db38:	4619      	mov	r1, r3
 801db3a:	208b      	movs	r0, #139	@ 0x8b
 801db3c:	f000 fa44 	bl	801dfc8 <SUBGRF_WriteCommand>

        break;
 801db40:	e022      	b.n	801db88 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801db42:	2305      	movs	r3, #5
 801db44:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801db46:	687b      	ldr	r3, [r7, #4]
 801db48:	685b      	ldr	r3, [r3, #4]
 801db4a:	4a14      	ldr	r2, [pc, #80]	@ (801db9c <SUBGRF_SetModulationParams+0x19c>)
 801db4c:	fbb2 f3f3 	udiv	r3, r2, r3
 801db50:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801db52:	697b      	ldr	r3, [r7, #20]
 801db54:	0c1b      	lsrs	r3, r3, #16
 801db56:	b2db      	uxtb	r3, r3
 801db58:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801db5a:	697b      	ldr	r3, [r7, #20]
 801db5c:	0a1b      	lsrs	r3, r3, #8
 801db5e:	b2db      	uxtb	r3, r3
 801db60:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801db62:	697b      	ldr	r3, [r7, #20]
 801db64:	b2db      	uxtb	r3, r3
 801db66:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801db68:	687b      	ldr	r3, [r7, #4]
 801db6a:	7b1b      	ldrb	r3, [r3, #12]
 801db6c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801db6e:	687b      	ldr	r3, [r7, #4]
 801db70:	7b5b      	ldrb	r3, [r3, #13]
 801db72:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801db74:	7cfb      	ldrb	r3, [r7, #19]
 801db76:	b29a      	uxth	r2, r3
 801db78:	f107 0308 	add.w	r3, r7, #8
 801db7c:	4619      	mov	r1, r3
 801db7e:	208b      	movs	r0, #139	@ 0x8b
 801db80:	f000 fa22 	bl	801dfc8 <SUBGRF_WriteCommand>
        break;
 801db84:	e000      	b.n	801db88 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801db86:	bf00      	nop
    }
}
 801db88:	bf00      	nop
 801db8a:	3718      	adds	r7, #24
 801db8c:	46bd      	mov	sp, r7
 801db8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801db92:	bf00      	nop
 801db94:	0802350c 	.word	0x0802350c
 801db98:	20002299 	.word	0x20002299
 801db9c:	3d090000 	.word	0x3d090000
 801dba0:	01e84800 	.word	0x01e84800

0801dba4 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801dba4:	b580      	push	{r7, lr}
 801dba6:	b086      	sub	sp, #24
 801dba8:	af00      	add	r7, sp, #0
 801dbaa:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801dbac:	2300      	movs	r3, #0
 801dbae:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801dbb0:	4a48      	ldr	r2, [pc, #288]	@ (801dcd4 <SUBGRF_SetPacketParams+0x130>)
 801dbb2:	f107 030c 	add.w	r3, r7, #12
 801dbb6:	ca07      	ldmia	r2, {r0, r1, r2}
 801dbb8:	c303      	stmia	r3!, {r0, r1}
 801dbba:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801dbbc:	687b      	ldr	r3, [r7, #4]
 801dbbe:	781a      	ldrb	r2, [r3, #0]
 801dbc0:	4b45      	ldr	r3, [pc, #276]	@ (801dcd8 <SUBGRF_SetPacketParams+0x134>)
 801dbc2:	781b      	ldrb	r3, [r3, #0]
 801dbc4:	429a      	cmp	r2, r3
 801dbc6:	d004      	beq.n	801dbd2 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801dbc8:	687b      	ldr	r3, [r7, #4]
 801dbca:	781b      	ldrb	r3, [r3, #0]
 801dbcc:	4618      	mov	r0, r3
 801dbce:	f7ff fe23 	bl	801d818 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801dbd2:	687b      	ldr	r3, [r7, #4]
 801dbd4:	781b      	ldrb	r3, [r3, #0]
 801dbd6:	2b03      	cmp	r3, #3
 801dbd8:	d878      	bhi.n	801dccc <SUBGRF_SetPacketParams+0x128>
 801dbda:	a201      	add	r2, pc, #4	@ (adr r2, 801dbe0 <SUBGRF_SetPacketParams+0x3c>)
 801dbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dbe0:	0801dbf1 	.word	0x0801dbf1
 801dbe4:	0801dc81 	.word	0x0801dc81
 801dbe8:	0801dc75 	.word	0x0801dc75
 801dbec:	0801dbf1 	.word	0x0801dbf1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801dbf0:	687b      	ldr	r3, [r7, #4]
 801dbf2:	7a5b      	ldrb	r3, [r3, #9]
 801dbf4:	2bf1      	cmp	r3, #241	@ 0xf1
 801dbf6:	d10a      	bne.n	801dc0e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801dbf8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801dbfc:	f7ff faaa 	bl	801d154 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801dc00:	f248 0005 	movw	r0, #32773	@ 0x8005
 801dc04:	f7ff fac6 	bl	801d194 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801dc08:	2302      	movs	r3, #2
 801dc0a:	75bb      	strb	r3, [r7, #22]
 801dc0c:	e011      	b.n	801dc32 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801dc0e:	687b      	ldr	r3, [r7, #4]
 801dc10:	7a5b      	ldrb	r3, [r3, #9]
 801dc12:	2bf2      	cmp	r3, #242	@ 0xf2
 801dc14:	d10a      	bne.n	801dc2c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801dc16:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801dc1a:	f7ff fa9b 	bl	801d154 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801dc1e:	f241 0021 	movw	r0, #4129	@ 0x1021
 801dc22:	f7ff fab7 	bl	801d194 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801dc26:	2306      	movs	r3, #6
 801dc28:	75bb      	strb	r3, [r7, #22]
 801dc2a:	e002      	b.n	801dc32 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801dc2c:	687b      	ldr	r3, [r7, #4]
 801dc2e:	7a5b      	ldrb	r3, [r3, #9]
 801dc30:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801dc32:	2309      	movs	r3, #9
 801dc34:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801dc36:	687b      	ldr	r3, [r7, #4]
 801dc38:	885b      	ldrh	r3, [r3, #2]
 801dc3a:	0a1b      	lsrs	r3, r3, #8
 801dc3c:	b29b      	uxth	r3, r3
 801dc3e:	b2db      	uxtb	r3, r3
 801dc40:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801dc42:	687b      	ldr	r3, [r7, #4]
 801dc44:	885b      	ldrh	r3, [r3, #2]
 801dc46:	b2db      	uxtb	r3, r3
 801dc48:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801dc4a:	687b      	ldr	r3, [r7, #4]
 801dc4c:	791b      	ldrb	r3, [r3, #4]
 801dc4e:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801dc50:	687b      	ldr	r3, [r7, #4]
 801dc52:	795b      	ldrb	r3, [r3, #5]
 801dc54:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801dc56:	687b      	ldr	r3, [r7, #4]
 801dc58:	799b      	ldrb	r3, [r3, #6]
 801dc5a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801dc5c:	687b      	ldr	r3, [r7, #4]
 801dc5e:	79db      	ldrb	r3, [r3, #7]
 801dc60:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801dc62:	687b      	ldr	r3, [r7, #4]
 801dc64:	7a1b      	ldrb	r3, [r3, #8]
 801dc66:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801dc68:	7dbb      	ldrb	r3, [r7, #22]
 801dc6a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801dc6c:	687b      	ldr	r3, [r7, #4]
 801dc6e:	7a9b      	ldrb	r3, [r3, #10]
 801dc70:	753b      	strb	r3, [r7, #20]
        break;
 801dc72:	e022      	b.n	801dcba <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801dc74:	2301      	movs	r3, #1
 801dc76:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801dc78:	687b      	ldr	r3, [r7, #4]
 801dc7a:	7b1b      	ldrb	r3, [r3, #12]
 801dc7c:	733b      	strb	r3, [r7, #12]
        break;
 801dc7e:	e01c      	b.n	801dcba <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801dc80:	2306      	movs	r3, #6
 801dc82:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801dc84:	687b      	ldr	r3, [r7, #4]
 801dc86:	89db      	ldrh	r3, [r3, #14]
 801dc88:	0a1b      	lsrs	r3, r3, #8
 801dc8a:	b29b      	uxth	r3, r3
 801dc8c:	b2db      	uxtb	r3, r3
 801dc8e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801dc90:	687b      	ldr	r3, [r7, #4]
 801dc92:	89db      	ldrh	r3, [r3, #14]
 801dc94:	b2db      	uxtb	r3, r3
 801dc96:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801dc98:	687b      	ldr	r3, [r7, #4]
 801dc9a:	7c1a      	ldrb	r2, [r3, #16]
 801dc9c:	4b0f      	ldr	r3, [pc, #60]	@ (801dcdc <SUBGRF_SetPacketParams+0x138>)
 801dc9e:	4611      	mov	r1, r2
 801dca0:	7019      	strb	r1, [r3, #0]
 801dca2:	4613      	mov	r3, r2
 801dca4:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801dca6:	687b      	ldr	r3, [r7, #4]
 801dca8:	7c5b      	ldrb	r3, [r3, #17]
 801dcaa:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801dcac:	687b      	ldr	r3, [r7, #4]
 801dcae:	7c9b      	ldrb	r3, [r3, #18]
 801dcb0:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801dcb2:	687b      	ldr	r3, [r7, #4]
 801dcb4:	7cdb      	ldrb	r3, [r3, #19]
 801dcb6:	747b      	strb	r3, [r7, #17]
        break;
 801dcb8:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801dcba:	7dfb      	ldrb	r3, [r7, #23]
 801dcbc:	b29a      	uxth	r2, r3
 801dcbe:	f107 030c 	add.w	r3, r7, #12
 801dcc2:	4619      	mov	r1, r3
 801dcc4:	208c      	movs	r0, #140	@ 0x8c
 801dcc6:	f000 f97f 	bl	801dfc8 <SUBGRF_WriteCommand>
 801dcca:	e000      	b.n	801dcce <SUBGRF_SetPacketParams+0x12a>
        return;
 801dccc:	bf00      	nop
}
 801dcce:	3718      	adds	r7, #24
 801dcd0:	46bd      	mov	sp, r7
 801dcd2:	bd80      	pop	{r7, pc}
 801dcd4:	08023514 	.word	0x08023514
 801dcd8:	20002299 	.word	0x20002299
 801dcdc:	2000229a 	.word	0x2000229a

0801dce0 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801dce0:	b580      	push	{r7, lr}
 801dce2:	b084      	sub	sp, #16
 801dce4:	af00      	add	r7, sp, #0
 801dce6:	4603      	mov	r3, r0
 801dce8:	460a      	mov	r2, r1
 801dcea:	71fb      	strb	r3, [r7, #7]
 801dcec:	4613      	mov	r3, r2
 801dcee:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801dcf0:	79fb      	ldrb	r3, [r7, #7]
 801dcf2:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801dcf4:	79bb      	ldrb	r3, [r7, #6]
 801dcf6:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801dcf8:	f107 030c 	add.w	r3, r7, #12
 801dcfc:	2202      	movs	r2, #2
 801dcfe:	4619      	mov	r1, r3
 801dd00:	208f      	movs	r0, #143	@ 0x8f
 801dd02:	f000 f961 	bl	801dfc8 <SUBGRF_WriteCommand>
}
 801dd06:	bf00      	nop
 801dd08:	3710      	adds	r7, #16
 801dd0a:	46bd      	mov	sp, r7
 801dd0c:	bd80      	pop	{r7, pc}

0801dd0e <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801dd0e:	b580      	push	{r7, lr}
 801dd10:	b082      	sub	sp, #8
 801dd12:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801dd14:	2300      	movs	r3, #0
 801dd16:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801dd18:	1d3b      	adds	r3, r7, #4
 801dd1a:	2201      	movs	r2, #1
 801dd1c:	4619      	mov	r1, r3
 801dd1e:	2015      	movs	r0, #21
 801dd20:	f000 f974 	bl	801e00c <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801dd24:	793b      	ldrb	r3, [r7, #4]
 801dd26:	425b      	negs	r3, r3
 801dd28:	105b      	asrs	r3, r3, #1
 801dd2a:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801dd2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801dd30:	4618      	mov	r0, r3
 801dd32:	3708      	adds	r7, #8
 801dd34:	46bd      	mov	sp, r7
 801dd36:	bd80      	pop	{r7, pc}

0801dd38 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801dd38:	b580      	push	{r7, lr}
 801dd3a:	b084      	sub	sp, #16
 801dd3c:	af00      	add	r7, sp, #0
 801dd3e:	6078      	str	r0, [r7, #4]
 801dd40:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801dd42:	f107 030c 	add.w	r3, r7, #12
 801dd46:	2202      	movs	r2, #2
 801dd48:	4619      	mov	r1, r3
 801dd4a:	2013      	movs	r0, #19
 801dd4c:	f000 f95e 	bl	801e00c <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801dd50:	f7ff fd7e 	bl	801d850 <SUBGRF_GetPacketType>
 801dd54:	4603      	mov	r3, r0
 801dd56:	2b01      	cmp	r3, #1
 801dd58:	d10d      	bne.n	801dd76 <SUBGRF_GetRxBufferStatus+0x3e>
 801dd5a:	4b0c      	ldr	r3, [pc, #48]	@ (801dd8c <SUBGRF_GetRxBufferStatus+0x54>)
 801dd5c:	781b      	ldrb	r3, [r3, #0]
 801dd5e:	b2db      	uxtb	r3, r3
 801dd60:	2b01      	cmp	r3, #1
 801dd62:	d108      	bne.n	801dd76 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801dd64:	f240 7002 	movw	r0, #1794	@ 0x702
 801dd68:	f000 f886 	bl	801de78 <SUBGRF_ReadRegister>
 801dd6c:	4603      	mov	r3, r0
 801dd6e:	461a      	mov	r2, r3
 801dd70:	687b      	ldr	r3, [r7, #4]
 801dd72:	701a      	strb	r2, [r3, #0]
 801dd74:	e002      	b.n	801dd7c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801dd76:	7b3a      	ldrb	r2, [r7, #12]
 801dd78:	687b      	ldr	r3, [r7, #4]
 801dd7a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801dd7c:	7b7a      	ldrb	r2, [r7, #13]
 801dd7e:	683b      	ldr	r3, [r7, #0]
 801dd80:	701a      	strb	r2, [r3, #0]
}
 801dd82:	bf00      	nop
 801dd84:	3710      	adds	r7, #16
 801dd86:	46bd      	mov	sp, r7
 801dd88:	bd80      	pop	{r7, pc}
 801dd8a:	bf00      	nop
 801dd8c:	2000229a 	.word	0x2000229a

0801dd90 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801dd90:	b580      	push	{r7, lr}
 801dd92:	b084      	sub	sp, #16
 801dd94:	af00      	add	r7, sp, #0
 801dd96:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801dd98:	f107 030c 	add.w	r3, r7, #12
 801dd9c:	2203      	movs	r2, #3
 801dd9e:	4619      	mov	r1, r3
 801dda0:	2014      	movs	r0, #20
 801dda2:	f000 f933 	bl	801e00c <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801dda6:	f7ff fd53 	bl	801d850 <SUBGRF_GetPacketType>
 801ddaa:	4603      	mov	r3, r0
 801ddac:	461a      	mov	r2, r3
 801ddae:	687b      	ldr	r3, [r7, #4]
 801ddb0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801ddb2:	687b      	ldr	r3, [r7, #4]
 801ddb4:	781b      	ldrb	r3, [r3, #0]
 801ddb6:	2b00      	cmp	r3, #0
 801ddb8:	d002      	beq.n	801ddc0 <SUBGRF_GetPacketStatus+0x30>
 801ddba:	2b01      	cmp	r3, #1
 801ddbc:	d013      	beq.n	801dde6 <SUBGRF_GetPacketStatus+0x56>
 801ddbe:	e02a      	b.n	801de16 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801ddc0:	7b3a      	ldrb	r2, [r7, #12]
 801ddc2:	687b      	ldr	r3, [r7, #4]
 801ddc4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801ddc6:	7b7b      	ldrb	r3, [r7, #13]
 801ddc8:	425b      	negs	r3, r3
 801ddca:	105b      	asrs	r3, r3, #1
 801ddcc:	b25a      	sxtb	r2, r3
 801ddce:	687b      	ldr	r3, [r7, #4]
 801ddd0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801ddd2:	7bbb      	ldrb	r3, [r7, #14]
 801ddd4:	425b      	negs	r3, r3
 801ddd6:	105b      	asrs	r3, r3, #1
 801ddd8:	b25a      	sxtb	r2, r3
 801ddda:	687b      	ldr	r3, [r7, #4]
 801dddc:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801ddde:	687b      	ldr	r3, [r7, #4]
 801dde0:	2200      	movs	r2, #0
 801dde2:	609a      	str	r2, [r3, #8]
            break;
 801dde4:	e020      	b.n	801de28 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801dde6:	7b3b      	ldrb	r3, [r7, #12]
 801dde8:	425b      	negs	r3, r3
 801ddea:	105b      	asrs	r3, r3, #1
 801ddec:	b25a      	sxtb	r2, r3
 801ddee:	687b      	ldr	r3, [r7, #4]
 801ddf0:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801ddf2:	7b7b      	ldrb	r3, [r7, #13]
 801ddf4:	b25b      	sxtb	r3, r3
 801ddf6:	3302      	adds	r3, #2
 801ddf8:	109b      	asrs	r3, r3, #2
 801ddfa:	b25a      	sxtb	r2, r3
 801ddfc:	687b      	ldr	r3, [r7, #4]
 801ddfe:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801de00:	7bbb      	ldrb	r3, [r7, #14]
 801de02:	425b      	negs	r3, r3
 801de04:	105b      	asrs	r3, r3, #1
 801de06:	b25a      	sxtb	r2, r3
 801de08:	687b      	ldr	r3, [r7, #4]
 801de0a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801de0c:	4b08      	ldr	r3, [pc, #32]	@ (801de30 <SUBGRF_GetPacketStatus+0xa0>)
 801de0e:	681a      	ldr	r2, [r3, #0]
 801de10:	687b      	ldr	r3, [r7, #4]
 801de12:	611a      	str	r2, [r3, #16]
            break;
 801de14:	e008      	b.n	801de28 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801de16:	2214      	movs	r2, #20
 801de18:	2100      	movs	r1, #0
 801de1a:	6878      	ldr	r0, [r7, #4]
 801de1c:	f000 fc1d 	bl	801e65a <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801de20:	687b      	ldr	r3, [r7, #4]
 801de22:	220f      	movs	r2, #15
 801de24:	701a      	strb	r2, [r3, #0]
            break;
 801de26:	bf00      	nop
    }
}
 801de28:	bf00      	nop
 801de2a:	3710      	adds	r7, #16
 801de2c:	46bd      	mov	sp, r7
 801de2e:	bd80      	pop	{r7, pc}
 801de30:	2000229c 	.word	0x2000229c

0801de34 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801de34:	b580      	push	{r7, lr}
 801de36:	b086      	sub	sp, #24
 801de38:	af00      	add	r7, sp, #0
 801de3a:	4603      	mov	r3, r0
 801de3c:	460a      	mov	r2, r1
 801de3e:	80fb      	strh	r3, [r7, #6]
 801de40:	4613      	mov	r3, r2
 801de42:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801de44:	f3ef 8310 	mrs	r3, PRIMASK
 801de48:	60fb      	str	r3, [r7, #12]
  return(result);
 801de4a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801de4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801de4e:	b672      	cpsid	i
}
 801de50:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801de52:	1d7a      	adds	r2, r7, #5
 801de54:	88f9      	ldrh	r1, [r7, #6]
 801de56:	2301      	movs	r3, #1
 801de58:	4806      	ldr	r0, [pc, #24]	@ (801de74 <SUBGRF_WriteRegister+0x40>)
 801de5a:	f7e9 feb5 	bl	8007bc8 <HAL_SUBGHZ_WriteRegisters>
 801de5e:	697b      	ldr	r3, [r7, #20]
 801de60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801de62:	693b      	ldr	r3, [r7, #16]
 801de64:	f383 8810 	msr	PRIMASK, r3
}
 801de68:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801de6a:	bf00      	nop
 801de6c:	3718      	adds	r7, #24
 801de6e:	46bd      	mov	sp, r7
 801de70:	bd80      	pop	{r7, pc}
 801de72:	bf00      	nop
 801de74:	2000040c 	.word	0x2000040c

0801de78 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801de78:	b580      	push	{r7, lr}
 801de7a:	b086      	sub	sp, #24
 801de7c:	af00      	add	r7, sp, #0
 801de7e:	4603      	mov	r3, r0
 801de80:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801de82:	f3ef 8310 	mrs	r3, PRIMASK
 801de86:	60fb      	str	r3, [r7, #12]
  return(result);
 801de88:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801de8a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801de8c:	b672      	cpsid	i
}
 801de8e:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801de90:	f107 020b 	add.w	r2, r7, #11
 801de94:	88f9      	ldrh	r1, [r7, #6]
 801de96:	2301      	movs	r3, #1
 801de98:	4806      	ldr	r0, [pc, #24]	@ (801deb4 <SUBGRF_ReadRegister+0x3c>)
 801de9a:	f7e9 fef4 	bl	8007c86 <HAL_SUBGHZ_ReadRegisters>
 801de9e:	697b      	ldr	r3, [r7, #20]
 801dea0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dea2:	693b      	ldr	r3, [r7, #16]
 801dea4:	f383 8810 	msr	PRIMASK, r3
}
 801dea8:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801deaa:	7afb      	ldrb	r3, [r7, #11]
}
 801deac:	4618      	mov	r0, r3
 801deae:	3718      	adds	r7, #24
 801deb0:	46bd      	mov	sp, r7
 801deb2:	bd80      	pop	{r7, pc}
 801deb4:	2000040c 	.word	0x2000040c

0801deb8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801deb8:	b580      	push	{r7, lr}
 801deba:	b086      	sub	sp, #24
 801debc:	af00      	add	r7, sp, #0
 801debe:	4603      	mov	r3, r0
 801dec0:	6039      	str	r1, [r7, #0]
 801dec2:	80fb      	strh	r3, [r7, #6]
 801dec4:	4613      	mov	r3, r2
 801dec6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dec8:	f3ef 8310 	mrs	r3, PRIMASK
 801decc:	60fb      	str	r3, [r7, #12]
  return(result);
 801dece:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801ded0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ded2:	b672      	cpsid	i
}
 801ded4:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801ded6:	88bb      	ldrh	r3, [r7, #4]
 801ded8:	88f9      	ldrh	r1, [r7, #6]
 801deda:	683a      	ldr	r2, [r7, #0]
 801dedc:	4806      	ldr	r0, [pc, #24]	@ (801def8 <SUBGRF_WriteRegisters+0x40>)
 801dede:	f7e9 fe73 	bl	8007bc8 <HAL_SUBGHZ_WriteRegisters>
 801dee2:	697b      	ldr	r3, [r7, #20]
 801dee4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dee6:	693b      	ldr	r3, [r7, #16]
 801dee8:	f383 8810 	msr	PRIMASK, r3
}
 801deec:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801deee:	bf00      	nop
 801def0:	3718      	adds	r7, #24
 801def2:	46bd      	mov	sp, r7
 801def4:	bd80      	pop	{r7, pc}
 801def6:	bf00      	nop
 801def8:	2000040c 	.word	0x2000040c

0801defc <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801defc:	b580      	push	{r7, lr}
 801defe:	b086      	sub	sp, #24
 801df00:	af00      	add	r7, sp, #0
 801df02:	4603      	mov	r3, r0
 801df04:	6039      	str	r1, [r7, #0]
 801df06:	80fb      	strh	r3, [r7, #6]
 801df08:	4613      	mov	r3, r2
 801df0a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801df0c:	f3ef 8310 	mrs	r3, PRIMASK
 801df10:	60fb      	str	r3, [r7, #12]
  return(result);
 801df12:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801df14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801df16:	b672      	cpsid	i
}
 801df18:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801df1a:	88bb      	ldrh	r3, [r7, #4]
 801df1c:	88f9      	ldrh	r1, [r7, #6]
 801df1e:	683a      	ldr	r2, [r7, #0]
 801df20:	4806      	ldr	r0, [pc, #24]	@ (801df3c <SUBGRF_ReadRegisters+0x40>)
 801df22:	f7e9 feb0 	bl	8007c86 <HAL_SUBGHZ_ReadRegisters>
 801df26:	697b      	ldr	r3, [r7, #20]
 801df28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801df2a:	693b      	ldr	r3, [r7, #16]
 801df2c:	f383 8810 	msr	PRIMASK, r3
}
 801df30:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801df32:	bf00      	nop
 801df34:	3718      	adds	r7, #24
 801df36:	46bd      	mov	sp, r7
 801df38:	bd80      	pop	{r7, pc}
 801df3a:	bf00      	nop
 801df3c:	2000040c 	.word	0x2000040c

0801df40 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801df40:	b580      	push	{r7, lr}
 801df42:	b086      	sub	sp, #24
 801df44:	af00      	add	r7, sp, #0
 801df46:	4603      	mov	r3, r0
 801df48:	6039      	str	r1, [r7, #0]
 801df4a:	71fb      	strb	r3, [r7, #7]
 801df4c:	4613      	mov	r3, r2
 801df4e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801df50:	f3ef 8310 	mrs	r3, PRIMASK
 801df54:	60fb      	str	r3, [r7, #12]
  return(result);
 801df56:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801df58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801df5a:	b672      	cpsid	i
}
 801df5c:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801df5e:	79bb      	ldrb	r3, [r7, #6]
 801df60:	b29b      	uxth	r3, r3
 801df62:	79f9      	ldrb	r1, [r7, #7]
 801df64:	683a      	ldr	r2, [r7, #0]
 801df66:	4806      	ldr	r0, [pc, #24]	@ (801df80 <SUBGRF_WriteBuffer+0x40>)
 801df68:	f7e9 ffa1 	bl	8007eae <HAL_SUBGHZ_WriteBuffer>
 801df6c:	697b      	ldr	r3, [r7, #20]
 801df6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801df70:	693b      	ldr	r3, [r7, #16]
 801df72:	f383 8810 	msr	PRIMASK, r3
}
 801df76:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801df78:	bf00      	nop
 801df7a:	3718      	adds	r7, #24
 801df7c:	46bd      	mov	sp, r7
 801df7e:	bd80      	pop	{r7, pc}
 801df80:	2000040c 	.word	0x2000040c

0801df84 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801df84:	b580      	push	{r7, lr}
 801df86:	b086      	sub	sp, #24
 801df88:	af00      	add	r7, sp, #0
 801df8a:	4603      	mov	r3, r0
 801df8c:	6039      	str	r1, [r7, #0]
 801df8e:	71fb      	strb	r3, [r7, #7]
 801df90:	4613      	mov	r3, r2
 801df92:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801df94:	f3ef 8310 	mrs	r3, PRIMASK
 801df98:	60fb      	str	r3, [r7, #12]
  return(result);
 801df9a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801df9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801df9e:	b672      	cpsid	i
}
 801dfa0:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801dfa2:	79bb      	ldrb	r3, [r7, #6]
 801dfa4:	b29b      	uxth	r3, r3
 801dfa6:	79f9      	ldrb	r1, [r7, #7]
 801dfa8:	683a      	ldr	r2, [r7, #0]
 801dfaa:	4806      	ldr	r0, [pc, #24]	@ (801dfc4 <SUBGRF_ReadBuffer+0x40>)
 801dfac:	f7e9 ffd2 	bl	8007f54 <HAL_SUBGHZ_ReadBuffer>
 801dfb0:	697b      	ldr	r3, [r7, #20]
 801dfb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dfb4:	693b      	ldr	r3, [r7, #16]
 801dfb6:	f383 8810 	msr	PRIMASK, r3
}
 801dfba:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dfbc:	bf00      	nop
 801dfbe:	3718      	adds	r7, #24
 801dfc0:	46bd      	mov	sp, r7
 801dfc2:	bd80      	pop	{r7, pc}
 801dfc4:	2000040c 	.word	0x2000040c

0801dfc8 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801dfc8:	b580      	push	{r7, lr}
 801dfca:	b086      	sub	sp, #24
 801dfcc:	af00      	add	r7, sp, #0
 801dfce:	4603      	mov	r3, r0
 801dfd0:	6039      	str	r1, [r7, #0]
 801dfd2:	71fb      	strb	r3, [r7, #7]
 801dfd4:	4613      	mov	r3, r2
 801dfd6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801dfd8:	f3ef 8310 	mrs	r3, PRIMASK
 801dfdc:	60fb      	str	r3, [r7, #12]
  return(result);
 801dfde:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801dfe0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801dfe2:	b672      	cpsid	i
}
 801dfe4:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801dfe6:	88bb      	ldrh	r3, [r7, #4]
 801dfe8:	79f9      	ldrb	r1, [r7, #7]
 801dfea:	683a      	ldr	r2, [r7, #0]
 801dfec:	4806      	ldr	r0, [pc, #24]	@ (801e008 <SUBGRF_WriteCommand+0x40>)
 801dfee:	f7e9 feab 	bl	8007d48 <HAL_SUBGHZ_ExecSetCmd>
 801dff2:	697b      	ldr	r3, [r7, #20]
 801dff4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801dff6:	693b      	ldr	r3, [r7, #16]
 801dff8:	f383 8810 	msr	PRIMASK, r3
}
 801dffc:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801dffe:	bf00      	nop
 801e000:	3718      	adds	r7, #24
 801e002:	46bd      	mov	sp, r7
 801e004:	bd80      	pop	{r7, pc}
 801e006:	bf00      	nop
 801e008:	2000040c 	.word	0x2000040c

0801e00c <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e00c:	b580      	push	{r7, lr}
 801e00e:	b086      	sub	sp, #24
 801e010:	af00      	add	r7, sp, #0
 801e012:	4603      	mov	r3, r0
 801e014:	6039      	str	r1, [r7, #0]
 801e016:	71fb      	strb	r3, [r7, #7]
 801e018:	4613      	mov	r3, r2
 801e01a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e01c:	f3ef 8310 	mrs	r3, PRIMASK
 801e020:	60fb      	str	r3, [r7, #12]
  return(result);
 801e022:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e024:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e026:	b672      	cpsid	i
}
 801e028:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801e02a:	88bb      	ldrh	r3, [r7, #4]
 801e02c:	79f9      	ldrb	r1, [r7, #7]
 801e02e:	683a      	ldr	r2, [r7, #0]
 801e030:	4806      	ldr	r0, [pc, #24]	@ (801e04c <SUBGRF_ReadCommand+0x40>)
 801e032:	f7e9 fee8 	bl	8007e06 <HAL_SUBGHZ_ExecGetCmd>
 801e036:	697b      	ldr	r3, [r7, #20]
 801e038:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e03a:	693b      	ldr	r3, [r7, #16]
 801e03c:	f383 8810 	msr	PRIMASK, r3
}
 801e040:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e042:	bf00      	nop
 801e044:	3718      	adds	r7, #24
 801e046:	46bd      	mov	sp, r7
 801e048:	bd80      	pop	{r7, pc}
 801e04a:	bf00      	nop
 801e04c:	2000040c 	.word	0x2000040c

0801e050 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801e050:	b580      	push	{r7, lr}
 801e052:	b084      	sub	sp, #16
 801e054:	af00      	add	r7, sp, #0
 801e056:	4603      	mov	r3, r0
 801e058:	460a      	mov	r2, r1
 801e05a:	71fb      	strb	r3, [r7, #7]
 801e05c:	4613      	mov	r3, r2
 801e05e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801e060:	2301      	movs	r3, #1
 801e062:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801e064:	79bb      	ldrb	r3, [r7, #6]
 801e066:	2b01      	cmp	r3, #1
 801e068:	d10d      	bne.n	801e086 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801e06a:	79fb      	ldrb	r3, [r7, #7]
 801e06c:	2b01      	cmp	r3, #1
 801e06e:	d104      	bne.n	801e07a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801e070:	2302      	movs	r3, #2
 801e072:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801e074:	2004      	movs	r0, #4
 801e076:	f000 f8ef 	bl	801e258 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801e07a:	79fb      	ldrb	r3, [r7, #7]
 801e07c:	2b02      	cmp	r3, #2
 801e07e:	d107      	bne.n	801e090 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801e080:	2303      	movs	r3, #3
 801e082:	73fb      	strb	r3, [r7, #15]
 801e084:	e004      	b.n	801e090 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801e086:	79bb      	ldrb	r3, [r7, #6]
 801e088:	2b00      	cmp	r3, #0
 801e08a:	d101      	bne.n	801e090 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801e08c:	2301      	movs	r3, #1
 801e08e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801e090:	7bfb      	ldrb	r3, [r7, #15]
 801e092:	4618      	mov	r0, r3
 801e094:	f7ed fe43 	bl	800bd1e <RBI_ConfigRFSwitch>
}
 801e098:	bf00      	nop
 801e09a:	3710      	adds	r7, #16
 801e09c:	46bd      	mov	sp, r7
 801e09e:	bd80      	pop	{r7, pc}

0801e0a0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801e0a0:	b580      	push	{r7, lr}
 801e0a2:	b084      	sub	sp, #16
 801e0a4:	af00      	add	r7, sp, #0
 801e0a6:	4603      	mov	r3, r0
 801e0a8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801e0aa:	2301      	movs	r3, #1
 801e0ac:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801e0ae:	f7ed fe44 	bl	800bd3a <RBI_GetTxConfig>
 801e0b2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801e0b4:	68bb      	ldr	r3, [r7, #8]
 801e0b6:	2b02      	cmp	r3, #2
 801e0b8:	d016      	beq.n	801e0e8 <SUBGRF_SetRfTxPower+0x48>
 801e0ba:	68bb      	ldr	r3, [r7, #8]
 801e0bc:	2b02      	cmp	r3, #2
 801e0be:	dc16      	bgt.n	801e0ee <SUBGRF_SetRfTxPower+0x4e>
 801e0c0:	68bb      	ldr	r3, [r7, #8]
 801e0c2:	2b00      	cmp	r3, #0
 801e0c4:	d003      	beq.n	801e0ce <SUBGRF_SetRfTxPower+0x2e>
 801e0c6:	68bb      	ldr	r3, [r7, #8]
 801e0c8:	2b01      	cmp	r3, #1
 801e0ca:	d00a      	beq.n	801e0e2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801e0cc:	e00f      	b.n	801e0ee <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801e0ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e0d2:	2b0f      	cmp	r3, #15
 801e0d4:	dd02      	ble.n	801e0dc <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801e0d6:	2302      	movs	r3, #2
 801e0d8:	73fb      	strb	r3, [r7, #15]
            break;
 801e0da:	e009      	b.n	801e0f0 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801e0dc:	2301      	movs	r3, #1
 801e0de:	73fb      	strb	r3, [r7, #15]
            break;
 801e0e0:	e006      	b.n	801e0f0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801e0e2:	2301      	movs	r3, #1
 801e0e4:	73fb      	strb	r3, [r7, #15]
            break;
 801e0e6:	e003      	b.n	801e0f0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801e0e8:	2302      	movs	r3, #2
 801e0ea:	73fb      	strb	r3, [r7, #15]
            break;
 801e0ec:	e000      	b.n	801e0f0 <SUBGRF_SetRfTxPower+0x50>
            break;
 801e0ee:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801e0f0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801e0f4:	7bfb      	ldrb	r3, [r7, #15]
 801e0f6:	2202      	movs	r2, #2
 801e0f8:	4618      	mov	r0, r3
 801e0fa:	f7ff fbb3 	bl	801d864 <SUBGRF_SetTxParams>

    return paSelect;
 801e0fe:	7bfb      	ldrb	r3, [r7, #15]
}
 801e100:	4618      	mov	r0, r3
 801e102:	3710      	adds	r7, #16
 801e104:	46bd      	mov	sp, r7
 801e106:	bd80      	pop	{r7, pc}

0801e108 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801e108:	b480      	push	{r7}
 801e10a:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801e10c:	2301      	movs	r3, #1
}
 801e10e:	4618      	mov	r0, r3
 801e110:	46bd      	mov	sp, r7
 801e112:	bc80      	pop	{r7}
 801e114:	4770      	bx	lr
	...

0801e118 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e118:	b580      	push	{r7, lr}
 801e11a:	b082      	sub	sp, #8
 801e11c:	af00      	add	r7, sp, #0
 801e11e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801e120:	4b03      	ldr	r3, [pc, #12]	@ (801e130 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801e122:	681b      	ldr	r3, [r3, #0]
 801e124:	2001      	movs	r0, #1
 801e126:	4798      	blx	r3
}
 801e128:	bf00      	nop
 801e12a:	3708      	adds	r7, #8
 801e12c:	46bd      	mov	sp, r7
 801e12e:	bd80      	pop	{r7, pc}
 801e130:	200022a4 	.word	0x200022a4

0801e134 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e134:	b580      	push	{r7, lr}
 801e136:	b082      	sub	sp, #8
 801e138:	af00      	add	r7, sp, #0
 801e13a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801e13c:	4b03      	ldr	r3, [pc, #12]	@ (801e14c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801e13e:	681b      	ldr	r3, [r3, #0]
 801e140:	2002      	movs	r0, #2
 801e142:	4798      	blx	r3
}
 801e144:	bf00      	nop
 801e146:	3708      	adds	r7, #8
 801e148:	46bd      	mov	sp, r7
 801e14a:	bd80      	pop	{r7, pc}
 801e14c:	200022a4 	.word	0x200022a4

0801e150 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801e150:	b580      	push	{r7, lr}
 801e152:	b082      	sub	sp, #8
 801e154:	af00      	add	r7, sp, #0
 801e156:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801e158:	4b03      	ldr	r3, [pc, #12]	@ (801e168 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801e15a:	681b      	ldr	r3, [r3, #0]
 801e15c:	2040      	movs	r0, #64	@ 0x40
 801e15e:	4798      	blx	r3
}
 801e160:	bf00      	nop
 801e162:	3708      	adds	r7, #8
 801e164:	46bd      	mov	sp, r7
 801e166:	bd80      	pop	{r7, pc}
 801e168:	200022a4 	.word	0x200022a4

0801e16c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801e16c:	b580      	push	{r7, lr}
 801e16e:	b082      	sub	sp, #8
 801e170:	af00      	add	r7, sp, #0
 801e172:	6078      	str	r0, [r7, #4]
 801e174:	460b      	mov	r3, r1
 801e176:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801e178:	78fb      	ldrb	r3, [r7, #3]
 801e17a:	2b00      	cmp	r3, #0
 801e17c:	d002      	beq.n	801e184 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801e17e:	2b01      	cmp	r3, #1
 801e180:	d005      	beq.n	801e18e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801e182:	e00a      	b.n	801e19a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801e184:	4b07      	ldr	r3, [pc, #28]	@ (801e1a4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e186:	681b      	ldr	r3, [r3, #0]
 801e188:	2080      	movs	r0, #128	@ 0x80
 801e18a:	4798      	blx	r3
            break;
 801e18c:	e005      	b.n	801e19a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801e18e:	4b05      	ldr	r3, [pc, #20]	@ (801e1a4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801e190:	681b      	ldr	r3, [r3, #0]
 801e192:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801e196:	4798      	blx	r3
            break;
 801e198:	bf00      	nop
    }
}
 801e19a:	bf00      	nop
 801e19c:	3708      	adds	r7, #8
 801e19e:	46bd      	mov	sp, r7
 801e1a0:	bd80      	pop	{r7, pc}
 801e1a2:	bf00      	nop
 801e1a4:	200022a4 	.word	0x200022a4

0801e1a8 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e1a8:	b580      	push	{r7, lr}
 801e1aa:	b082      	sub	sp, #8
 801e1ac:	af00      	add	r7, sp, #0
 801e1ae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801e1b0:	4b04      	ldr	r3, [pc, #16]	@ (801e1c4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801e1b2:	681b      	ldr	r3, [r3, #0]
 801e1b4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801e1b8:	4798      	blx	r3
}
 801e1ba:	bf00      	nop
 801e1bc:	3708      	adds	r7, #8
 801e1be:	46bd      	mov	sp, r7
 801e1c0:	bd80      	pop	{r7, pc}
 801e1c2:	bf00      	nop
 801e1c4:	200022a4 	.word	0x200022a4

0801e1c8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e1c8:	b580      	push	{r7, lr}
 801e1ca:	b082      	sub	sp, #8
 801e1cc:	af00      	add	r7, sp, #0
 801e1ce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801e1d0:	4b03      	ldr	r3, [pc, #12]	@ (801e1e0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801e1d2:	681b      	ldr	r3, [r3, #0]
 801e1d4:	2020      	movs	r0, #32
 801e1d6:	4798      	blx	r3
}
 801e1d8:	bf00      	nop
 801e1da:	3708      	adds	r7, #8
 801e1dc:	46bd      	mov	sp, r7
 801e1de:	bd80      	pop	{r7, pc}
 801e1e0:	200022a4 	.word	0x200022a4

0801e1e4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e1e4:	b580      	push	{r7, lr}
 801e1e6:	b082      	sub	sp, #8
 801e1e8:	af00      	add	r7, sp, #0
 801e1ea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801e1ec:	4b03      	ldr	r3, [pc, #12]	@ (801e1fc <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801e1ee:	681b      	ldr	r3, [r3, #0]
 801e1f0:	2004      	movs	r0, #4
 801e1f2:	4798      	blx	r3
}
 801e1f4:	bf00      	nop
 801e1f6:	3708      	adds	r7, #8
 801e1f8:	46bd      	mov	sp, r7
 801e1fa:	bd80      	pop	{r7, pc}
 801e1fc:	200022a4 	.word	0x200022a4

0801e200 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e200:	b580      	push	{r7, lr}
 801e202:	b082      	sub	sp, #8
 801e204:	af00      	add	r7, sp, #0
 801e206:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801e208:	4b03      	ldr	r3, [pc, #12]	@ (801e218 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801e20a:	681b      	ldr	r3, [r3, #0]
 801e20c:	2008      	movs	r0, #8
 801e20e:	4798      	blx	r3
}
 801e210:	bf00      	nop
 801e212:	3708      	adds	r7, #8
 801e214:	46bd      	mov	sp, r7
 801e216:	bd80      	pop	{r7, pc}
 801e218:	200022a4 	.word	0x200022a4

0801e21c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e21c:	b580      	push	{r7, lr}
 801e21e:	b082      	sub	sp, #8
 801e220:	af00      	add	r7, sp, #0
 801e222:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801e224:	4b03      	ldr	r3, [pc, #12]	@ (801e234 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801e226:	681b      	ldr	r3, [r3, #0]
 801e228:	2010      	movs	r0, #16
 801e22a:	4798      	blx	r3
}
 801e22c:	bf00      	nop
 801e22e:	3708      	adds	r7, #8
 801e230:	46bd      	mov	sp, r7
 801e232:	bd80      	pop	{r7, pc}
 801e234:	200022a4 	.word	0x200022a4

0801e238 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801e238:	b580      	push	{r7, lr}
 801e23a:	b082      	sub	sp, #8
 801e23c:	af00      	add	r7, sp, #0
 801e23e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801e240:	4b04      	ldr	r3, [pc, #16]	@ (801e254 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801e242:	681b      	ldr	r3, [r3, #0]
 801e244:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801e248:	4798      	blx	r3
}
 801e24a:	bf00      	nop
 801e24c:	3708      	adds	r7, #8
 801e24e:	46bd      	mov	sp, r7
 801e250:	bd80      	pop	{r7, pc}
 801e252:	bf00      	nop
 801e254:	200022a4 	.word	0x200022a4

0801e258 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801e258:	b580      	push	{r7, lr}
 801e25a:	b084      	sub	sp, #16
 801e25c:	af00      	add	r7, sp, #0
 801e25e:	4603      	mov	r3, r0
 801e260:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801e262:	f7ed fd78 	bl	800bd56 <RBI_IsDCDC>
 801e266:	4603      	mov	r3, r0
 801e268:	2b01      	cmp	r3, #1
 801e26a:	d112      	bne.n	801e292 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801e26c:	f640 1023 	movw	r0, #2339	@ 0x923
 801e270:	f7ff fe02 	bl	801de78 <SUBGRF_ReadRegister>
 801e274:	4603      	mov	r3, r0
 801e276:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801e278:	7bfb      	ldrb	r3, [r7, #15]
 801e27a:	f023 0306 	bic.w	r3, r3, #6
 801e27e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801e280:	7bfa      	ldrb	r2, [r7, #15]
 801e282:	79fb      	ldrb	r3, [r7, #7]
 801e284:	4313      	orrs	r3, r2
 801e286:	b2db      	uxtb	r3, r3
 801e288:	4619      	mov	r1, r3
 801e28a:	f640 1023 	movw	r0, #2339	@ 0x923
 801e28e:	f7ff fdd1 	bl	801de34 <SUBGRF_WriteRegister>
  }
}
 801e292:	bf00      	nop
 801e294:	3710      	adds	r7, #16
 801e296:	46bd      	mov	sp, r7
 801e298:	bd80      	pop	{r7, pc}
	...

0801e29c <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801e29c:	b480      	push	{r7}
 801e29e:	b085      	sub	sp, #20
 801e2a0:	af00      	add	r7, sp, #0
 801e2a2:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801e2a4:	687b      	ldr	r3, [r7, #4]
 801e2a6:	2b00      	cmp	r3, #0
 801e2a8:	d101      	bne.n	801e2ae <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801e2aa:	231f      	movs	r3, #31
 801e2ac:	e017      	b.n	801e2de <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e2ae:	2300      	movs	r3, #0
 801e2b0:	73fb      	strb	r3, [r7, #15]
 801e2b2:	e00f      	b.n	801e2d4 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801e2b4:	7bfb      	ldrb	r3, [r7, #15]
 801e2b6:	4a0c      	ldr	r2, [pc, #48]	@ (801e2e8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e2b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801e2bc:	687a      	ldr	r2, [r7, #4]
 801e2be:	429a      	cmp	r2, r3
 801e2c0:	d205      	bcs.n	801e2ce <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801e2c2:	7bfb      	ldrb	r3, [r7, #15]
 801e2c4:	4a08      	ldr	r2, [pc, #32]	@ (801e2e8 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801e2c6:	00db      	lsls	r3, r3, #3
 801e2c8:	4413      	add	r3, r2
 801e2ca:	791b      	ldrb	r3, [r3, #4]
 801e2cc:	e007      	b.n	801e2de <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e2ce:	7bfb      	ldrb	r3, [r7, #15]
 801e2d0:	3301      	adds	r3, #1
 801e2d2:	73fb      	strb	r3, [r7, #15]
 801e2d4:	7bfb      	ldrb	r3, [r7, #15]
 801e2d6:	2b15      	cmp	r3, #21
 801e2d8:	d9ec      	bls.n	801e2b4 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801e2da:	bf00      	nop
 801e2dc:	e7fd      	b.n	801e2da <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801e2de:	4618      	mov	r0, r3
 801e2e0:	3714      	adds	r7, #20
 801e2e2:	46bd      	mov	sp, r7
 801e2e4:	bc80      	pop	{r7}
 801e2e6:	4770      	bx	lr
 801e2e8:	08023c44 	.word	0x08023c44

0801e2ec <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801e2ec:	b580      	push	{r7, lr}
 801e2ee:	b08a      	sub	sp, #40	@ 0x28
 801e2f0:	af00      	add	r7, sp, #0
 801e2f2:	6078      	str	r0, [r7, #4]
 801e2f4:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801e2f6:	4b35      	ldr	r3, [pc, #212]	@ (801e3cc <SUBGRF_GetCFO+0xe0>)
 801e2f8:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801e2fa:	f640 0007 	movw	r0, #2055	@ 0x807
 801e2fe:	f7ff fdbb 	bl	801de78 <SUBGRF_ReadRegister>
 801e302:	4603      	mov	r3, r0
 801e304:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801e306:	7ffb      	ldrb	r3, [r7, #31]
 801e308:	08db      	lsrs	r3, r3, #3
 801e30a:	b2db      	uxtb	r3, r3
 801e30c:	f003 0303 	and.w	r3, r3, #3
 801e310:	3328      	adds	r3, #40	@ 0x28
 801e312:	443b      	add	r3, r7
 801e314:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801e318:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801e31a:	7ffb      	ldrb	r3, [r7, #31]
 801e31c:	f003 0307 	and.w	r3, r3, #7
 801e320:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801e322:	7fba      	ldrb	r2, [r7, #30]
 801e324:	7f7b      	ldrb	r3, [r7, #29]
 801e326:	3301      	adds	r3, #1
 801e328:	fa02 f303 	lsl.w	r3, r2, r3
 801e32c:	461a      	mov	r2, r3
 801e32e:	4b28      	ldr	r3, [pc, #160]	@ (801e3d0 <SUBGRF_GetCFO+0xe4>)
 801e330:	fbb3 f3f2 	udiv	r3, r3, r2
 801e334:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801e336:	69ba      	ldr	r2, [r7, #24]
 801e338:	687b      	ldr	r3, [r7, #4]
 801e33a:	fbb2 f3f3 	udiv	r3, r2, r3
 801e33e:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801e340:	2301      	movs	r3, #1
 801e342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801e346:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801e34a:	697a      	ldr	r2, [r7, #20]
 801e34c:	fb02 f303 	mul.w	r3, r2, r3
 801e350:	2b07      	cmp	r3, #7
 801e352:	d802      	bhi.n	801e35a <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801e354:	2302      	movs	r3, #2
 801e356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801e35a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801e35e:	697a      	ldr	r2, [r7, #20]
 801e360:	fb02 f303 	mul.w	r3, r2, r3
 801e364:	2b03      	cmp	r3, #3
 801e366:	d802      	bhi.n	801e36e <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801e368:	2304      	movs	r3, #4
 801e36a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801e36e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801e372:	69bb      	ldr	r3, [r7, #24]
 801e374:	fb02 f303 	mul.w	r3, r2, r3
 801e378:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801e37a:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801e37e:	f7ff fd7b 	bl	801de78 <SUBGRF_ReadRegister>
 801e382:	4603      	mov	r3, r0
 801e384:	021b      	lsls	r3, r3, #8
 801e386:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801e38a:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801e38c:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801e390:	f7ff fd72 	bl	801de78 <SUBGRF_ReadRegister>
 801e394:	4603      	mov	r3, r0
 801e396:	461a      	mov	r2, r3
 801e398:	6a3b      	ldr	r3, [r7, #32]
 801e39a:	4313      	orrs	r3, r2
 801e39c:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801e39e:	6a3b      	ldr	r3, [r7, #32]
 801e3a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801e3a4:	2b00      	cmp	r3, #0
 801e3a6:	d005      	beq.n	801e3b4 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801e3a8:	6a3b      	ldr	r3, [r7, #32]
 801e3aa:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801e3ae:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801e3b2:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801e3b4:	693b      	ldr	r3, [r7, #16]
 801e3b6:	095b      	lsrs	r3, r3, #5
 801e3b8:	6a3a      	ldr	r2, [r7, #32]
 801e3ba:	fb02 f303 	mul.w	r3, r2, r3
 801e3be:	11da      	asrs	r2, r3, #7
 801e3c0:	683b      	ldr	r3, [r7, #0]
 801e3c2:	601a      	str	r2, [r3, #0]
}
 801e3c4:	bf00      	nop
 801e3c6:	3728      	adds	r7, #40	@ 0x28
 801e3c8:	46bd      	mov	sp, r7
 801e3ca:	bd80      	pop	{r7, pc}
 801e3cc:	0c0a0804 	.word	0x0c0a0804
 801e3d0:	01e84800 	.word	0x01e84800

0801e3d4 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801e3d4:	b480      	push	{r7}
 801e3d6:	b087      	sub	sp, #28
 801e3d8:	af00      	add	r7, sp, #0
 801e3da:	4603      	mov	r3, r0
 801e3dc:	60b9      	str	r1, [r7, #8]
 801e3de:	607a      	str	r2, [r7, #4]
 801e3e0:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801e3e2:	2300      	movs	r3, #0
 801e3e4:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801e3e6:	f04f 33ff 	mov.w	r3, #4294967295
 801e3ea:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801e3ec:	697b      	ldr	r3, [r7, #20]
}
 801e3ee:	4618      	mov	r0, r3
 801e3f0:	371c      	adds	r7, #28
 801e3f2:	46bd      	mov	sp, r7
 801e3f4:	bc80      	pop	{r7}
 801e3f6:	4770      	bx	lr

0801e3f8 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801e3f8:	b480      	push	{r7}
 801e3fa:	b087      	sub	sp, #28
 801e3fc:	af00      	add	r7, sp, #0
 801e3fe:	4603      	mov	r3, r0
 801e400:	60b9      	str	r1, [r7, #8]
 801e402:	607a      	str	r2, [r7, #4]
 801e404:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801e406:	2300      	movs	r3, #0
 801e408:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801e40a:	f04f 33ff 	mov.w	r3, #4294967295
 801e40e:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801e410:	697b      	ldr	r3, [r7, #20]
}
 801e412:	4618      	mov	r0, r3
 801e414:	371c      	adds	r7, #28
 801e416:	46bd      	mov	sp, r7
 801e418:	bc80      	pop	{r7}
 801e41a:	4770      	bx	lr

0801e41c <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801e41c:	b480      	push	{r7}
 801e41e:	b085      	sub	sp, #20
 801e420:	af00      	add	r7, sp, #0
 801e422:	60f8      	str	r0, [r7, #12]
 801e424:	60b9      	str	r1, [r7, #8]
 801e426:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801e428:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801e42c:	4618      	mov	r0, r3
 801e42e:	3714      	adds	r7, #20
 801e430:	46bd      	mov	sp, r7
 801e432:	bc80      	pop	{r7}
 801e434:	4770      	bx	lr

0801e436 <RFW_DeInit>:

void RFW_DeInit( void )
{
 801e436:	b480      	push	{r7}
 801e438:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801e43a:	bf00      	nop
 801e43c:	46bd      	mov	sp, r7
 801e43e:	bc80      	pop	{r7}
 801e440:	4770      	bx	lr

0801e442 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801e442:	b480      	push	{r7}
 801e444:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801e446:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801e448:	4618      	mov	r0, r3
 801e44a:	46bd      	mov	sp, r7
 801e44c:	bc80      	pop	{r7}
 801e44e:	4770      	bx	lr

0801e450 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801e450:	b480      	push	{r7}
 801e452:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801e454:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801e456:	4618      	mov	r0, r3
 801e458:	46bd      	mov	sp, r7
 801e45a:	bc80      	pop	{r7}
 801e45c:	4770      	bx	lr

0801e45e <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801e45e:	b480      	push	{r7}
 801e460:	b083      	sub	sp, #12
 801e462:	af00      	add	r7, sp, #0
 801e464:	4603      	mov	r3, r0
 801e466:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801e468:	bf00      	nop
 801e46a:	370c      	adds	r7, #12
 801e46c:	46bd      	mov	sp, r7
 801e46e:	bc80      	pop	{r7}
 801e470:	4770      	bx	lr

0801e472 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801e472:	b480      	push	{r7}
 801e474:	b087      	sub	sp, #28
 801e476:	af00      	add	r7, sp, #0
 801e478:	60f8      	str	r0, [r7, #12]
 801e47a:	460b      	mov	r3, r1
 801e47c:	607a      	str	r2, [r7, #4]
 801e47e:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801e480:	f04f 33ff 	mov.w	r3, #4294967295
 801e484:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801e486:	697b      	ldr	r3, [r7, #20]
}
 801e488:	4618      	mov	r0, r3
 801e48a:	371c      	adds	r7, #28
 801e48c:	46bd      	mov	sp, r7
 801e48e:	bc80      	pop	{r7}
 801e490:	4770      	bx	lr

0801e492 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801e492:	b480      	push	{r7}
 801e494:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801e496:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801e49a:	4618      	mov	r0, r3
 801e49c:	46bd      	mov	sp, r7
 801e49e:	bc80      	pop	{r7}
 801e4a0:	4770      	bx	lr

0801e4a2 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801e4a2:	b480      	push	{r7}
 801e4a4:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801e4a6:	bf00      	nop
 801e4a8:	46bd      	mov	sp, r7
 801e4aa:	bc80      	pop	{r7}
 801e4ac:	4770      	bx	lr

0801e4ae <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801e4ae:	b480      	push	{r7}
 801e4b0:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801e4b2:	bf00      	nop
 801e4b4:	46bd      	mov	sp, r7
 801e4b6:	bc80      	pop	{r7}
 801e4b8:	4770      	bx	lr

0801e4ba <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801e4ba:	b480      	push	{r7}
 801e4bc:	b083      	sub	sp, #12
 801e4be:	af00      	add	r7, sp, #0
 801e4c0:	4603      	mov	r3, r0
 801e4c2:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801e4c4:	bf00      	nop
 801e4c6:	370c      	adds	r7, #12
 801e4c8:	46bd      	mov	sp, r7
 801e4ca:	bc80      	pop	{r7}
 801e4cc:	4770      	bx	lr
	...

0801e4d0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801e4d0:	b480      	push	{r7}
 801e4d2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801e4d4:	4b04      	ldr	r3, [pc, #16]	@ (801e4e8 <UTIL_LPM_Init+0x18>)
 801e4d6:	2200      	movs	r2, #0
 801e4d8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801e4da:	4b04      	ldr	r3, [pc, #16]	@ (801e4ec <UTIL_LPM_Init+0x1c>)
 801e4dc:	2200      	movs	r2, #0
 801e4de:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801e4e0:	bf00      	nop
 801e4e2:	46bd      	mov	sp, r7
 801e4e4:	bc80      	pop	{r7}
 801e4e6:	4770      	bx	lr
 801e4e8:	200022a8 	.word	0x200022a8
 801e4ec:	200022ac 	.word	0x200022ac

0801e4f0 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e4f0:	b480      	push	{r7}
 801e4f2:	b087      	sub	sp, #28
 801e4f4:	af00      	add	r7, sp, #0
 801e4f6:	6078      	str	r0, [r7, #4]
 801e4f8:	460b      	mov	r3, r1
 801e4fa:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e4fc:	f3ef 8310 	mrs	r3, PRIMASK
 801e500:	613b      	str	r3, [r7, #16]
  return(result);
 801e502:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e504:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e506:	b672      	cpsid	i
}
 801e508:	bf00      	nop
  
  switch( state )
 801e50a:	78fb      	ldrb	r3, [r7, #3]
 801e50c:	2b00      	cmp	r3, #0
 801e50e:	d008      	beq.n	801e522 <UTIL_LPM_SetStopMode+0x32>
 801e510:	2b01      	cmp	r3, #1
 801e512:	d10e      	bne.n	801e532 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801e514:	4b0d      	ldr	r3, [pc, #52]	@ (801e54c <UTIL_LPM_SetStopMode+0x5c>)
 801e516:	681a      	ldr	r2, [r3, #0]
 801e518:	687b      	ldr	r3, [r7, #4]
 801e51a:	4313      	orrs	r3, r2
 801e51c:	4a0b      	ldr	r2, [pc, #44]	@ (801e54c <UTIL_LPM_SetStopMode+0x5c>)
 801e51e:	6013      	str	r3, [r2, #0]
      break;
 801e520:	e008      	b.n	801e534 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801e522:	687b      	ldr	r3, [r7, #4]
 801e524:	43da      	mvns	r2, r3
 801e526:	4b09      	ldr	r3, [pc, #36]	@ (801e54c <UTIL_LPM_SetStopMode+0x5c>)
 801e528:	681b      	ldr	r3, [r3, #0]
 801e52a:	4013      	ands	r3, r2
 801e52c:	4a07      	ldr	r2, [pc, #28]	@ (801e54c <UTIL_LPM_SetStopMode+0x5c>)
 801e52e:	6013      	str	r3, [r2, #0]
      break;
 801e530:	e000      	b.n	801e534 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801e532:	bf00      	nop
 801e534:	697b      	ldr	r3, [r7, #20]
 801e536:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e538:	68fb      	ldr	r3, [r7, #12]
 801e53a:	f383 8810 	msr	PRIMASK, r3
}
 801e53e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e540:	bf00      	nop
 801e542:	371c      	adds	r7, #28
 801e544:	46bd      	mov	sp, r7
 801e546:	bc80      	pop	{r7}
 801e548:	4770      	bx	lr
 801e54a:	bf00      	nop
 801e54c:	200022a8 	.word	0x200022a8

0801e550 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801e550:	b480      	push	{r7}
 801e552:	b087      	sub	sp, #28
 801e554:	af00      	add	r7, sp, #0
 801e556:	6078      	str	r0, [r7, #4]
 801e558:	460b      	mov	r3, r1
 801e55a:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e55c:	f3ef 8310 	mrs	r3, PRIMASK
 801e560:	613b      	str	r3, [r7, #16]
  return(result);
 801e562:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801e564:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e566:	b672      	cpsid	i
}
 801e568:	bf00      	nop
  
  switch(state)
 801e56a:	78fb      	ldrb	r3, [r7, #3]
 801e56c:	2b00      	cmp	r3, #0
 801e56e:	d008      	beq.n	801e582 <UTIL_LPM_SetOffMode+0x32>
 801e570:	2b01      	cmp	r3, #1
 801e572:	d10e      	bne.n	801e592 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801e574:	4b0d      	ldr	r3, [pc, #52]	@ (801e5ac <UTIL_LPM_SetOffMode+0x5c>)
 801e576:	681a      	ldr	r2, [r3, #0]
 801e578:	687b      	ldr	r3, [r7, #4]
 801e57a:	4313      	orrs	r3, r2
 801e57c:	4a0b      	ldr	r2, [pc, #44]	@ (801e5ac <UTIL_LPM_SetOffMode+0x5c>)
 801e57e:	6013      	str	r3, [r2, #0]
      break;
 801e580:	e008      	b.n	801e594 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801e582:	687b      	ldr	r3, [r7, #4]
 801e584:	43da      	mvns	r2, r3
 801e586:	4b09      	ldr	r3, [pc, #36]	@ (801e5ac <UTIL_LPM_SetOffMode+0x5c>)
 801e588:	681b      	ldr	r3, [r3, #0]
 801e58a:	4013      	ands	r3, r2
 801e58c:	4a07      	ldr	r2, [pc, #28]	@ (801e5ac <UTIL_LPM_SetOffMode+0x5c>)
 801e58e:	6013      	str	r3, [r2, #0]
      break;
 801e590:	e000      	b.n	801e594 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801e592:	bf00      	nop
 801e594:	697b      	ldr	r3, [r7, #20]
 801e596:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e598:	68fb      	ldr	r3, [r7, #12]
 801e59a:	f383 8810 	msr	PRIMASK, r3
}
 801e59e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801e5a0:	bf00      	nop
 801e5a2:	371c      	adds	r7, #28
 801e5a4:	46bd      	mov	sp, r7
 801e5a6:	bc80      	pop	{r7}
 801e5a8:	4770      	bx	lr
 801e5aa:	bf00      	nop
 801e5ac:	200022ac 	.word	0x200022ac

0801e5b0 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801e5b0:	b580      	push	{r7, lr}
 801e5b2:	b084      	sub	sp, #16
 801e5b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e5b6:	f3ef 8310 	mrs	r3, PRIMASK
 801e5ba:	60bb      	str	r3, [r7, #8]
  return(result);
 801e5bc:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801e5be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801e5c0:	b672      	cpsid	i
}
 801e5c2:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801e5c4:	4b12      	ldr	r3, [pc, #72]	@ (801e610 <UTIL_LPM_EnterLowPower+0x60>)
 801e5c6:	681b      	ldr	r3, [r3, #0]
 801e5c8:	2b00      	cmp	r3, #0
 801e5ca:	d006      	beq.n	801e5da <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801e5cc:	4b11      	ldr	r3, [pc, #68]	@ (801e614 <UTIL_LPM_EnterLowPower+0x64>)
 801e5ce:	681b      	ldr	r3, [r3, #0]
 801e5d0:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801e5d2:	4b10      	ldr	r3, [pc, #64]	@ (801e614 <UTIL_LPM_EnterLowPower+0x64>)
 801e5d4:	685b      	ldr	r3, [r3, #4]
 801e5d6:	4798      	blx	r3
 801e5d8:	e010      	b.n	801e5fc <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801e5da:	4b0f      	ldr	r3, [pc, #60]	@ (801e618 <UTIL_LPM_EnterLowPower+0x68>)
 801e5dc:	681b      	ldr	r3, [r3, #0]
 801e5de:	2b00      	cmp	r3, #0
 801e5e0:	d006      	beq.n	801e5f0 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801e5e2:	4b0c      	ldr	r3, [pc, #48]	@ (801e614 <UTIL_LPM_EnterLowPower+0x64>)
 801e5e4:	689b      	ldr	r3, [r3, #8]
 801e5e6:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801e5e8:	4b0a      	ldr	r3, [pc, #40]	@ (801e614 <UTIL_LPM_EnterLowPower+0x64>)
 801e5ea:	68db      	ldr	r3, [r3, #12]
 801e5ec:	4798      	blx	r3
 801e5ee:	e005      	b.n	801e5fc <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801e5f0:	4b08      	ldr	r3, [pc, #32]	@ (801e614 <UTIL_LPM_EnterLowPower+0x64>)
 801e5f2:	691b      	ldr	r3, [r3, #16]
 801e5f4:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801e5f6:	4b07      	ldr	r3, [pc, #28]	@ (801e614 <UTIL_LPM_EnterLowPower+0x64>)
 801e5f8:	695b      	ldr	r3, [r3, #20]
 801e5fa:	4798      	blx	r3
 801e5fc:	68fb      	ldr	r3, [r7, #12]
 801e5fe:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e600:	687b      	ldr	r3, [r7, #4]
 801e602:	f383 8810 	msr	PRIMASK, r3
}
 801e606:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801e608:	bf00      	nop
 801e60a:	3710      	adds	r7, #16
 801e60c:	46bd      	mov	sp, r7
 801e60e:	bd80      	pop	{r7, pc}
 801e610:	200022a8 	.word	0x200022a8
 801e614:	08023578 	.word	0x08023578
 801e618:	200022ac 	.word	0x200022ac

0801e61c <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801e61c:	b480      	push	{r7}
 801e61e:	b087      	sub	sp, #28
 801e620:	af00      	add	r7, sp, #0
 801e622:	60f8      	str	r0, [r7, #12]
 801e624:	60b9      	str	r1, [r7, #8]
 801e626:	4613      	mov	r3, r2
 801e628:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801e62a:	68fb      	ldr	r3, [r7, #12]
 801e62c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801e62e:	68bb      	ldr	r3, [r7, #8]
 801e630:	613b      	str	r3, [r7, #16]

  while( size-- )
 801e632:	e007      	b.n	801e644 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801e634:	693a      	ldr	r2, [r7, #16]
 801e636:	1c53      	adds	r3, r2, #1
 801e638:	613b      	str	r3, [r7, #16]
 801e63a:	697b      	ldr	r3, [r7, #20]
 801e63c:	1c59      	adds	r1, r3, #1
 801e63e:	6179      	str	r1, [r7, #20]
 801e640:	7812      	ldrb	r2, [r2, #0]
 801e642:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e644:	88fb      	ldrh	r3, [r7, #6]
 801e646:	1e5a      	subs	r2, r3, #1
 801e648:	80fa      	strh	r2, [r7, #6]
 801e64a:	2b00      	cmp	r3, #0
 801e64c:	d1f2      	bne.n	801e634 <UTIL_MEM_cpy_8+0x18>
    }
}
 801e64e:	bf00      	nop
 801e650:	bf00      	nop
 801e652:	371c      	adds	r7, #28
 801e654:	46bd      	mov	sp, r7
 801e656:	bc80      	pop	{r7}
 801e658:	4770      	bx	lr

0801e65a <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801e65a:	b480      	push	{r7}
 801e65c:	b085      	sub	sp, #20
 801e65e:	af00      	add	r7, sp, #0
 801e660:	6078      	str	r0, [r7, #4]
 801e662:	460b      	mov	r3, r1
 801e664:	70fb      	strb	r3, [r7, #3]
 801e666:	4613      	mov	r3, r2
 801e668:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801e66a:	687b      	ldr	r3, [r7, #4]
 801e66c:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801e66e:	e004      	b.n	801e67a <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801e670:	68fb      	ldr	r3, [r7, #12]
 801e672:	1c5a      	adds	r2, r3, #1
 801e674:	60fa      	str	r2, [r7, #12]
 801e676:	78fa      	ldrb	r2, [r7, #3]
 801e678:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801e67a:	883b      	ldrh	r3, [r7, #0]
 801e67c:	1e5a      	subs	r2, r3, #1
 801e67e:	803a      	strh	r2, [r7, #0]
 801e680:	2b00      	cmp	r3, #0
 801e682:	d1f5      	bne.n	801e670 <UTIL_MEM_set_8+0x16>
  }
}
 801e684:	bf00      	nop
 801e686:	bf00      	nop
 801e688:	3714      	adds	r7, #20
 801e68a:	46bd      	mov	sp, r7
 801e68c:	bc80      	pop	{r7}
 801e68e:	4770      	bx	lr

0801e690 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801e690:	b082      	sub	sp, #8
 801e692:	b480      	push	{r7}
 801e694:	b087      	sub	sp, #28
 801e696:	af00      	add	r7, sp, #0
 801e698:	60f8      	str	r0, [r7, #12]
 801e69a:	1d38      	adds	r0, r7, #4
 801e69c:	e880 0006 	stmia.w	r0, {r1, r2}
 801e6a0:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801e6a2:	2300      	movs	r3, #0
 801e6a4:	613b      	str	r3, [r7, #16]
 801e6a6:	2300      	movs	r3, #0
 801e6a8:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801e6aa:	687a      	ldr	r2, [r7, #4]
 801e6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e6ae:	4413      	add	r3, r2
 801e6b0:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801e6b2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e6b6:	b29a      	uxth	r2, r3
 801e6b8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e6bc:	b29b      	uxth	r3, r3
 801e6be:	4413      	add	r3, r2
 801e6c0:	b29b      	uxth	r3, r3
 801e6c2:	b21b      	sxth	r3, r3
 801e6c4:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801e6c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e6ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801e6ce:	db0a      	blt.n	801e6e6 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801e6d0:	693b      	ldr	r3, [r7, #16]
 801e6d2:	3301      	adds	r3, #1
 801e6d4:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801e6d6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e6da:	b29b      	uxth	r3, r3
 801e6dc:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801e6e0:	b29b      	uxth	r3, r3
 801e6e2:	b21b      	sxth	r3, r3
 801e6e4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e6e6:	68fb      	ldr	r3, [r7, #12]
 801e6e8:	461a      	mov	r2, r3
 801e6ea:	f107 0310 	add.w	r3, r7, #16
 801e6ee:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e6f2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e6f6:	68f8      	ldr	r0, [r7, #12]
 801e6f8:	371c      	adds	r7, #28
 801e6fa:	46bd      	mov	sp, r7
 801e6fc:	bc80      	pop	{r7}
 801e6fe:	b002      	add	sp, #8
 801e700:	4770      	bx	lr

0801e702 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801e702:	b082      	sub	sp, #8
 801e704:	b480      	push	{r7}
 801e706:	b087      	sub	sp, #28
 801e708:	af00      	add	r7, sp, #0
 801e70a:	60f8      	str	r0, [r7, #12]
 801e70c:	1d38      	adds	r0, r7, #4
 801e70e:	e880 0006 	stmia.w	r0, {r1, r2}
 801e712:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801e714:	2300      	movs	r3, #0
 801e716:	613b      	str	r3, [r7, #16]
 801e718:	2300      	movs	r3, #0
 801e71a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801e71c:	687a      	ldr	r2, [r7, #4]
 801e71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e720:	1ad3      	subs	r3, r2, r3
 801e722:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801e724:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801e728:	b29a      	uxth	r2, r3
 801e72a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801e72e:	b29b      	uxth	r3, r3
 801e730:	1ad3      	subs	r3, r2, r3
 801e732:	b29b      	uxth	r3, r3
 801e734:	b21b      	sxth	r3, r3
 801e736:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801e738:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e73c:	2b00      	cmp	r3, #0
 801e73e:	da0a      	bge.n	801e756 <SysTimeSub+0x54>
  {
    c.Seconds--;
 801e740:	693b      	ldr	r3, [r7, #16]
 801e742:	3b01      	subs	r3, #1
 801e744:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801e746:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801e74a:	b29b      	uxth	r3, r3
 801e74c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801e750:	b29b      	uxth	r3, r3
 801e752:	b21b      	sxth	r3, r3
 801e754:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801e756:	68fb      	ldr	r3, [r7, #12]
 801e758:	461a      	mov	r2, r3
 801e75a:	f107 0310 	add.w	r3, r7, #16
 801e75e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e762:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e766:	68f8      	ldr	r0, [r7, #12]
 801e768:	371c      	adds	r7, #28
 801e76a:	46bd      	mov	sp, r7
 801e76c:	bc80      	pop	{r7}
 801e76e:	b002      	add	sp, #8
 801e770:	4770      	bx	lr
	...

0801e774 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801e774:	b580      	push	{r7, lr}
 801e776:	b088      	sub	sp, #32
 801e778:	af02      	add	r7, sp, #8
 801e77a:	463b      	mov	r3, r7
 801e77c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e780:	2300      	movs	r3, #0
 801e782:	60bb      	str	r3, [r7, #8]
 801e784:	2300      	movs	r3, #0
 801e786:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e788:	4b10      	ldr	r3, [pc, #64]	@ (801e7cc <SysTimeSet+0x58>)
 801e78a:	691b      	ldr	r3, [r3, #16]
 801e78c:	f107 0208 	add.w	r2, r7, #8
 801e790:	3204      	adds	r2, #4
 801e792:	4610      	mov	r0, r2
 801e794:	4798      	blx	r3
 801e796:	4603      	mov	r3, r0
 801e798:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801e79a:	f107 0010 	add.w	r0, r7, #16
 801e79e:	68fb      	ldr	r3, [r7, #12]
 801e7a0:	9300      	str	r3, [sp, #0]
 801e7a2:	68bb      	ldr	r3, [r7, #8]
 801e7a4:	463a      	mov	r2, r7
 801e7a6:	ca06      	ldmia	r2, {r1, r2}
 801e7a8:	f7ff ffab 	bl	801e702 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801e7ac:	4b07      	ldr	r3, [pc, #28]	@ (801e7cc <SysTimeSet+0x58>)
 801e7ae:	681b      	ldr	r3, [r3, #0]
 801e7b0:	693a      	ldr	r2, [r7, #16]
 801e7b2:	4610      	mov	r0, r2
 801e7b4:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801e7b6:	4b05      	ldr	r3, [pc, #20]	@ (801e7cc <SysTimeSet+0x58>)
 801e7b8:	689b      	ldr	r3, [r3, #8]
 801e7ba:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801e7be:	4610      	mov	r0, r2
 801e7c0:	4798      	blx	r3
}
 801e7c2:	bf00      	nop
 801e7c4:	3718      	adds	r7, #24
 801e7c6:	46bd      	mov	sp, r7
 801e7c8:	bd80      	pop	{r7, pc}
 801e7ca:	bf00      	nop
 801e7cc:	0802365c 	.word	0x0802365c

0801e7d0 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801e7d0:	b580      	push	{r7, lr}
 801e7d2:	b08a      	sub	sp, #40	@ 0x28
 801e7d4:	af02      	add	r7, sp, #8
 801e7d6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e7d8:	2300      	movs	r3, #0
 801e7da:	61bb      	str	r3, [r7, #24]
 801e7dc:	2300      	movs	r3, #0
 801e7de:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801e7e0:	2300      	movs	r3, #0
 801e7e2:	613b      	str	r3, [r7, #16]
 801e7e4:	2300      	movs	r3, #0
 801e7e6:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e7e8:	4b14      	ldr	r3, [pc, #80]	@ (801e83c <SysTimeGet+0x6c>)
 801e7ea:	691b      	ldr	r3, [r3, #16]
 801e7ec:	f107 0218 	add.w	r2, r7, #24
 801e7f0:	3204      	adds	r2, #4
 801e7f2:	4610      	mov	r0, r2
 801e7f4:	4798      	blx	r3
 801e7f6:	4603      	mov	r3, r0
 801e7f8:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e7fa:	4b10      	ldr	r3, [pc, #64]	@ (801e83c <SysTimeGet+0x6c>)
 801e7fc:	68db      	ldr	r3, [r3, #12]
 801e7fe:	4798      	blx	r3
 801e800:	4603      	mov	r3, r0
 801e802:	b21b      	sxth	r3, r3
 801e804:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e806:	4b0d      	ldr	r3, [pc, #52]	@ (801e83c <SysTimeGet+0x6c>)
 801e808:	685b      	ldr	r3, [r3, #4]
 801e80a:	4798      	blx	r3
 801e80c:	4603      	mov	r3, r0
 801e80e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801e810:	f107 0010 	add.w	r0, r7, #16
 801e814:	69fb      	ldr	r3, [r7, #28]
 801e816:	9300      	str	r3, [sp, #0]
 801e818:	69bb      	ldr	r3, [r7, #24]
 801e81a:	f107 0208 	add.w	r2, r7, #8
 801e81e:	ca06      	ldmia	r2, {r1, r2}
 801e820:	f7ff ff36 	bl	801e690 <SysTimeAdd>

  return sysTime;
 801e824:	687b      	ldr	r3, [r7, #4]
 801e826:	461a      	mov	r2, r3
 801e828:	f107 0310 	add.w	r3, r7, #16
 801e82c:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e830:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e834:	6878      	ldr	r0, [r7, #4]
 801e836:	3720      	adds	r7, #32
 801e838:	46bd      	mov	sp, r7
 801e83a:	bd80      	pop	{r7, pc}
 801e83c:	0802365c 	.word	0x0802365c

0801e840 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801e840:	b580      	push	{r7, lr}
 801e842:	b084      	sub	sp, #16
 801e844:	af00      	add	r7, sp, #0
 801e846:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801e848:	2300      	movs	r3, #0
 801e84a:	60bb      	str	r3, [r7, #8]
 801e84c:	2300      	movs	r3, #0
 801e84e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801e850:	4b0a      	ldr	r3, [pc, #40]	@ (801e87c <SysTimeGetMcuTime+0x3c>)
 801e852:	691b      	ldr	r3, [r3, #16]
 801e854:	f107 0208 	add.w	r2, r7, #8
 801e858:	3204      	adds	r2, #4
 801e85a:	4610      	mov	r0, r2
 801e85c:	4798      	blx	r3
 801e85e:	4603      	mov	r3, r0
 801e860:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801e862:	687b      	ldr	r3, [r7, #4]
 801e864:	461a      	mov	r2, r3
 801e866:	f107 0308 	add.w	r3, r7, #8
 801e86a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e86e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801e872:	6878      	ldr	r0, [r7, #4]
 801e874:	3710      	adds	r7, #16
 801e876:	46bd      	mov	sp, r7
 801e878:	bd80      	pop	{r7, pc}
 801e87a:	bf00      	nop
 801e87c:	0802365c 	.word	0x0802365c

0801e880 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801e880:	b580      	push	{r7, lr}
 801e882:	b088      	sub	sp, #32
 801e884:	af02      	add	r7, sp, #8
 801e886:	463b      	mov	r3, r7
 801e888:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e88c:	4b0f      	ldr	r3, [pc, #60]	@ (801e8cc <SysTimeToMs+0x4c>)
 801e88e:	68db      	ldr	r3, [r3, #12]
 801e890:	4798      	blx	r3
 801e892:	4603      	mov	r3, r0
 801e894:	b21b      	sxth	r3, r3
 801e896:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e898:	4b0c      	ldr	r3, [pc, #48]	@ (801e8cc <SysTimeToMs+0x4c>)
 801e89a:	685b      	ldr	r3, [r3, #4]
 801e89c:	4798      	blx	r3
 801e89e:	4603      	mov	r3, r0
 801e8a0:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801e8a2:	f107 0008 	add.w	r0, r7, #8
 801e8a6:	697b      	ldr	r3, [r7, #20]
 801e8a8:	9300      	str	r3, [sp, #0]
 801e8aa:	693b      	ldr	r3, [r7, #16]
 801e8ac:	463a      	mov	r2, r7
 801e8ae:	ca06      	ldmia	r2, {r1, r2}
 801e8b0:	f7ff ff27 	bl	801e702 <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801e8b4:	68bb      	ldr	r3, [r7, #8]
 801e8b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801e8ba:	fb02 f303 	mul.w	r3, r2, r3
 801e8be:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801e8c2:	4413      	add	r3, r2
}
 801e8c4:	4618      	mov	r0, r3
 801e8c6:	3718      	adds	r7, #24
 801e8c8:	46bd      	mov	sp, r7
 801e8ca:	bd80      	pop	{r7, pc}
 801e8cc:	0802365c 	.word	0x0802365c

0801e8d0 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801e8d0:	b580      	push	{r7, lr}
 801e8d2:	b08a      	sub	sp, #40	@ 0x28
 801e8d4:	af02      	add	r7, sp, #8
 801e8d6:	6078      	str	r0, [r7, #4]
 801e8d8:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801e8da:	683b      	ldr	r3, [r7, #0]
 801e8dc:	4a19      	ldr	r2, [pc, #100]	@ (801e944 <SysTimeFromMs+0x74>)
 801e8de:	fba2 2303 	umull	r2, r3, r2, r3
 801e8e2:	099b      	lsrs	r3, r3, #6
 801e8e4:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801e8e6:	69fb      	ldr	r3, [r7, #28]
 801e8e8:	617b      	str	r3, [r7, #20]
 801e8ea:	683b      	ldr	r3, [r7, #0]
 801e8ec:	b29a      	uxth	r2, r3
 801e8ee:	69fb      	ldr	r3, [r7, #28]
 801e8f0:	b29b      	uxth	r3, r3
 801e8f2:	4619      	mov	r1, r3
 801e8f4:	0149      	lsls	r1, r1, #5
 801e8f6:	1ac9      	subs	r1, r1, r3
 801e8f8:	0089      	lsls	r1, r1, #2
 801e8fa:	440b      	add	r3, r1
 801e8fc:	00db      	lsls	r3, r3, #3
 801e8fe:	b29b      	uxth	r3, r3
 801e900:	1ad3      	subs	r3, r2, r3
 801e902:	b29b      	uxth	r3, r3
 801e904:	b21b      	sxth	r3, r3
 801e906:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801e908:	f107 030c 	add.w	r3, r7, #12
 801e90c:	2200      	movs	r2, #0
 801e90e:	601a      	str	r2, [r3, #0]
 801e910:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801e912:	4b0d      	ldr	r3, [pc, #52]	@ (801e948 <SysTimeFromMs+0x78>)
 801e914:	68db      	ldr	r3, [r3, #12]
 801e916:	4798      	blx	r3
 801e918:	4603      	mov	r3, r0
 801e91a:	b21b      	sxth	r3, r3
 801e91c:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801e91e:	4b0a      	ldr	r3, [pc, #40]	@ (801e948 <SysTimeFromMs+0x78>)
 801e920:	685b      	ldr	r3, [r3, #4]
 801e922:	4798      	blx	r3
 801e924:	4603      	mov	r3, r0
 801e926:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801e928:	6878      	ldr	r0, [r7, #4]
 801e92a:	693b      	ldr	r3, [r7, #16]
 801e92c:	9300      	str	r3, [sp, #0]
 801e92e:	68fb      	ldr	r3, [r7, #12]
 801e930:	f107 0214 	add.w	r2, r7, #20
 801e934:	ca06      	ldmia	r2, {r1, r2}
 801e936:	f7ff feab 	bl	801e690 <SysTimeAdd>
}
 801e93a:	6878      	ldr	r0, [r7, #4]
 801e93c:	3720      	adds	r7, #32
 801e93e:	46bd      	mov	sp, r7
 801e940:	bd80      	pop	{r7, pc}
 801e942:	bf00      	nop
 801e944:	10624dd3 	.word	0x10624dd3
 801e948:	0802365c 	.word	0x0802365c

0801e94c <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801e94c:	b480      	push	{r7}
 801e94e:	b085      	sub	sp, #20
 801e950:	af00      	add	r7, sp, #0
 801e952:	6078      	str	r0, [r7, #4]
  int i = 0;
 801e954:	2300      	movs	r3, #0
 801e956:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801e958:	e00e      	b.n	801e978 <ee_skip_atoi+0x2c>
 801e95a:	68fa      	ldr	r2, [r7, #12]
 801e95c:	4613      	mov	r3, r2
 801e95e:	009b      	lsls	r3, r3, #2
 801e960:	4413      	add	r3, r2
 801e962:	005b      	lsls	r3, r3, #1
 801e964:	4618      	mov	r0, r3
 801e966:	687b      	ldr	r3, [r7, #4]
 801e968:	681b      	ldr	r3, [r3, #0]
 801e96a:	1c59      	adds	r1, r3, #1
 801e96c:	687a      	ldr	r2, [r7, #4]
 801e96e:	6011      	str	r1, [r2, #0]
 801e970:	781b      	ldrb	r3, [r3, #0]
 801e972:	4403      	add	r3, r0
 801e974:	3b30      	subs	r3, #48	@ 0x30
 801e976:	60fb      	str	r3, [r7, #12]
 801e978:	687b      	ldr	r3, [r7, #4]
 801e97a:	681b      	ldr	r3, [r3, #0]
 801e97c:	781b      	ldrb	r3, [r3, #0]
 801e97e:	2b2f      	cmp	r3, #47	@ 0x2f
 801e980:	d904      	bls.n	801e98c <ee_skip_atoi+0x40>
 801e982:	687b      	ldr	r3, [r7, #4]
 801e984:	681b      	ldr	r3, [r3, #0]
 801e986:	781b      	ldrb	r3, [r3, #0]
 801e988:	2b39      	cmp	r3, #57	@ 0x39
 801e98a:	d9e6      	bls.n	801e95a <ee_skip_atoi+0xe>
  return i;
 801e98c:	68fb      	ldr	r3, [r7, #12]
}
 801e98e:	4618      	mov	r0, r3
 801e990:	3714      	adds	r7, #20
 801e992:	46bd      	mov	sp, r7
 801e994:	bc80      	pop	{r7}
 801e996:	4770      	bx	lr

0801e998 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801e998:	b480      	push	{r7}
 801e99a:	b099      	sub	sp, #100	@ 0x64
 801e99c:	af00      	add	r7, sp, #0
 801e99e:	60f8      	str	r0, [r7, #12]
 801e9a0:	60b9      	str	r1, [r7, #8]
 801e9a2:	607a      	str	r2, [r7, #4]
 801e9a4:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801e9a6:	4b71      	ldr	r3, [pc, #452]	@ (801eb6c <ee_number+0x1d4>)
 801e9a8:	681b      	ldr	r3, [r3, #0]
 801e9aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801e9ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e9ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801e9b2:	2b00      	cmp	r3, #0
 801e9b4:	d002      	beq.n	801e9bc <ee_number+0x24>
 801e9b6:	4b6e      	ldr	r3, [pc, #440]	@ (801eb70 <ee_number+0x1d8>)
 801e9b8:	681b      	ldr	r3, [r3, #0]
 801e9ba:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801e9bc:	683b      	ldr	r3, [r7, #0]
 801e9be:	2b01      	cmp	r3, #1
 801e9c0:	dd02      	ble.n	801e9c8 <ee_number+0x30>
 801e9c2:	683b      	ldr	r3, [r7, #0]
 801e9c4:	2b24      	cmp	r3, #36	@ 0x24
 801e9c6:	dd01      	ble.n	801e9cc <ee_number+0x34>
 801e9c8:	2300      	movs	r3, #0
 801e9ca:	e0ca      	b.n	801eb62 <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801e9cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e9ce:	f003 0301 	and.w	r3, r3, #1
 801e9d2:	2b00      	cmp	r3, #0
 801e9d4:	d001      	beq.n	801e9da <ee_number+0x42>
 801e9d6:	2330      	movs	r3, #48	@ 0x30
 801e9d8:	e000      	b.n	801e9dc <ee_number+0x44>
 801e9da:	2320      	movs	r3, #32
 801e9dc:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801e9e0:	2300      	movs	r3, #0
 801e9e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801e9e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801e9e8:	f003 0302 	and.w	r3, r3, #2
 801e9ec:	2b00      	cmp	r3, #0
 801e9ee:	d00b      	beq.n	801ea08 <ee_number+0x70>
  {
    if (num < 0)
 801e9f0:	687b      	ldr	r3, [r7, #4]
 801e9f2:	2b00      	cmp	r3, #0
 801e9f4:	da08      	bge.n	801ea08 <ee_number+0x70>
    {
      sign = '-';
 801e9f6:	232d      	movs	r3, #45	@ 0x2d
 801e9f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801e9fc:	687b      	ldr	r3, [r7, #4]
 801e9fe:	425b      	negs	r3, r3
 801ea00:	607b      	str	r3, [r7, #4]
      size--;
 801ea02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ea04:	3b01      	subs	r3, #1
 801ea06:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801ea08:	2300      	movs	r3, #0
 801ea0a:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801ea0c:	687b      	ldr	r3, [r7, #4]
 801ea0e:	2b00      	cmp	r3, #0
 801ea10:	d11e      	bne.n	801ea50 <ee_number+0xb8>
    tmp[i++] = '0';
 801ea12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ea14:	1c5a      	adds	r2, r3, #1
 801ea16:	657a      	str	r2, [r7, #84]	@ 0x54
 801ea18:	3360      	adds	r3, #96	@ 0x60
 801ea1a:	443b      	add	r3, r7
 801ea1c:	2230      	movs	r2, #48	@ 0x30
 801ea1e:	f803 2c50 	strb.w	r2, [r3, #-80]
 801ea22:	e018      	b.n	801ea56 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801ea24:	687b      	ldr	r3, [r7, #4]
 801ea26:	683a      	ldr	r2, [r7, #0]
 801ea28:	fbb3 f1f2 	udiv	r1, r3, r2
 801ea2c:	fb01 f202 	mul.w	r2, r1, r2
 801ea30:	1a9b      	subs	r3, r3, r2
 801ea32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801ea34:	441a      	add	r2, r3
 801ea36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ea38:	1c59      	adds	r1, r3, #1
 801ea3a:	6579      	str	r1, [r7, #84]	@ 0x54
 801ea3c:	7812      	ldrb	r2, [r2, #0]
 801ea3e:	3360      	adds	r3, #96	@ 0x60
 801ea40:	443b      	add	r3, r7
 801ea42:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801ea46:	687a      	ldr	r2, [r7, #4]
 801ea48:	683b      	ldr	r3, [r7, #0]
 801ea4a:	fbb2 f3f3 	udiv	r3, r2, r3
 801ea4e:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801ea50:	687b      	ldr	r3, [r7, #4]
 801ea52:	2b00      	cmp	r3, #0
 801ea54:	d1e6      	bne.n	801ea24 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801ea56:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ea58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ea5a:	429a      	cmp	r2, r3
 801ea5c:	dd01      	ble.n	801ea62 <ee_number+0xca>
 801ea5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ea60:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801ea62:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801ea64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ea66:	1ad3      	subs	r3, r2, r3
 801ea68:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801ea6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ea6c:	f003 0301 	and.w	r3, r3, #1
 801ea70:	2b00      	cmp	r3, #0
 801ea72:	d112      	bne.n	801ea9a <ee_number+0x102>
 801ea74:	e00c      	b.n	801ea90 <ee_number+0xf8>
 801ea76:	68fb      	ldr	r3, [r7, #12]
 801ea78:	1c5a      	adds	r2, r3, #1
 801ea7a:	60fa      	str	r2, [r7, #12]
 801ea7c:	2220      	movs	r2, #32
 801ea7e:	701a      	strb	r2, [r3, #0]
 801ea80:	68bb      	ldr	r3, [r7, #8]
 801ea82:	3b01      	subs	r3, #1
 801ea84:	60bb      	str	r3, [r7, #8]
 801ea86:	68bb      	ldr	r3, [r7, #8]
 801ea88:	2b00      	cmp	r3, #0
 801ea8a:	d101      	bne.n	801ea90 <ee_number+0xf8>
 801ea8c:	68fb      	ldr	r3, [r7, #12]
 801ea8e:	e068      	b.n	801eb62 <ee_number+0x1ca>
 801ea90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ea92:	1e5a      	subs	r2, r3, #1
 801ea94:	66ba      	str	r2, [r7, #104]	@ 0x68
 801ea96:	2b00      	cmp	r3, #0
 801ea98:	dced      	bgt.n	801ea76 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801ea9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801ea9e:	2b00      	cmp	r3, #0
 801eaa0:	d01b      	beq.n	801eada <ee_number+0x142>
 801eaa2:	68fb      	ldr	r3, [r7, #12]
 801eaa4:	1c5a      	adds	r2, r3, #1
 801eaa6:	60fa      	str	r2, [r7, #12]
 801eaa8:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801eaac:	701a      	strb	r2, [r3, #0]
 801eaae:	68bb      	ldr	r3, [r7, #8]
 801eab0:	3b01      	subs	r3, #1
 801eab2:	60bb      	str	r3, [r7, #8]
 801eab4:	68bb      	ldr	r3, [r7, #8]
 801eab6:	2b00      	cmp	r3, #0
 801eab8:	d10f      	bne.n	801eada <ee_number+0x142>
 801eaba:	68fb      	ldr	r3, [r7, #12]
 801eabc:	e051      	b.n	801eb62 <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801eabe:	68fb      	ldr	r3, [r7, #12]
 801eac0:	1c5a      	adds	r2, r3, #1
 801eac2:	60fa      	str	r2, [r7, #12]
 801eac4:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801eac8:	701a      	strb	r2, [r3, #0]
 801eaca:	68bb      	ldr	r3, [r7, #8]
 801eacc:	3b01      	subs	r3, #1
 801eace:	60bb      	str	r3, [r7, #8]
 801ead0:	68bb      	ldr	r3, [r7, #8]
 801ead2:	2b00      	cmp	r3, #0
 801ead4:	d101      	bne.n	801eada <ee_number+0x142>
 801ead6:	68fb      	ldr	r3, [r7, #12]
 801ead8:	e043      	b.n	801eb62 <ee_number+0x1ca>
 801eada:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801eadc:	1e5a      	subs	r2, r3, #1
 801eade:	66ba      	str	r2, [r7, #104]	@ 0x68
 801eae0:	2b00      	cmp	r3, #0
 801eae2:	dcec      	bgt.n	801eabe <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801eae4:	e00c      	b.n	801eb00 <ee_number+0x168>
 801eae6:	68fb      	ldr	r3, [r7, #12]
 801eae8:	1c5a      	adds	r2, r3, #1
 801eaea:	60fa      	str	r2, [r7, #12]
 801eaec:	2230      	movs	r2, #48	@ 0x30
 801eaee:	701a      	strb	r2, [r3, #0]
 801eaf0:	68bb      	ldr	r3, [r7, #8]
 801eaf2:	3b01      	subs	r3, #1
 801eaf4:	60bb      	str	r3, [r7, #8]
 801eaf6:	68bb      	ldr	r3, [r7, #8]
 801eaf8:	2b00      	cmp	r3, #0
 801eafa:	d101      	bne.n	801eb00 <ee_number+0x168>
 801eafc:	68fb      	ldr	r3, [r7, #12]
 801eafe:	e030      	b.n	801eb62 <ee_number+0x1ca>
 801eb00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801eb02:	1e5a      	subs	r2, r3, #1
 801eb04:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801eb06:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801eb08:	429a      	cmp	r2, r3
 801eb0a:	dbec      	blt.n	801eae6 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801eb0c:	e010      	b.n	801eb30 <ee_number+0x198>
 801eb0e:	68fb      	ldr	r3, [r7, #12]
 801eb10:	1c5a      	adds	r2, r3, #1
 801eb12:	60fa      	str	r2, [r7, #12]
 801eb14:	f107 0110 	add.w	r1, r7, #16
 801eb18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801eb1a:	440a      	add	r2, r1
 801eb1c:	7812      	ldrb	r2, [r2, #0]
 801eb1e:	701a      	strb	r2, [r3, #0]
 801eb20:	68bb      	ldr	r3, [r7, #8]
 801eb22:	3b01      	subs	r3, #1
 801eb24:	60bb      	str	r3, [r7, #8]
 801eb26:	68bb      	ldr	r3, [r7, #8]
 801eb28:	2b00      	cmp	r3, #0
 801eb2a:	d101      	bne.n	801eb30 <ee_number+0x198>
 801eb2c:	68fb      	ldr	r3, [r7, #12]
 801eb2e:	e018      	b.n	801eb62 <ee_number+0x1ca>
 801eb30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801eb32:	1e5a      	subs	r2, r3, #1
 801eb34:	657a      	str	r2, [r7, #84]	@ 0x54
 801eb36:	2b00      	cmp	r3, #0
 801eb38:	dce9      	bgt.n	801eb0e <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801eb3a:	e00c      	b.n	801eb56 <ee_number+0x1be>
 801eb3c:	68fb      	ldr	r3, [r7, #12]
 801eb3e:	1c5a      	adds	r2, r3, #1
 801eb40:	60fa      	str	r2, [r7, #12]
 801eb42:	2220      	movs	r2, #32
 801eb44:	701a      	strb	r2, [r3, #0]
 801eb46:	68bb      	ldr	r3, [r7, #8]
 801eb48:	3b01      	subs	r3, #1
 801eb4a:	60bb      	str	r3, [r7, #8]
 801eb4c:	68bb      	ldr	r3, [r7, #8]
 801eb4e:	2b00      	cmp	r3, #0
 801eb50:	d101      	bne.n	801eb56 <ee_number+0x1be>
 801eb52:	68fb      	ldr	r3, [r7, #12]
 801eb54:	e005      	b.n	801eb62 <ee_number+0x1ca>
 801eb56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801eb58:	1e5a      	subs	r2, r3, #1
 801eb5a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801eb5c:	2b00      	cmp	r3, #0
 801eb5e:	dced      	bgt.n	801eb3c <ee_number+0x1a4>

  return str;
 801eb60:	68fb      	ldr	r3, [r7, #12]
}
 801eb62:	4618      	mov	r0, r3
 801eb64:	3764      	adds	r7, #100	@ 0x64
 801eb66:	46bd      	mov	sp, r7
 801eb68:	bc80      	pop	{r7}
 801eb6a:	4770      	bx	lr
 801eb6c:	2000015c 	.word	0x2000015c
 801eb70:	20000160 	.word	0x20000160

0801eb74 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801eb74:	b580      	push	{r7, lr}
 801eb76:	b092      	sub	sp, #72	@ 0x48
 801eb78:	af04      	add	r7, sp, #16
 801eb7a:	60f8      	str	r0, [r7, #12]
 801eb7c:	60b9      	str	r1, [r7, #8]
 801eb7e:	607a      	str	r2, [r7, #4]
 801eb80:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801eb82:	68bb      	ldr	r3, [r7, #8]
 801eb84:	2b00      	cmp	r3, #0
 801eb86:	dc01      	bgt.n	801eb8c <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801eb88:	2300      	movs	r3, #0
 801eb8a:	e13e      	b.n	801ee0a <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801eb8c:	68fb      	ldr	r3, [r7, #12]
 801eb8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801eb90:	e128      	b.n	801ede4 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801eb92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801eb94:	68fb      	ldr	r3, [r7, #12]
 801eb96:	1ad2      	subs	r2, r2, r3
 801eb98:	68bb      	ldr	r3, [r7, #8]
 801eb9a:	3b01      	subs	r3, #1
 801eb9c:	429a      	cmp	r2, r3
 801eb9e:	f280 812e 	bge.w	801edfe <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801eba2:	687b      	ldr	r3, [r7, #4]
 801eba4:	781b      	ldrb	r3, [r3, #0]
 801eba6:	2b25      	cmp	r3, #37	@ 0x25
 801eba8:	d006      	beq.n	801ebb8 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801ebaa:	687a      	ldr	r2, [r7, #4]
 801ebac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ebae:	1c59      	adds	r1, r3, #1
 801ebb0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ebb2:	7812      	ldrb	r2, [r2, #0]
 801ebb4:	701a      	strb	r2, [r3, #0]
      continue;
 801ebb6:	e112      	b.n	801edde <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801ebb8:	2300      	movs	r3, #0
 801ebba:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801ebbc:	687b      	ldr	r3, [r7, #4]
 801ebbe:	3301      	adds	r3, #1
 801ebc0:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801ebc2:	687b      	ldr	r3, [r7, #4]
 801ebc4:	781b      	ldrb	r3, [r3, #0]
 801ebc6:	2b30      	cmp	r3, #48	@ 0x30
 801ebc8:	d103      	bne.n	801ebd2 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801ebca:	6a3b      	ldr	r3, [r7, #32]
 801ebcc:	f043 0301 	orr.w	r3, r3, #1
 801ebd0:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801ebd2:	f04f 33ff 	mov.w	r3, #4294967295
 801ebd6:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801ebd8:	687b      	ldr	r3, [r7, #4]
 801ebda:	781b      	ldrb	r3, [r3, #0]
 801ebdc:	2b2f      	cmp	r3, #47	@ 0x2f
 801ebde:	d908      	bls.n	801ebf2 <tiny_vsnprintf_like+0x7e>
 801ebe0:	687b      	ldr	r3, [r7, #4]
 801ebe2:	781b      	ldrb	r3, [r3, #0]
 801ebe4:	2b39      	cmp	r3, #57	@ 0x39
 801ebe6:	d804      	bhi.n	801ebf2 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801ebe8:	1d3b      	adds	r3, r7, #4
 801ebea:	4618      	mov	r0, r3
 801ebec:	f7ff feae 	bl	801e94c <ee_skip_atoi>
 801ebf0:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801ebf2:	f04f 33ff 	mov.w	r3, #4294967295
 801ebf6:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801ebf8:	f04f 33ff 	mov.w	r3, #4294967295
 801ebfc:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801ebfe:	230a      	movs	r3, #10
 801ec00:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801ec02:	687b      	ldr	r3, [r7, #4]
 801ec04:	781b      	ldrb	r3, [r3, #0]
 801ec06:	3b58      	subs	r3, #88	@ 0x58
 801ec08:	2b20      	cmp	r3, #32
 801ec0a:	f200 8094 	bhi.w	801ed36 <tiny_vsnprintf_like+0x1c2>
 801ec0e:	a201      	add	r2, pc, #4	@ (adr r2, 801ec14 <tiny_vsnprintf_like+0xa0>)
 801ec10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ec14:	0801ed1f 	.word	0x0801ed1f
 801ec18:	0801ed37 	.word	0x0801ed37
 801ec1c:	0801ed37 	.word	0x0801ed37
 801ec20:	0801ed37 	.word	0x0801ed37
 801ec24:	0801ed37 	.word	0x0801ed37
 801ec28:	0801ed37 	.word	0x0801ed37
 801ec2c:	0801ed37 	.word	0x0801ed37
 801ec30:	0801ed37 	.word	0x0801ed37
 801ec34:	0801ed37 	.word	0x0801ed37
 801ec38:	0801ed37 	.word	0x0801ed37
 801ec3c:	0801ed37 	.word	0x0801ed37
 801ec40:	0801eca3 	.word	0x0801eca3
 801ec44:	0801ed2d 	.word	0x0801ed2d
 801ec48:	0801ed37 	.word	0x0801ed37
 801ec4c:	0801ed37 	.word	0x0801ed37
 801ec50:	0801ed37 	.word	0x0801ed37
 801ec54:	0801ed37 	.word	0x0801ed37
 801ec58:	0801ed2d 	.word	0x0801ed2d
 801ec5c:	0801ed37 	.word	0x0801ed37
 801ec60:	0801ed37 	.word	0x0801ed37
 801ec64:	0801ed37 	.word	0x0801ed37
 801ec68:	0801ed37 	.word	0x0801ed37
 801ec6c:	0801ed37 	.word	0x0801ed37
 801ec70:	0801ed37 	.word	0x0801ed37
 801ec74:	0801ed37 	.word	0x0801ed37
 801ec78:	0801ed37 	.word	0x0801ed37
 801ec7c:	0801ed37 	.word	0x0801ed37
 801ec80:	0801ecc3 	.word	0x0801ecc3
 801ec84:	0801ed37 	.word	0x0801ed37
 801ec88:	0801ed83 	.word	0x0801ed83
 801ec8c:	0801ed37 	.word	0x0801ed37
 801ec90:	0801ed37 	.word	0x0801ed37
 801ec94:	0801ed27 	.word	0x0801ed27
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801ec98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ec9a:	1c5a      	adds	r2, r3, #1
 801ec9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ec9e:	2220      	movs	r2, #32
 801eca0:	701a      	strb	r2, [r3, #0]
 801eca2:	69fb      	ldr	r3, [r7, #28]
 801eca4:	3b01      	subs	r3, #1
 801eca6:	61fb      	str	r3, [r7, #28]
 801eca8:	69fb      	ldr	r3, [r7, #28]
 801ecaa:	2b00      	cmp	r3, #0
 801ecac:	dcf4      	bgt.n	801ec98 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801ecae:	683b      	ldr	r3, [r7, #0]
 801ecb0:	1d1a      	adds	r2, r3, #4
 801ecb2:	603a      	str	r2, [r7, #0]
 801ecb4:	6819      	ldr	r1, [r3, #0]
 801ecb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ecb8:	1c5a      	adds	r2, r3, #1
 801ecba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ecbc:	b2ca      	uxtb	r2, r1
 801ecbe:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801ecc0:	e08d      	b.n	801edde <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801ecc2:	683b      	ldr	r3, [r7, #0]
 801ecc4:	1d1a      	adds	r2, r3, #4
 801ecc6:	603a      	str	r2, [r7, #0]
 801ecc8:	681b      	ldr	r3, [r3, #0]
 801ecca:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801eccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ecce:	2b00      	cmp	r3, #0
 801ecd0:	d101      	bne.n	801ecd6 <tiny_vsnprintf_like+0x162>
 801ecd2:	4b50      	ldr	r3, [pc, #320]	@ (801ee14 <tiny_vsnprintf_like+0x2a0>)
 801ecd4:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801ecd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ecd8:	f7e1 fa52 	bl	8000180 <strlen>
 801ecdc:	4603      	mov	r3, r0
 801ecde:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801ece0:	e004      	b.n	801ecec <tiny_vsnprintf_like+0x178>
 801ece2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ece4:	1c5a      	adds	r2, r3, #1
 801ece6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ece8:	2220      	movs	r2, #32
 801ecea:	701a      	strb	r2, [r3, #0]
 801ecec:	69fb      	ldr	r3, [r7, #28]
 801ecee:	1e5a      	subs	r2, r3, #1
 801ecf0:	61fa      	str	r2, [r7, #28]
 801ecf2:	693a      	ldr	r2, [r7, #16]
 801ecf4:	429a      	cmp	r2, r3
 801ecf6:	dbf4      	blt.n	801ece2 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801ecf8:	2300      	movs	r3, #0
 801ecfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ecfc:	e00a      	b.n	801ed14 <tiny_vsnprintf_like+0x1a0>
 801ecfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ed00:	1c53      	adds	r3, r2, #1
 801ed02:	627b      	str	r3, [r7, #36]	@ 0x24
 801ed04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ed06:	1c59      	adds	r1, r3, #1
 801ed08:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ed0a:	7812      	ldrb	r2, [r2, #0]
 801ed0c:	701a      	strb	r2, [r3, #0]
 801ed0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ed10:	3301      	adds	r3, #1
 801ed12:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ed14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ed16:	693b      	ldr	r3, [r7, #16]
 801ed18:	429a      	cmp	r2, r3
 801ed1a:	dbf0      	blt.n	801ecfe <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801ed1c:	e05f      	b.n	801edde <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801ed1e:	6a3b      	ldr	r3, [r7, #32]
 801ed20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ed24:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801ed26:	2310      	movs	r3, #16
 801ed28:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801ed2a:	e02b      	b.n	801ed84 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801ed2c:	6a3b      	ldr	r3, [r7, #32]
 801ed2e:	f043 0302 	orr.w	r3, r3, #2
 801ed32:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801ed34:	e025      	b.n	801ed82 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801ed36:	687b      	ldr	r3, [r7, #4]
 801ed38:	781b      	ldrb	r3, [r3, #0]
 801ed3a:	2b25      	cmp	r3, #37	@ 0x25
 801ed3c:	d004      	beq.n	801ed48 <tiny_vsnprintf_like+0x1d4>
 801ed3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ed40:	1c5a      	adds	r2, r3, #1
 801ed42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ed44:	2225      	movs	r2, #37	@ 0x25
 801ed46:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801ed48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ed4a:	68fb      	ldr	r3, [r7, #12]
 801ed4c:	1ad2      	subs	r2, r2, r3
 801ed4e:	68bb      	ldr	r3, [r7, #8]
 801ed50:	3b01      	subs	r3, #1
 801ed52:	429a      	cmp	r2, r3
 801ed54:	da16      	bge.n	801ed84 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801ed56:	687b      	ldr	r3, [r7, #4]
 801ed58:	781b      	ldrb	r3, [r3, #0]
 801ed5a:	2b00      	cmp	r3, #0
 801ed5c:	d006      	beq.n	801ed6c <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801ed5e:	687a      	ldr	r2, [r7, #4]
 801ed60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ed62:	1c59      	adds	r1, r3, #1
 801ed64:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ed66:	7812      	ldrb	r2, [r2, #0]
 801ed68:	701a      	strb	r2, [r3, #0]
 801ed6a:	e002      	b.n	801ed72 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801ed6c:	687b      	ldr	r3, [r7, #4]
 801ed6e:	3b01      	subs	r3, #1
 801ed70:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801ed72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ed74:	68fb      	ldr	r3, [r7, #12]
 801ed76:	1ad2      	subs	r2, r2, r3
 801ed78:	68bb      	ldr	r3, [r7, #8]
 801ed7a:	3b01      	subs	r3, #1
 801ed7c:	429a      	cmp	r2, r3
 801ed7e:	db2d      	blt.n	801eddc <tiny_vsnprintf_like+0x268>
 801ed80:	e000      	b.n	801ed84 <tiny_vsnprintf_like+0x210>
        break;
 801ed82:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801ed84:	697b      	ldr	r3, [r7, #20]
 801ed86:	2b6c      	cmp	r3, #108	@ 0x6c
 801ed88:	d105      	bne.n	801ed96 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801ed8a:	683b      	ldr	r3, [r7, #0]
 801ed8c:	1d1a      	adds	r2, r3, #4
 801ed8e:	603a      	str	r2, [r7, #0]
 801ed90:	681b      	ldr	r3, [r3, #0]
 801ed92:	637b      	str	r3, [r7, #52]	@ 0x34
 801ed94:	e00f      	b.n	801edb6 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801ed96:	6a3b      	ldr	r3, [r7, #32]
 801ed98:	f003 0302 	and.w	r3, r3, #2
 801ed9c:	2b00      	cmp	r3, #0
 801ed9e:	d005      	beq.n	801edac <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801eda0:	683b      	ldr	r3, [r7, #0]
 801eda2:	1d1a      	adds	r2, r3, #4
 801eda4:	603a      	str	r2, [r7, #0]
 801eda6:	681b      	ldr	r3, [r3, #0]
 801eda8:	637b      	str	r3, [r7, #52]	@ 0x34
 801edaa:	e004      	b.n	801edb6 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801edac:	683b      	ldr	r3, [r7, #0]
 801edae:	1d1a      	adds	r2, r3, #4
 801edb0:	603a      	str	r2, [r7, #0]
 801edb2:	681b      	ldr	r3, [r3, #0]
 801edb4:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801edb6:	68bb      	ldr	r3, [r7, #8]
 801edb8:	1e5a      	subs	r2, r3, #1
 801edba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801edbc:	68fb      	ldr	r3, [r7, #12]
 801edbe:	1acb      	subs	r3, r1, r3
 801edc0:	1ad1      	subs	r1, r2, r3
 801edc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801edc4:	6a3b      	ldr	r3, [r7, #32]
 801edc6:	9302      	str	r3, [sp, #8]
 801edc8:	69bb      	ldr	r3, [r7, #24]
 801edca:	9301      	str	r3, [sp, #4]
 801edcc:	69fb      	ldr	r3, [r7, #28]
 801edce:	9300      	str	r3, [sp, #0]
 801edd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801edd2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801edd4:	f7ff fde0 	bl	801e998 <ee_number>
 801edd8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801edda:	e000      	b.n	801edde <tiny_vsnprintf_like+0x26a>
        continue;
 801eddc:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801edde:	687b      	ldr	r3, [r7, #4]
 801ede0:	3301      	adds	r3, #1
 801ede2:	607b      	str	r3, [r7, #4]
 801ede4:	687b      	ldr	r3, [r7, #4]
 801ede6:	781b      	ldrb	r3, [r3, #0]
 801ede8:	2b00      	cmp	r3, #0
 801edea:	f47f aed2 	bne.w	801eb92 <tiny_vsnprintf_like+0x1e>
 801edee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801edf0:	68fb      	ldr	r3, [r7, #12]
 801edf2:	1ad2      	subs	r2, r2, r3
 801edf4:	68bb      	ldr	r3, [r7, #8]
 801edf6:	3b01      	subs	r3, #1
 801edf8:	429a      	cmp	r2, r3
 801edfa:	f6bf aeca 	bge.w	801eb92 <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801edfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ee00:	2200      	movs	r2, #0
 801ee02:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801ee04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ee06:	68fb      	ldr	r3, [r7, #12]
 801ee08:	1ad3      	subs	r3, r2, r3
}
 801ee0a:	4618      	mov	r0, r3
 801ee0c:	3738      	adds	r7, #56	@ 0x38
 801ee0e:	46bd      	mov	sp, r7
 801ee10:	bd80      	pop	{r7, pc}
 801ee12:	bf00      	nop
 801ee14:	08023570 	.word	0x08023570

0801ee18 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801ee18:	b580      	push	{r7, lr}
 801ee1a:	b090      	sub	sp, #64	@ 0x40
 801ee1c:	af00      	add	r7, sp, #0
 801ee1e:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801ee20:	4b73      	ldr	r3, [pc, #460]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801ee22:	681b      	ldr	r3, [r3, #0]
 801ee24:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801ee26:	4b72      	ldr	r3, [pc, #456]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801ee28:	681a      	ldr	r2, [r3, #0]
 801ee2a:	687b      	ldr	r3, [r7, #4]
 801ee2c:	4013      	ands	r3, r2
 801ee2e:	4a70      	ldr	r2, [pc, #448]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801ee30:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801ee32:	4b70      	ldr	r3, [pc, #448]	@ (801eff4 <UTIL_SEQ_Run+0x1dc>)
 801ee34:	681b      	ldr	r3, [r3, #0]
 801ee36:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801ee38:	4b6f      	ldr	r3, [pc, #444]	@ (801eff8 <UTIL_SEQ_Run+0x1e0>)
 801ee3a:	681b      	ldr	r3, [r3, #0]
 801ee3c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801ee3e:	4b6f      	ldr	r3, [pc, #444]	@ (801effc <UTIL_SEQ_Run+0x1e4>)
 801ee40:	681b      	ldr	r3, [r3, #0]
 801ee42:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801ee44:	4b6e      	ldr	r3, [pc, #440]	@ (801f000 <UTIL_SEQ_Run+0x1e8>)
 801ee46:	681b      	ldr	r3, [r3, #0]
 801ee48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801ee4a:	e08d      	b.n	801ef68 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801ee4c:	2300      	movs	r3, #0
 801ee4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801ee50:	e002      	b.n	801ee58 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801ee52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee54:	3301      	adds	r3, #1
 801ee56:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801ee58:	4a6a      	ldr	r2, [pc, #424]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801ee5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee5c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ee60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee62:	401a      	ands	r2, r3
 801ee64:	4b62      	ldr	r3, [pc, #392]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801ee66:	681b      	ldr	r3, [r3, #0]
 801ee68:	4013      	ands	r3, r2
 801ee6a:	2b00      	cmp	r3, #0
 801ee6c:	d0f1      	beq.n	801ee52 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801ee6e:	4a65      	ldr	r2, [pc, #404]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801ee70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee72:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801ee76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee78:	401a      	ands	r2, r3
 801ee7a:	4b5d      	ldr	r3, [pc, #372]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801ee7c:	681b      	ldr	r3, [r3, #0]
 801ee7e:	4013      	ands	r3, r2
 801ee80:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801ee82:	4a60      	ldr	r2, [pc, #384]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801ee84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee86:	00db      	lsls	r3, r3, #3
 801ee88:	4413      	add	r3, r2
 801ee8a:	685a      	ldr	r2, [r3, #4]
 801ee8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ee8e:	4013      	ands	r3, r2
 801ee90:	2b00      	cmp	r3, #0
 801ee92:	d106      	bne.n	801eea2 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801ee94:	4a5b      	ldr	r2, [pc, #364]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801ee96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ee98:	00db      	lsls	r3, r3, #3
 801ee9a:	4413      	add	r3, r2
 801ee9c:	f04f 32ff 	mov.w	r2, #4294967295
 801eea0:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801eea2:	4a58      	ldr	r2, [pc, #352]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801eea4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801eea6:	00db      	lsls	r3, r3, #3
 801eea8:	4413      	add	r3, r2
 801eeaa:	685a      	ldr	r2, [r3, #4]
 801eeac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801eeae:	4013      	ands	r3, r2
 801eeb0:	4618      	mov	r0, r3
 801eeb2:	f000 f907 	bl	801f0c4 <SEQ_BitPosition>
 801eeb6:	4603      	mov	r3, r0
 801eeb8:	461a      	mov	r2, r3
 801eeba:	4b53      	ldr	r3, [pc, #332]	@ (801f008 <UTIL_SEQ_Run+0x1f0>)
 801eebc:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801eebe:	4a51      	ldr	r2, [pc, #324]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801eec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801eec2:	00db      	lsls	r3, r3, #3
 801eec4:	4413      	add	r3, r2
 801eec6:	685a      	ldr	r2, [r3, #4]
 801eec8:	4b4f      	ldr	r3, [pc, #316]	@ (801f008 <UTIL_SEQ_Run+0x1f0>)
 801eeca:	681b      	ldr	r3, [r3, #0]
 801eecc:	2101      	movs	r1, #1
 801eece:	fa01 f303 	lsl.w	r3, r1, r3
 801eed2:	43db      	mvns	r3, r3
 801eed4:	401a      	ands	r2, r3
 801eed6:	494b      	ldr	r1, [pc, #300]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801eed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801eeda:	00db      	lsls	r3, r3, #3
 801eedc:	440b      	add	r3, r1
 801eede:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801eee0:	f3ef 8310 	mrs	r3, PRIMASK
 801eee4:	61bb      	str	r3, [r7, #24]
  return(result);
 801eee6:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801eee8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801eeea:	b672      	cpsid	i
}
 801eeec:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801eeee:	4b46      	ldr	r3, [pc, #280]	@ (801f008 <UTIL_SEQ_Run+0x1f0>)
 801eef0:	681b      	ldr	r3, [r3, #0]
 801eef2:	2201      	movs	r2, #1
 801eef4:	fa02 f303 	lsl.w	r3, r2, r3
 801eef8:	43da      	mvns	r2, r3
 801eefa:	4b3e      	ldr	r3, [pc, #248]	@ (801eff4 <UTIL_SEQ_Run+0x1dc>)
 801eefc:	681b      	ldr	r3, [r3, #0]
 801eefe:	4013      	ands	r3, r2
 801ef00:	4a3c      	ldr	r2, [pc, #240]	@ (801eff4 <UTIL_SEQ_Run+0x1dc>)
 801ef02:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ef04:	2301      	movs	r3, #1
 801ef06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ef08:	e013      	b.n	801ef32 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801ef0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ef0c:	3b01      	subs	r3, #1
 801ef0e:	4a3d      	ldr	r2, [pc, #244]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801ef10:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801ef14:	4b3c      	ldr	r3, [pc, #240]	@ (801f008 <UTIL_SEQ_Run+0x1f0>)
 801ef16:	681b      	ldr	r3, [r3, #0]
 801ef18:	2201      	movs	r2, #1
 801ef1a:	fa02 f303 	lsl.w	r3, r2, r3
 801ef1e:	43da      	mvns	r2, r3
 801ef20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ef22:	3b01      	subs	r3, #1
 801ef24:	400a      	ands	r2, r1
 801ef26:	4937      	ldr	r1, [pc, #220]	@ (801f004 <UTIL_SEQ_Run+0x1ec>)
 801ef28:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ef2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ef2e:	3b01      	subs	r3, #1
 801ef30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ef32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ef34:	2b00      	cmp	r3, #0
 801ef36:	d1e8      	bne.n	801ef0a <UTIL_SEQ_Run+0xf2>
 801ef38:	6a3b      	ldr	r3, [r7, #32]
 801ef3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef3c:	697b      	ldr	r3, [r7, #20]
 801ef3e:	f383 8810 	msr	PRIMASK, r3
}
 801ef42:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801ef44:	4b30      	ldr	r3, [pc, #192]	@ (801f008 <UTIL_SEQ_Run+0x1f0>)
 801ef46:	681b      	ldr	r3, [r3, #0]
 801ef48:	4a30      	ldr	r2, [pc, #192]	@ (801f00c <UTIL_SEQ_Run+0x1f4>)
 801ef4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ef4e:	4798      	blx	r3

    local_taskset = TaskSet;
 801ef50:	4b28      	ldr	r3, [pc, #160]	@ (801eff4 <UTIL_SEQ_Run+0x1dc>)
 801ef52:	681b      	ldr	r3, [r3, #0]
 801ef54:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801ef56:	4b28      	ldr	r3, [pc, #160]	@ (801eff8 <UTIL_SEQ_Run+0x1e0>)
 801ef58:	681b      	ldr	r3, [r3, #0]
 801ef5a:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801ef5c:	4b27      	ldr	r3, [pc, #156]	@ (801effc <UTIL_SEQ_Run+0x1e4>)
 801ef5e:	681b      	ldr	r3, [r3, #0]
 801ef60:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801ef62:	4b27      	ldr	r3, [pc, #156]	@ (801f000 <UTIL_SEQ_Run+0x1e8>)
 801ef64:	681b      	ldr	r3, [r3, #0]
 801ef66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801ef68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ef6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef6c:	401a      	ands	r2, r3
 801ef6e:	4b20      	ldr	r3, [pc, #128]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801ef70:	681b      	ldr	r3, [r3, #0]
 801ef72:	4013      	ands	r3, r2
 801ef74:	2b00      	cmp	r3, #0
 801ef76:	d005      	beq.n	801ef84 <UTIL_SEQ_Run+0x16c>
 801ef78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ef7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ef7c:	4013      	ands	r3, r2
 801ef7e:	2b00      	cmp	r3, #0
 801ef80:	f43f af64 	beq.w	801ee4c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801ef84:	4b20      	ldr	r3, [pc, #128]	@ (801f008 <UTIL_SEQ_Run+0x1f0>)
 801ef86:	f04f 32ff 	mov.w	r2, #4294967295
 801ef8a:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801ef8c:	f000 f88e 	bl	801f0ac <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef90:	f3ef 8310 	mrs	r3, PRIMASK
 801ef94:	613b      	str	r3, [r7, #16]
  return(result);
 801ef96:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801ef98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef9a:	b672      	cpsid	i
}
 801ef9c:	bf00      	nop
  local_taskset = TaskSet;
 801ef9e:	4b15      	ldr	r3, [pc, #84]	@ (801eff4 <UTIL_SEQ_Run+0x1dc>)
 801efa0:	681b      	ldr	r3, [r3, #0]
 801efa2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801efa4:	4b14      	ldr	r3, [pc, #80]	@ (801eff8 <UTIL_SEQ_Run+0x1e0>)
 801efa6:	681b      	ldr	r3, [r3, #0]
 801efa8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801efaa:	4b14      	ldr	r3, [pc, #80]	@ (801effc <UTIL_SEQ_Run+0x1e4>)
 801efac:	681b      	ldr	r3, [r3, #0]
 801efae:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801efb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801efb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801efb4:	401a      	ands	r2, r3
 801efb6:	4b0e      	ldr	r3, [pc, #56]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801efb8:	681b      	ldr	r3, [r3, #0]
 801efba:	4013      	ands	r3, r2
 801efbc:	2b00      	cmp	r3, #0
 801efbe:	d107      	bne.n	801efd0 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801efc0:	4b0f      	ldr	r3, [pc, #60]	@ (801f000 <UTIL_SEQ_Run+0x1e8>)
 801efc2:	681a      	ldr	r2, [r3, #0]
 801efc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801efc6:	4013      	ands	r3, r2
 801efc8:	2b00      	cmp	r3, #0
 801efca:	d101      	bne.n	801efd0 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801efcc:	f7e3 f992 	bl	80022f4 <UTIL_SEQ_Idle>
 801efd0:	69fb      	ldr	r3, [r7, #28]
 801efd2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801efd4:	68fb      	ldr	r3, [r7, #12]
 801efd6:	f383 8810 	msr	PRIMASK, r3
}
 801efda:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801efdc:	f000 f86c 	bl	801f0b8 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801efe0:	4a03      	ldr	r2, [pc, #12]	@ (801eff0 <UTIL_SEQ_Run+0x1d8>)
 801efe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801efe4:	6013      	str	r3, [r2, #0]

  return;
 801efe6:	bf00      	nop
}
 801efe8:	3740      	adds	r7, #64	@ 0x40
 801efea:	46bd      	mov	sp, r7
 801efec:	bd80      	pop	{r7, pc}
 801efee:	bf00      	nop
 801eff0:	20000168 	.word	0x20000168
 801eff4:	200022b0 	.word	0x200022b0
 801eff8:	200022b4 	.word	0x200022b4
 801effc:	20000164 	.word	0x20000164
 801f000:	200022b8 	.word	0x200022b8
 801f004:	200022d0 	.word	0x200022d0
 801f008:	200022bc 	.word	0x200022bc
 801f00c:	200022c0 	.word	0x200022c0

0801f010 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801f010:	b580      	push	{r7, lr}
 801f012:	b088      	sub	sp, #32
 801f014:	af00      	add	r7, sp, #0
 801f016:	60f8      	str	r0, [r7, #12]
 801f018:	60b9      	str	r1, [r7, #8]
 801f01a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f01c:	f3ef 8310 	mrs	r3, PRIMASK
 801f020:	617b      	str	r3, [r7, #20]
  return(result);
 801f022:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801f024:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f026:	b672      	cpsid	i
}
 801f028:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801f02a:	68f8      	ldr	r0, [r7, #12]
 801f02c:	f000 f84a 	bl	801f0c4 <SEQ_BitPosition>
 801f030:	4603      	mov	r3, r0
 801f032:	4619      	mov	r1, r3
 801f034:	4a06      	ldr	r2, [pc, #24]	@ (801f050 <UTIL_SEQ_RegTask+0x40>)
 801f036:	687b      	ldr	r3, [r7, #4]
 801f038:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801f03c:	69fb      	ldr	r3, [r7, #28]
 801f03e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f040:	69bb      	ldr	r3, [r7, #24]
 801f042:	f383 8810 	msr	PRIMASK, r3
}
 801f046:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801f048:	bf00      	nop
}
 801f04a:	3720      	adds	r7, #32
 801f04c:	46bd      	mov	sp, r7
 801f04e:	bd80      	pop	{r7, pc}
 801f050:	200022c0 	.word	0x200022c0

0801f054 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801f054:	b480      	push	{r7}
 801f056:	b087      	sub	sp, #28
 801f058:	af00      	add	r7, sp, #0
 801f05a:	6078      	str	r0, [r7, #4]
 801f05c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f05e:	f3ef 8310 	mrs	r3, PRIMASK
 801f062:	60fb      	str	r3, [r7, #12]
  return(result);
 801f064:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f066:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f068:	b672      	cpsid	i
}
 801f06a:	bf00      	nop

  TaskSet |= TaskId_bm;
 801f06c:	4b0d      	ldr	r3, [pc, #52]	@ (801f0a4 <UTIL_SEQ_SetTask+0x50>)
 801f06e:	681a      	ldr	r2, [r3, #0]
 801f070:	687b      	ldr	r3, [r7, #4]
 801f072:	4313      	orrs	r3, r2
 801f074:	4a0b      	ldr	r2, [pc, #44]	@ (801f0a4 <UTIL_SEQ_SetTask+0x50>)
 801f076:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801f078:	4a0b      	ldr	r2, [pc, #44]	@ (801f0a8 <UTIL_SEQ_SetTask+0x54>)
 801f07a:	683b      	ldr	r3, [r7, #0]
 801f07c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f080:	687b      	ldr	r3, [r7, #4]
 801f082:	431a      	orrs	r2, r3
 801f084:	4908      	ldr	r1, [pc, #32]	@ (801f0a8 <UTIL_SEQ_SetTask+0x54>)
 801f086:	683b      	ldr	r3, [r7, #0]
 801f088:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801f08c:	697b      	ldr	r3, [r7, #20]
 801f08e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f090:	693b      	ldr	r3, [r7, #16]
 801f092:	f383 8810 	msr	PRIMASK, r3
}
 801f096:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801f098:	bf00      	nop
}
 801f09a:	371c      	adds	r7, #28
 801f09c:	46bd      	mov	sp, r7
 801f09e:	bc80      	pop	{r7}
 801f0a0:	4770      	bx	lr
 801f0a2:	bf00      	nop
 801f0a4:	200022b0 	.word	0x200022b0
 801f0a8:	200022d0 	.word	0x200022d0

0801f0ac <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801f0ac:	b480      	push	{r7}
 801f0ae:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f0b0:	bf00      	nop
}
 801f0b2:	46bd      	mov	sp, r7
 801f0b4:	bc80      	pop	{r7}
 801f0b6:	4770      	bx	lr

0801f0b8 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801f0b8:	b480      	push	{r7}
 801f0ba:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801f0bc:	bf00      	nop
}
 801f0be:	46bd      	mov	sp, r7
 801f0c0:	bc80      	pop	{r7}
 801f0c2:	4770      	bx	lr

0801f0c4 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801f0c4:	b480      	push	{r7}
 801f0c6:	b085      	sub	sp, #20
 801f0c8:	af00      	add	r7, sp, #0
 801f0ca:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801f0cc:	2300      	movs	r3, #0
 801f0ce:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801f0d0:	687b      	ldr	r3, [r7, #4]
 801f0d2:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801f0d4:	68bb      	ldr	r3, [r7, #8]
 801f0d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801f0da:	d204      	bcs.n	801f0e6 <SEQ_BitPosition+0x22>
 801f0dc:	2310      	movs	r3, #16
 801f0de:	73fb      	strb	r3, [r7, #15]
 801f0e0:	68bb      	ldr	r3, [r7, #8]
 801f0e2:	041b      	lsls	r3, r3, #16
 801f0e4:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801f0e6:	68bb      	ldr	r3, [r7, #8]
 801f0e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f0ec:	d205      	bcs.n	801f0fa <SEQ_BitPosition+0x36>
 801f0ee:	7bfb      	ldrb	r3, [r7, #15]
 801f0f0:	3308      	adds	r3, #8
 801f0f2:	73fb      	strb	r3, [r7, #15]
 801f0f4:	68bb      	ldr	r3, [r7, #8]
 801f0f6:	021b      	lsls	r3, r3, #8
 801f0f8:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801f0fa:	68bb      	ldr	r3, [r7, #8]
 801f0fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f100:	d205      	bcs.n	801f10e <SEQ_BitPosition+0x4a>
 801f102:	7bfb      	ldrb	r3, [r7, #15]
 801f104:	3304      	adds	r3, #4
 801f106:	73fb      	strb	r3, [r7, #15]
 801f108:	68bb      	ldr	r3, [r7, #8]
 801f10a:	011b      	lsls	r3, r3, #4
 801f10c:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801f10e:	68bb      	ldr	r3, [r7, #8]
 801f110:	0f1b      	lsrs	r3, r3, #28
 801f112:	4a07      	ldr	r2, [pc, #28]	@ (801f130 <SEQ_BitPosition+0x6c>)
 801f114:	5cd2      	ldrb	r2, [r2, r3]
 801f116:	7bfb      	ldrb	r3, [r7, #15]
 801f118:	4413      	add	r3, r2
 801f11a:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801f11c:	7bfb      	ldrb	r3, [r7, #15]
 801f11e:	f1c3 031f 	rsb	r3, r3, #31
 801f122:	b2db      	uxtb	r3, r3
}
 801f124:	4618      	mov	r0, r3
 801f126:	3714      	adds	r7, #20
 801f128:	46bd      	mov	sp, r7
 801f12a:	bc80      	pop	{r7}
 801f12c:	4770      	bx	lr
 801f12e:	bf00      	nop
 801f130:	08023cf4 	.word	0x08023cf4

0801f134 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801f134:	b580      	push	{r7, lr}
 801f136:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801f138:	4b04      	ldr	r3, [pc, #16]	@ (801f14c <UTIL_TIMER_Init+0x18>)
 801f13a:	2200      	movs	r2, #0
 801f13c:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801f13e:	4b04      	ldr	r3, [pc, #16]	@ (801f150 <UTIL_TIMER_Init+0x1c>)
 801f140:	681b      	ldr	r3, [r3, #0]
 801f142:	4798      	blx	r3
 801f144:	4603      	mov	r3, r0
}
 801f146:	4618      	mov	r0, r3
 801f148:	bd80      	pop	{r7, pc}
 801f14a:	bf00      	nop
 801f14c:	200022d8 	.word	0x200022d8
 801f150:	08023630 	.word	0x08023630

0801f154 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801f154:	b580      	push	{r7, lr}
 801f156:	b084      	sub	sp, #16
 801f158:	af00      	add	r7, sp, #0
 801f15a:	60f8      	str	r0, [r7, #12]
 801f15c:	60b9      	str	r1, [r7, #8]
 801f15e:	603b      	str	r3, [r7, #0]
 801f160:	4613      	mov	r3, r2
 801f162:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801f164:	68fb      	ldr	r3, [r7, #12]
 801f166:	2b00      	cmp	r3, #0
 801f168:	d023      	beq.n	801f1b2 <UTIL_TIMER_Create+0x5e>
 801f16a:	683b      	ldr	r3, [r7, #0]
 801f16c:	2b00      	cmp	r3, #0
 801f16e:	d020      	beq.n	801f1b2 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801f170:	68fb      	ldr	r3, [r7, #12]
 801f172:	2200      	movs	r2, #0
 801f174:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801f176:	4b11      	ldr	r3, [pc, #68]	@ (801f1bc <UTIL_TIMER_Create+0x68>)
 801f178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f17a:	68b8      	ldr	r0, [r7, #8]
 801f17c:	4798      	blx	r3
 801f17e:	4602      	mov	r2, r0
 801f180:	68fb      	ldr	r3, [r7, #12]
 801f182:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801f184:	68fb      	ldr	r3, [r7, #12]
 801f186:	2200      	movs	r2, #0
 801f188:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801f18a:	68fb      	ldr	r3, [r7, #12]
 801f18c:	2200      	movs	r2, #0
 801f18e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f190:	68fb      	ldr	r3, [r7, #12]
 801f192:	2200      	movs	r2, #0
 801f194:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801f196:	68fb      	ldr	r3, [r7, #12]
 801f198:	683a      	ldr	r2, [r7, #0]
 801f19a:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801f19c:	68fb      	ldr	r3, [r7, #12]
 801f19e:	69ba      	ldr	r2, [r7, #24]
 801f1a0:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801f1a2:	68fb      	ldr	r3, [r7, #12]
 801f1a4:	79fa      	ldrb	r2, [r7, #7]
 801f1a6:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801f1a8:	68fb      	ldr	r3, [r7, #12]
 801f1aa:	2200      	movs	r2, #0
 801f1ac:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801f1ae:	2300      	movs	r3, #0
 801f1b0:	e000      	b.n	801f1b4 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801f1b2:	2301      	movs	r3, #1
  }
}
 801f1b4:	4618      	mov	r0, r3
 801f1b6:	3710      	adds	r7, #16
 801f1b8:	46bd      	mov	sp, r7
 801f1ba:	bd80      	pop	{r7, pc}
 801f1bc:	08023630 	.word	0x08023630

0801f1c0 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801f1c0:	b580      	push	{r7, lr}
 801f1c2:	b08a      	sub	sp, #40	@ 0x28
 801f1c4:	af00      	add	r7, sp, #0
 801f1c6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f1c8:	2300      	movs	r3, #0
 801f1ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801f1ce:	687b      	ldr	r3, [r7, #4]
 801f1d0:	2b00      	cmp	r3, #0
 801f1d2:	d056      	beq.n	801f282 <UTIL_TIMER_Start+0xc2>
 801f1d4:	6878      	ldr	r0, [r7, #4]
 801f1d6:	f000 f9a9 	bl	801f52c <TimerExists>
 801f1da:	4603      	mov	r3, r0
 801f1dc:	f083 0301 	eor.w	r3, r3, #1
 801f1e0:	b2db      	uxtb	r3, r3
 801f1e2:	2b00      	cmp	r3, #0
 801f1e4:	d04d      	beq.n	801f282 <UTIL_TIMER_Start+0xc2>
 801f1e6:	687b      	ldr	r3, [r7, #4]
 801f1e8:	7a5b      	ldrb	r3, [r3, #9]
 801f1ea:	2b00      	cmp	r3, #0
 801f1ec:	d149      	bne.n	801f282 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f1ee:	f3ef 8310 	mrs	r3, PRIMASK
 801f1f2:	613b      	str	r3, [r7, #16]
  return(result);
 801f1f4:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f1f6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f1f8:	b672      	cpsid	i
}
 801f1fa:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801f1fc:	687b      	ldr	r3, [r7, #4]
 801f1fe:	685b      	ldr	r3, [r3, #4]
 801f200:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801f202:	4b24      	ldr	r3, [pc, #144]	@ (801f294 <UTIL_TIMER_Start+0xd4>)
 801f204:	6a1b      	ldr	r3, [r3, #32]
 801f206:	4798      	blx	r3
 801f208:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801f20a:	6a3a      	ldr	r2, [r7, #32]
 801f20c:	69bb      	ldr	r3, [r7, #24]
 801f20e:	429a      	cmp	r2, r3
 801f210:	d201      	bcs.n	801f216 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801f212:	69bb      	ldr	r3, [r7, #24]
 801f214:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801f216:	687b      	ldr	r3, [r7, #4]
 801f218:	6a3a      	ldr	r2, [r7, #32]
 801f21a:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801f21c:	687b      	ldr	r3, [r7, #4]
 801f21e:	2200      	movs	r2, #0
 801f220:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801f222:	687b      	ldr	r3, [r7, #4]
 801f224:	2201      	movs	r2, #1
 801f226:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801f228:	687b      	ldr	r3, [r7, #4]
 801f22a:	2200      	movs	r2, #0
 801f22c:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801f22e:	4b1a      	ldr	r3, [pc, #104]	@ (801f298 <UTIL_TIMER_Start+0xd8>)
 801f230:	681b      	ldr	r3, [r3, #0]
 801f232:	2b00      	cmp	r3, #0
 801f234:	d106      	bne.n	801f244 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801f236:	4b17      	ldr	r3, [pc, #92]	@ (801f294 <UTIL_TIMER_Start+0xd4>)
 801f238:	691b      	ldr	r3, [r3, #16]
 801f23a:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801f23c:	6878      	ldr	r0, [r7, #4]
 801f23e:	f000 f9eb 	bl	801f618 <TimerInsertNewHeadTimer>
 801f242:	e017      	b.n	801f274 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801f244:	4b13      	ldr	r3, [pc, #76]	@ (801f294 <UTIL_TIMER_Start+0xd4>)
 801f246:	699b      	ldr	r3, [r3, #24]
 801f248:	4798      	blx	r3
 801f24a:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801f24c:	687b      	ldr	r3, [r7, #4]
 801f24e:	681a      	ldr	r2, [r3, #0]
 801f250:	697b      	ldr	r3, [r7, #20]
 801f252:	441a      	add	r2, r3
 801f254:	687b      	ldr	r3, [r7, #4]
 801f256:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801f258:	687b      	ldr	r3, [r7, #4]
 801f25a:	681a      	ldr	r2, [r3, #0]
 801f25c:	4b0e      	ldr	r3, [pc, #56]	@ (801f298 <UTIL_TIMER_Start+0xd8>)
 801f25e:	681b      	ldr	r3, [r3, #0]
 801f260:	681b      	ldr	r3, [r3, #0]
 801f262:	429a      	cmp	r2, r3
 801f264:	d203      	bcs.n	801f26e <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801f266:	6878      	ldr	r0, [r7, #4]
 801f268:	f000 f9d6 	bl	801f618 <TimerInsertNewHeadTimer>
 801f26c:	e002      	b.n	801f274 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801f26e:	6878      	ldr	r0, [r7, #4]
 801f270:	f000 f9a2 	bl	801f5b8 <TimerInsertTimer>
 801f274:	69fb      	ldr	r3, [r7, #28]
 801f276:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f278:	68fb      	ldr	r3, [r7, #12]
 801f27a:	f383 8810 	msr	PRIMASK, r3
}
 801f27e:	bf00      	nop
  {
 801f280:	e002      	b.n	801f288 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801f282:	2301      	movs	r3, #1
 801f284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801f288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801f28c:	4618      	mov	r0, r3
 801f28e:	3728      	adds	r7, #40	@ 0x28
 801f290:	46bd      	mov	sp, r7
 801f292:	bd80      	pop	{r7, pc}
 801f294:	08023630 	.word	0x08023630
 801f298:	200022d8 	.word	0x200022d8

0801f29c <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801f29c:	b580      	push	{r7, lr}
 801f29e:	b088      	sub	sp, #32
 801f2a0:	af00      	add	r7, sp, #0
 801f2a2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f2a4:	2300      	movs	r3, #0
 801f2a6:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801f2a8:	687b      	ldr	r3, [r7, #4]
 801f2aa:	2b00      	cmp	r3, #0
 801f2ac:	d05b      	beq.n	801f366 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f2ae:	f3ef 8310 	mrs	r3, PRIMASK
 801f2b2:	60fb      	str	r3, [r7, #12]
  return(result);
 801f2b4:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f2b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801f2b8:	b672      	cpsid	i
}
 801f2ba:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801f2bc:	4b2d      	ldr	r3, [pc, #180]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2be:	681b      	ldr	r3, [r3, #0]
 801f2c0:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801f2c2:	4b2c      	ldr	r3, [pc, #176]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2c4:	681b      	ldr	r3, [r3, #0]
 801f2c6:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801f2c8:	687b      	ldr	r3, [r7, #4]
 801f2ca:	2201      	movs	r2, #1
 801f2cc:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801f2ce:	4b29      	ldr	r3, [pc, #164]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2d0:	681b      	ldr	r3, [r3, #0]
 801f2d2:	2b00      	cmp	r3, #0
 801f2d4:	d041      	beq.n	801f35a <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801f2d6:	687b      	ldr	r3, [r7, #4]
 801f2d8:	2200      	movs	r2, #0
 801f2da:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801f2dc:	4b25      	ldr	r3, [pc, #148]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2de:	681b      	ldr	r3, [r3, #0]
 801f2e0:	687a      	ldr	r2, [r7, #4]
 801f2e2:	429a      	cmp	r2, r3
 801f2e4:	d134      	bne.n	801f350 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801f2e6:	4b23      	ldr	r3, [pc, #140]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2e8:	681b      	ldr	r3, [r3, #0]
 801f2ea:	2200      	movs	r2, #0
 801f2ec:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801f2ee:	4b21      	ldr	r3, [pc, #132]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2f0:	681b      	ldr	r3, [r3, #0]
 801f2f2:	695b      	ldr	r3, [r3, #20]
 801f2f4:	2b00      	cmp	r3, #0
 801f2f6:	d00a      	beq.n	801f30e <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801f2f8:	4b1e      	ldr	r3, [pc, #120]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f2fa:	681b      	ldr	r3, [r3, #0]
 801f2fc:	695b      	ldr	r3, [r3, #20]
 801f2fe:	4a1d      	ldr	r2, [pc, #116]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f300:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801f302:	4b1c      	ldr	r3, [pc, #112]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f304:	681b      	ldr	r3, [r3, #0]
 801f306:	4618      	mov	r0, r3
 801f308:	f000 f92c 	bl	801f564 <TimerSetTimeout>
 801f30c:	e023      	b.n	801f356 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801f30e:	4b1a      	ldr	r3, [pc, #104]	@ (801f378 <UTIL_TIMER_Stop+0xdc>)
 801f310:	68db      	ldr	r3, [r3, #12]
 801f312:	4798      	blx	r3
            TimerListHead = NULL;
 801f314:	4b17      	ldr	r3, [pc, #92]	@ (801f374 <UTIL_TIMER_Stop+0xd8>)
 801f316:	2200      	movs	r2, #0
 801f318:	601a      	str	r2, [r3, #0]
 801f31a:	e01c      	b.n	801f356 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801f31c:	697a      	ldr	r2, [r7, #20]
 801f31e:	687b      	ldr	r3, [r7, #4]
 801f320:	429a      	cmp	r2, r3
 801f322:	d110      	bne.n	801f346 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801f324:	697b      	ldr	r3, [r7, #20]
 801f326:	695b      	ldr	r3, [r3, #20]
 801f328:	2b00      	cmp	r3, #0
 801f32a:	d006      	beq.n	801f33a <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801f32c:	697b      	ldr	r3, [r7, #20]
 801f32e:	695b      	ldr	r3, [r3, #20]
 801f330:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801f332:	69bb      	ldr	r3, [r7, #24]
 801f334:	697a      	ldr	r2, [r7, #20]
 801f336:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801f338:	e00d      	b.n	801f356 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801f33a:	2300      	movs	r3, #0
 801f33c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801f33e:	69bb      	ldr	r3, [r7, #24]
 801f340:	697a      	ldr	r2, [r7, #20]
 801f342:	615a      	str	r2, [r3, #20]
            break;
 801f344:	e007      	b.n	801f356 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801f346:	697b      	ldr	r3, [r7, #20]
 801f348:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801f34a:	697b      	ldr	r3, [r7, #20]
 801f34c:	695b      	ldr	r3, [r3, #20]
 801f34e:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801f350:	697b      	ldr	r3, [r7, #20]
 801f352:	2b00      	cmp	r3, #0
 801f354:	d1e2      	bne.n	801f31c <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801f356:	2300      	movs	r3, #0
 801f358:	77fb      	strb	r3, [r7, #31]
 801f35a:	693b      	ldr	r3, [r7, #16]
 801f35c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f35e:	68bb      	ldr	r3, [r7, #8]
 801f360:	f383 8810 	msr	PRIMASK, r3
}
 801f364:	e001      	b.n	801f36a <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801f366:	2301      	movs	r3, #1
 801f368:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801f36a:	7ffb      	ldrb	r3, [r7, #31]
}
 801f36c:	4618      	mov	r0, r3
 801f36e:	3720      	adds	r7, #32
 801f370:	46bd      	mov	sp, r7
 801f372:	bd80      	pop	{r7, pc}
 801f374:	200022d8 	.word	0x200022d8
 801f378:	08023630 	.word	0x08023630

0801f37c <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801f37c:	b580      	push	{r7, lr}
 801f37e:	b084      	sub	sp, #16
 801f380:	af00      	add	r7, sp, #0
 801f382:	6078      	str	r0, [r7, #4]
 801f384:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801f386:	2300      	movs	r3, #0
 801f388:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801f38a:	687b      	ldr	r3, [r7, #4]
 801f38c:	2b00      	cmp	r3, #0
 801f38e:	d102      	bne.n	801f396 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801f390:	2301      	movs	r3, #1
 801f392:	73fb      	strb	r3, [r7, #15]
 801f394:	e014      	b.n	801f3c0 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801f396:	4b0d      	ldr	r3, [pc, #52]	@ (801f3cc <UTIL_TIMER_SetPeriod+0x50>)
 801f398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f39a:	6838      	ldr	r0, [r7, #0]
 801f39c:	4798      	blx	r3
 801f39e:	4602      	mov	r2, r0
 801f3a0:	687b      	ldr	r3, [r7, #4]
 801f3a2:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801f3a4:	6878      	ldr	r0, [r7, #4]
 801f3a6:	f000 f8c1 	bl	801f52c <TimerExists>
 801f3aa:	4603      	mov	r3, r0
 801f3ac:	2b00      	cmp	r3, #0
 801f3ae:	d007      	beq.n	801f3c0 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801f3b0:	6878      	ldr	r0, [r7, #4]
 801f3b2:	f7ff ff73 	bl	801f29c <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801f3b6:	6878      	ldr	r0, [r7, #4]
 801f3b8:	f7ff ff02 	bl	801f1c0 <UTIL_TIMER_Start>
 801f3bc:	4603      	mov	r3, r0
 801f3be:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801f3c0:	7bfb      	ldrb	r3, [r7, #15]
}
 801f3c2:	4618      	mov	r0, r3
 801f3c4:	3710      	adds	r7, #16
 801f3c6:	46bd      	mov	sp, r7
 801f3c8:	bd80      	pop	{r7, pc}
 801f3ca:	bf00      	nop
 801f3cc:	08023630 	.word	0x08023630

0801f3d0 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801f3d0:	b590      	push	{r4, r7, lr}
 801f3d2:	b089      	sub	sp, #36	@ 0x24
 801f3d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f3d6:	f3ef 8310 	mrs	r3, PRIMASK
 801f3da:	60bb      	str	r3, [r7, #8]
  return(result);
 801f3dc:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801f3de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f3e0:	b672      	cpsid	i
}
 801f3e2:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801f3e4:	4b38      	ldr	r3, [pc, #224]	@ (801f4c8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f3e6:	695b      	ldr	r3, [r3, #20]
 801f3e8:	4798      	blx	r3
 801f3ea:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801f3ec:	4b36      	ldr	r3, [pc, #216]	@ (801f4c8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f3ee:	691b      	ldr	r3, [r3, #16]
 801f3f0:	4798      	blx	r3
 801f3f2:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801f3f4:	693a      	ldr	r2, [r7, #16]
 801f3f6:	697b      	ldr	r3, [r7, #20]
 801f3f8:	1ad3      	subs	r3, r2, r3
 801f3fa:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801f3fc:	4b33      	ldr	r3, [pc, #204]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f3fe:	681b      	ldr	r3, [r3, #0]
 801f400:	2b00      	cmp	r3, #0
 801f402:	d037      	beq.n	801f474 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801f404:	4b31      	ldr	r3, [pc, #196]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f406:	681b      	ldr	r3, [r3, #0]
 801f408:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801f40a:	69fb      	ldr	r3, [r7, #28]
 801f40c:	681b      	ldr	r3, [r3, #0]
 801f40e:	68fa      	ldr	r2, [r7, #12]
 801f410:	429a      	cmp	r2, r3
 801f412:	d206      	bcs.n	801f422 <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801f414:	69fb      	ldr	r3, [r7, #28]
 801f416:	681a      	ldr	r2, [r3, #0]
 801f418:	68fb      	ldr	r3, [r7, #12]
 801f41a:	1ad2      	subs	r2, r2, r3
 801f41c:	69fb      	ldr	r3, [r7, #28]
 801f41e:	601a      	str	r2, [r3, #0]
 801f420:	e002      	b.n	801f428 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801f422:	69fb      	ldr	r3, [r7, #28]
 801f424:	2200      	movs	r2, #0
 801f426:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801f428:	69fb      	ldr	r3, [r7, #28]
 801f42a:	695b      	ldr	r3, [r3, #20]
 801f42c:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801f42e:	69fb      	ldr	r3, [r7, #28]
 801f430:	2b00      	cmp	r3, #0
 801f432:	d1ea      	bne.n	801f40a <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801f434:	e01e      	b.n	801f474 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801f436:	4b25      	ldr	r3, [pc, #148]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f438:	681b      	ldr	r3, [r3, #0]
 801f43a:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801f43c:	4b23      	ldr	r3, [pc, #140]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f43e:	681b      	ldr	r3, [r3, #0]
 801f440:	695b      	ldr	r3, [r3, #20]
 801f442:	4a22      	ldr	r2, [pc, #136]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f444:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801f446:	69fb      	ldr	r3, [r7, #28]
 801f448:	2200      	movs	r2, #0
 801f44a:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801f44c:	69fb      	ldr	r3, [r7, #28]
 801f44e:	2200      	movs	r2, #0
 801f450:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801f452:	69fb      	ldr	r3, [r7, #28]
 801f454:	68db      	ldr	r3, [r3, #12]
 801f456:	69fa      	ldr	r2, [r7, #28]
 801f458:	6912      	ldr	r2, [r2, #16]
 801f45a:	4610      	mov	r0, r2
 801f45c:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801f45e:	69fb      	ldr	r3, [r7, #28]
 801f460:	7adb      	ldrb	r3, [r3, #11]
 801f462:	2b01      	cmp	r3, #1
 801f464:	d106      	bne.n	801f474 <UTIL_TIMER_IRQ_Handler+0xa4>
 801f466:	69fb      	ldr	r3, [r7, #28]
 801f468:	7a9b      	ldrb	r3, [r3, #10]
 801f46a:	2b00      	cmp	r3, #0
 801f46c:	d102      	bne.n	801f474 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801f46e:	69f8      	ldr	r0, [r7, #28]
 801f470:	f7ff fea6 	bl	801f1c0 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801f474:	4b15      	ldr	r3, [pc, #84]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f476:	681b      	ldr	r3, [r3, #0]
 801f478:	2b00      	cmp	r3, #0
 801f47a:	d00d      	beq.n	801f498 <UTIL_TIMER_IRQ_Handler+0xc8>
 801f47c:	4b13      	ldr	r3, [pc, #76]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f47e:	681b      	ldr	r3, [r3, #0]
 801f480:	681b      	ldr	r3, [r3, #0]
 801f482:	2b00      	cmp	r3, #0
 801f484:	d0d7      	beq.n	801f436 <UTIL_TIMER_IRQ_Handler+0x66>
 801f486:	4b11      	ldr	r3, [pc, #68]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f488:	681b      	ldr	r3, [r3, #0]
 801f48a:	681c      	ldr	r4, [r3, #0]
 801f48c:	4b0e      	ldr	r3, [pc, #56]	@ (801f4c8 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801f48e:	699b      	ldr	r3, [r3, #24]
 801f490:	4798      	blx	r3
 801f492:	4603      	mov	r3, r0
 801f494:	429c      	cmp	r4, r3
 801f496:	d3ce      	bcc.n	801f436 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801f498:	4b0c      	ldr	r3, [pc, #48]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f49a:	681b      	ldr	r3, [r3, #0]
 801f49c:	2b00      	cmp	r3, #0
 801f49e:	d009      	beq.n	801f4b4 <UTIL_TIMER_IRQ_Handler+0xe4>
 801f4a0:	4b0a      	ldr	r3, [pc, #40]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f4a2:	681b      	ldr	r3, [r3, #0]
 801f4a4:	7a1b      	ldrb	r3, [r3, #8]
 801f4a6:	2b00      	cmp	r3, #0
 801f4a8:	d104      	bne.n	801f4b4 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801f4aa:	4b08      	ldr	r3, [pc, #32]	@ (801f4cc <UTIL_TIMER_IRQ_Handler+0xfc>)
 801f4ac:	681b      	ldr	r3, [r3, #0]
 801f4ae:	4618      	mov	r0, r3
 801f4b0:	f000 f858 	bl	801f564 <TimerSetTimeout>
 801f4b4:	69bb      	ldr	r3, [r7, #24]
 801f4b6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f4b8:	687b      	ldr	r3, [r7, #4]
 801f4ba:	f383 8810 	msr	PRIMASK, r3
}
 801f4be:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801f4c0:	bf00      	nop
 801f4c2:	3724      	adds	r7, #36	@ 0x24
 801f4c4:	46bd      	mov	sp, r7
 801f4c6:	bd90      	pop	{r4, r7, pc}
 801f4c8:	08023630 	.word	0x08023630
 801f4cc:	200022d8 	.word	0x200022d8

0801f4d0 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801f4d0:	b580      	push	{r7, lr}
 801f4d2:	b082      	sub	sp, #8
 801f4d4:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801f4d6:	4b06      	ldr	r3, [pc, #24]	@ (801f4f0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801f4d8:	69db      	ldr	r3, [r3, #28]
 801f4da:	4798      	blx	r3
 801f4dc:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801f4de:	4b04      	ldr	r3, [pc, #16]	@ (801f4f0 <UTIL_TIMER_GetCurrentTime+0x20>)
 801f4e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f4e2:	6878      	ldr	r0, [r7, #4]
 801f4e4:	4798      	blx	r3
 801f4e6:	4603      	mov	r3, r0
}
 801f4e8:	4618      	mov	r0, r3
 801f4ea:	3708      	adds	r7, #8
 801f4ec:	46bd      	mov	sp, r7
 801f4ee:	bd80      	pop	{r7, pc}
 801f4f0:	08023630 	.word	0x08023630

0801f4f4 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801f4f4:	b580      	push	{r7, lr}
 801f4f6:	b084      	sub	sp, #16
 801f4f8:	af00      	add	r7, sp, #0
 801f4fa:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801f4fc:	4b0a      	ldr	r3, [pc, #40]	@ (801f528 <UTIL_TIMER_GetElapsedTime+0x34>)
 801f4fe:	69db      	ldr	r3, [r3, #28]
 801f500:	4798      	blx	r3
 801f502:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801f504:	4b08      	ldr	r3, [pc, #32]	@ (801f528 <UTIL_TIMER_GetElapsedTime+0x34>)
 801f506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f508:	6878      	ldr	r0, [r7, #4]
 801f50a:	4798      	blx	r3
 801f50c:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801f50e:	4b06      	ldr	r3, [pc, #24]	@ (801f528 <UTIL_TIMER_GetElapsedTime+0x34>)
 801f510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f512:	68f9      	ldr	r1, [r7, #12]
 801f514:	68ba      	ldr	r2, [r7, #8]
 801f516:	1a8a      	subs	r2, r1, r2
 801f518:	4610      	mov	r0, r2
 801f51a:	4798      	blx	r3
 801f51c:	4603      	mov	r3, r0
}
 801f51e:	4618      	mov	r0, r3
 801f520:	3710      	adds	r7, #16
 801f522:	46bd      	mov	sp, r7
 801f524:	bd80      	pop	{r7, pc}
 801f526:	bf00      	nop
 801f528:	08023630 	.word	0x08023630

0801f52c <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801f52c:	b480      	push	{r7}
 801f52e:	b085      	sub	sp, #20
 801f530:	af00      	add	r7, sp, #0
 801f532:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f534:	4b0a      	ldr	r3, [pc, #40]	@ (801f560 <TimerExists+0x34>)
 801f536:	681b      	ldr	r3, [r3, #0]
 801f538:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801f53a:	e008      	b.n	801f54e <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801f53c:	68fa      	ldr	r2, [r7, #12]
 801f53e:	687b      	ldr	r3, [r7, #4]
 801f540:	429a      	cmp	r2, r3
 801f542:	d101      	bne.n	801f548 <TimerExists+0x1c>
    {
      return true;
 801f544:	2301      	movs	r3, #1
 801f546:	e006      	b.n	801f556 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801f548:	68fb      	ldr	r3, [r7, #12]
 801f54a:	695b      	ldr	r3, [r3, #20]
 801f54c:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801f54e:	68fb      	ldr	r3, [r7, #12]
 801f550:	2b00      	cmp	r3, #0
 801f552:	d1f3      	bne.n	801f53c <TimerExists+0x10>
  }
  return false;
 801f554:	2300      	movs	r3, #0
}
 801f556:	4618      	mov	r0, r3
 801f558:	3714      	adds	r7, #20
 801f55a:	46bd      	mov	sp, r7
 801f55c:	bc80      	pop	{r7}
 801f55e:	4770      	bx	lr
 801f560:	200022d8 	.word	0x200022d8

0801f564 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801f564:	b590      	push	{r4, r7, lr}
 801f566:	b085      	sub	sp, #20
 801f568:	af00      	add	r7, sp, #0
 801f56a:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801f56c:	4b11      	ldr	r3, [pc, #68]	@ (801f5b4 <TimerSetTimeout+0x50>)
 801f56e:	6a1b      	ldr	r3, [r3, #32]
 801f570:	4798      	blx	r3
 801f572:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801f574:	687b      	ldr	r3, [r7, #4]
 801f576:	2201      	movs	r2, #1
 801f578:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801f57a:	687b      	ldr	r3, [r7, #4]
 801f57c:	681c      	ldr	r4, [r3, #0]
 801f57e:	4b0d      	ldr	r3, [pc, #52]	@ (801f5b4 <TimerSetTimeout+0x50>)
 801f580:	699b      	ldr	r3, [r3, #24]
 801f582:	4798      	blx	r3
 801f584:	4602      	mov	r2, r0
 801f586:	68fb      	ldr	r3, [r7, #12]
 801f588:	4413      	add	r3, r2
 801f58a:	429c      	cmp	r4, r3
 801f58c:	d207      	bcs.n	801f59e <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801f58e:	4b09      	ldr	r3, [pc, #36]	@ (801f5b4 <TimerSetTimeout+0x50>)
 801f590:	699b      	ldr	r3, [r3, #24]
 801f592:	4798      	blx	r3
 801f594:	4602      	mov	r2, r0
 801f596:	68fb      	ldr	r3, [r7, #12]
 801f598:	441a      	add	r2, r3
 801f59a:	687b      	ldr	r3, [r7, #4]
 801f59c:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801f59e:	4b05      	ldr	r3, [pc, #20]	@ (801f5b4 <TimerSetTimeout+0x50>)
 801f5a0:	689b      	ldr	r3, [r3, #8]
 801f5a2:	687a      	ldr	r2, [r7, #4]
 801f5a4:	6812      	ldr	r2, [r2, #0]
 801f5a6:	4610      	mov	r0, r2
 801f5a8:	4798      	blx	r3
}
 801f5aa:	bf00      	nop
 801f5ac:	3714      	adds	r7, #20
 801f5ae:	46bd      	mov	sp, r7
 801f5b0:	bd90      	pop	{r4, r7, pc}
 801f5b2:	bf00      	nop
 801f5b4:	08023630 	.word	0x08023630

0801f5b8 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801f5b8:	b480      	push	{r7}
 801f5ba:	b085      	sub	sp, #20
 801f5bc:	af00      	add	r7, sp, #0
 801f5be:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f5c0:	4b14      	ldr	r3, [pc, #80]	@ (801f614 <TimerInsertTimer+0x5c>)
 801f5c2:	681b      	ldr	r3, [r3, #0]
 801f5c4:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801f5c6:	4b13      	ldr	r3, [pc, #76]	@ (801f614 <TimerInsertTimer+0x5c>)
 801f5c8:	681b      	ldr	r3, [r3, #0]
 801f5ca:	695b      	ldr	r3, [r3, #20]
 801f5cc:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801f5ce:	e012      	b.n	801f5f6 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801f5d0:	687b      	ldr	r3, [r7, #4]
 801f5d2:	681a      	ldr	r2, [r3, #0]
 801f5d4:	68bb      	ldr	r3, [r7, #8]
 801f5d6:	681b      	ldr	r3, [r3, #0]
 801f5d8:	429a      	cmp	r2, r3
 801f5da:	d905      	bls.n	801f5e8 <TimerInsertTimer+0x30>
    {
        cur = next;
 801f5dc:	68bb      	ldr	r3, [r7, #8]
 801f5de:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801f5e0:	68bb      	ldr	r3, [r7, #8]
 801f5e2:	695b      	ldr	r3, [r3, #20]
 801f5e4:	60bb      	str	r3, [r7, #8]
 801f5e6:	e006      	b.n	801f5f6 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801f5e8:	68fb      	ldr	r3, [r7, #12]
 801f5ea:	687a      	ldr	r2, [r7, #4]
 801f5ec:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801f5ee:	687b      	ldr	r3, [r7, #4]
 801f5f0:	68ba      	ldr	r2, [r7, #8]
 801f5f2:	615a      	str	r2, [r3, #20]
        return;
 801f5f4:	e009      	b.n	801f60a <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801f5f6:	68fb      	ldr	r3, [r7, #12]
 801f5f8:	695b      	ldr	r3, [r3, #20]
 801f5fa:	2b00      	cmp	r3, #0
 801f5fc:	d1e8      	bne.n	801f5d0 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801f5fe:	68fb      	ldr	r3, [r7, #12]
 801f600:	687a      	ldr	r2, [r7, #4]
 801f602:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801f604:	687b      	ldr	r3, [r7, #4]
 801f606:	2200      	movs	r2, #0
 801f608:	615a      	str	r2, [r3, #20]
}
 801f60a:	3714      	adds	r7, #20
 801f60c:	46bd      	mov	sp, r7
 801f60e:	bc80      	pop	{r7}
 801f610:	4770      	bx	lr
 801f612:	bf00      	nop
 801f614:	200022d8 	.word	0x200022d8

0801f618 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801f618:	b580      	push	{r7, lr}
 801f61a:	b084      	sub	sp, #16
 801f61c:	af00      	add	r7, sp, #0
 801f61e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801f620:	4b0b      	ldr	r3, [pc, #44]	@ (801f650 <TimerInsertNewHeadTimer+0x38>)
 801f622:	681b      	ldr	r3, [r3, #0]
 801f624:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801f626:	68fb      	ldr	r3, [r7, #12]
 801f628:	2b00      	cmp	r3, #0
 801f62a:	d002      	beq.n	801f632 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801f62c:	68fb      	ldr	r3, [r7, #12]
 801f62e:	2200      	movs	r2, #0
 801f630:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801f632:	687b      	ldr	r3, [r7, #4]
 801f634:	68fa      	ldr	r2, [r7, #12]
 801f636:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801f638:	4a05      	ldr	r2, [pc, #20]	@ (801f650 <TimerInsertNewHeadTimer+0x38>)
 801f63a:	687b      	ldr	r3, [r7, #4]
 801f63c:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801f63e:	4b04      	ldr	r3, [pc, #16]	@ (801f650 <TimerInsertNewHeadTimer+0x38>)
 801f640:	681b      	ldr	r3, [r3, #0]
 801f642:	4618      	mov	r0, r3
 801f644:	f7ff ff8e 	bl	801f564 <TimerSetTimeout>
}
 801f648:	bf00      	nop
 801f64a:	3710      	adds	r7, #16
 801f64c:	46bd      	mov	sp, r7
 801f64e:	bd80      	pop	{r7, pc}
 801f650:	200022d8 	.word	0x200022d8

0801f654 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801f654:	b580      	push	{r7, lr}
 801f656:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801f658:	2218      	movs	r2, #24
 801f65a:	2100      	movs	r1, #0
 801f65c:	4807      	ldr	r0, [pc, #28]	@ (801f67c <UTIL_ADV_TRACE_Init+0x28>)
 801f65e:	f7fe fffc 	bl	801e65a <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801f662:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801f666:	2100      	movs	r1, #0
 801f668:	4805      	ldr	r0, [pc, #20]	@ (801f680 <UTIL_ADV_TRACE_Init+0x2c>)
 801f66a:	f7fe fff6 	bl	801e65a <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801f66e:	4b05      	ldr	r3, [pc, #20]	@ (801f684 <UTIL_ADV_TRACE_Init+0x30>)
 801f670:	681b      	ldr	r3, [r3, #0]
 801f672:	4805      	ldr	r0, [pc, #20]	@ (801f688 <UTIL_ADV_TRACE_Init+0x34>)
 801f674:	4798      	blx	r3
 801f676:	4603      	mov	r3, r0
}
 801f678:	4618      	mov	r0, r3
 801f67a:	bd80      	pop	{r7, pc}
 801f67c:	200022dc 	.word	0x200022dc
 801f680:	200022f4 	.word	0x200022f4
 801f684:	08023670 	.word	0x08023670
 801f688:	0801f8f5 	.word	0x0801f8f5

0801f68c <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801f68c:	b480      	push	{r7}
 801f68e:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801f690:	4b06      	ldr	r3, [pc, #24]	@ (801f6ac <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f692:	8a5a      	ldrh	r2, [r3, #18]
 801f694:	4b05      	ldr	r3, [pc, #20]	@ (801f6ac <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801f696:	8a1b      	ldrh	r3, [r3, #16]
 801f698:	429a      	cmp	r2, r3
 801f69a:	d101      	bne.n	801f6a0 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801f69c:	2301      	movs	r3, #1
 801f69e:	e000      	b.n	801f6a2 <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801f6a0:	2300      	movs	r3, #0
}
 801f6a2:	4618      	mov	r0, r3
 801f6a4:	46bd      	mov	sp, r7
 801f6a6:	bc80      	pop	{r7}
 801f6a8:	4770      	bx	lr
 801f6aa:	bf00      	nop
 801f6ac:	200022dc 	.word	0x200022dc

0801f6b0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801f6b0:	b408      	push	{r3}
 801f6b2:	b580      	push	{r7, lr}
 801f6b4:	b08d      	sub	sp, #52	@ 0x34
 801f6b6:	af00      	add	r7, sp, #0
 801f6b8:	60f8      	str	r0, [r7, #12]
 801f6ba:	60b9      	str	r1, [r7, #8]
 801f6bc:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801f6be:	2300      	movs	r3, #0
 801f6c0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801f6c2:	2300      	movs	r3, #0
 801f6c4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801f6c6:	4b37      	ldr	r3, [pc, #220]	@ (801f7a4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f6c8:	7a1b      	ldrb	r3, [r3, #8]
 801f6ca:	461a      	mov	r2, r3
 801f6cc:	68fb      	ldr	r3, [r7, #12]
 801f6ce:	4293      	cmp	r3, r2
 801f6d0:	d902      	bls.n	801f6d8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801f6d2:	f06f 0304 	mvn.w	r3, #4
 801f6d6:	e05e      	b.n	801f796 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801f6d8:	4b32      	ldr	r3, [pc, #200]	@ (801f7a4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f6da:	68da      	ldr	r2, [r3, #12]
 801f6dc:	68bb      	ldr	r3, [r7, #8]
 801f6de:	4013      	ands	r3, r2
 801f6e0:	68ba      	ldr	r2, [r7, #8]
 801f6e2:	429a      	cmp	r2, r3
 801f6e4:	d002      	beq.n	801f6ec <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801f6e6:	f06f 0305 	mvn.w	r3, #5
 801f6ea:	e054      	b.n	801f796 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801f6ec:	4b2d      	ldr	r3, [pc, #180]	@ (801f7a4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f6ee:	685b      	ldr	r3, [r3, #4]
 801f6f0:	2b00      	cmp	r3, #0
 801f6f2:	d00a      	beq.n	801f70a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801f6f4:	687b      	ldr	r3, [r7, #4]
 801f6f6:	2b00      	cmp	r3, #0
 801f6f8:	d007      	beq.n	801f70a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801f6fa:	4b2a      	ldr	r3, [pc, #168]	@ (801f7a4 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801f6fc:	685b      	ldr	r3, [r3, #4]
 801f6fe:	f107 0116 	add.w	r1, r7, #22
 801f702:	f107 0218 	add.w	r2, r7, #24
 801f706:	4610      	mov	r0, r2
 801f708:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801f70a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801f70e:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f712:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f714:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f718:	4823      	ldr	r0, [pc, #140]	@ (801f7a8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801f71a:	f7ff fa2b 	bl	801eb74 <tiny_vsnprintf_like>
 801f71e:	4603      	mov	r3, r0
 801f720:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801f722:	f000 f9f1 	bl	801fb08 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801f726:	8afa      	ldrh	r2, [r7, #22]
 801f728:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801f72a:	4413      	add	r3, r2
 801f72c:	b29b      	uxth	r3, r3
 801f72e:	f107 0214 	add.w	r2, r7, #20
 801f732:	4611      	mov	r1, r2
 801f734:	4618      	mov	r0, r3
 801f736:	f000 f969 	bl	801fa0c <TRACE_AllocateBufer>
 801f73a:	4603      	mov	r3, r0
 801f73c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f740:	d025      	beq.n	801f78e <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801f742:	2300      	movs	r3, #0
 801f744:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f746:	e00e      	b.n	801f766 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801f748:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f74a:	8aba      	ldrh	r2, [r7, #20]
 801f74c:	3330      	adds	r3, #48	@ 0x30
 801f74e:	443b      	add	r3, r7
 801f750:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801f754:	4b15      	ldr	r3, [pc, #84]	@ (801f7ac <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f756:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801f758:	8abb      	ldrh	r3, [r7, #20]
 801f75a:	3301      	adds	r3, #1
 801f75c:	b29b      	uxth	r3, r3
 801f75e:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801f760:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801f762:	3301      	adds	r3, #1
 801f764:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801f766:	8afb      	ldrh	r3, [r7, #22]
 801f768:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801f76a:	429a      	cmp	r2, r3
 801f76c:	d3ec      	bcc.n	801f748 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801f76e:	8abb      	ldrh	r3, [r7, #20]
 801f770:	461a      	mov	r2, r3
 801f772:	4b0e      	ldr	r3, [pc, #56]	@ (801f7ac <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801f774:	18d0      	adds	r0, r2, r3
 801f776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801f778:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801f77a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801f77e:	f7ff f9f9 	bl	801eb74 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801f782:	f000 f9df 	bl	801fb44 <TRACE_UnLock>

    return TRACE_Send();
 801f786:	f000 f831 	bl	801f7ec <TRACE_Send>
 801f78a:	4603      	mov	r3, r0
 801f78c:	e003      	b.n	801f796 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801f78e:	f000 f9d9 	bl	801fb44 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801f792:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801f796:	4618      	mov	r0, r3
 801f798:	3734      	adds	r7, #52	@ 0x34
 801f79a:	46bd      	mov	sp, r7
 801f79c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801f7a0:	b001      	add	sp, #4
 801f7a2:	4770      	bx	lr
 801f7a4:	200022dc 	.word	0x200022dc
 801f7a8:	200026f4 	.word	0x200026f4
 801f7ac:	200022f4 	.word	0x200022f4

0801f7b0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801f7b0:	b480      	push	{r7}
 801f7b2:	b083      	sub	sp, #12
 801f7b4:	af00      	add	r7, sp, #0
 801f7b6:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801f7b8:	4a03      	ldr	r2, [pc, #12]	@ (801f7c8 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801f7ba:	687b      	ldr	r3, [r7, #4]
 801f7bc:	6053      	str	r3, [r2, #4]
}
 801f7be:	bf00      	nop
 801f7c0:	370c      	adds	r7, #12
 801f7c2:	46bd      	mov	sp, r7
 801f7c4:	bc80      	pop	{r7}
 801f7c6:	4770      	bx	lr
 801f7c8:	200022dc 	.word	0x200022dc

0801f7cc <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801f7cc:	b480      	push	{r7}
 801f7ce:	b083      	sub	sp, #12
 801f7d0:	af00      	add	r7, sp, #0
 801f7d2:	4603      	mov	r3, r0
 801f7d4:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801f7d6:	4a04      	ldr	r2, [pc, #16]	@ (801f7e8 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801f7d8:	79fb      	ldrb	r3, [r7, #7]
 801f7da:	7213      	strb	r3, [r2, #8]
}
 801f7dc:	bf00      	nop
 801f7de:	370c      	adds	r7, #12
 801f7e0:	46bd      	mov	sp, r7
 801f7e2:	bc80      	pop	{r7}
 801f7e4:	4770      	bx	lr
 801f7e6:	bf00      	nop
 801f7e8:	200022dc 	.word	0x200022dc

0801f7ec <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801f7ec:	b580      	push	{r7, lr}
 801f7ee:	b088      	sub	sp, #32
 801f7f0:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801f7f2:	2300      	movs	r3, #0
 801f7f4:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801f7f6:	2300      	movs	r3, #0
 801f7f8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f7fa:	f3ef 8310 	mrs	r3, PRIMASK
 801f7fe:	613b      	str	r3, [r7, #16]
  return(result);
 801f800:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f802:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f804:	b672      	cpsid	i
}
 801f806:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801f808:	f000 f9ba 	bl	801fb80 <TRACE_IsLocked>
 801f80c:	4603      	mov	r3, r0
 801f80e:	2b00      	cmp	r3, #0
 801f810:	d15d      	bne.n	801f8ce <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801f812:	f000 f979 	bl	801fb08 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801f816:	4b34      	ldr	r3, [pc, #208]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f818:	8a1a      	ldrh	r2, [r3, #16]
 801f81a:	4b33      	ldr	r3, [pc, #204]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f81c:	8a5b      	ldrh	r3, [r3, #18]
 801f81e:	429a      	cmp	r2, r3
 801f820:	d04d      	beq.n	801f8be <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f822:	4b31      	ldr	r3, [pc, #196]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f824:	789b      	ldrb	r3, [r3, #2]
 801f826:	2b01      	cmp	r3, #1
 801f828:	d117      	bne.n	801f85a <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801f82a:	4b2f      	ldr	r3, [pc, #188]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f82c:	881a      	ldrh	r2, [r3, #0]
 801f82e:	4b2e      	ldr	r3, [pc, #184]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f830:	8a1b      	ldrh	r3, [r3, #16]
 801f832:	1ad3      	subs	r3, r2, r3
 801f834:	b29a      	uxth	r2, r3
 801f836:	4b2c      	ldr	r3, [pc, #176]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f838:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f83a:	4b2b      	ldr	r3, [pc, #172]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f83c:	2202      	movs	r2, #2
 801f83e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f840:	4b29      	ldr	r3, [pc, #164]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f842:	2200      	movs	r2, #0
 801f844:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f846:	4b28      	ldr	r3, [pc, #160]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f848:	8a9b      	ldrh	r3, [r3, #20]
 801f84a:	2b00      	cmp	r3, #0
 801f84c:	d105      	bne.n	801f85a <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f84e:	4b26      	ldr	r3, [pc, #152]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f850:	2200      	movs	r2, #0
 801f852:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f854:	4b24      	ldr	r3, [pc, #144]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f856:	2200      	movs	r2, #0
 801f858:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f85a:	4b23      	ldr	r3, [pc, #140]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f85c:	789b      	ldrb	r3, [r3, #2]
 801f85e:	2b00      	cmp	r3, #0
 801f860:	d115      	bne.n	801f88e <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f862:	4b21      	ldr	r3, [pc, #132]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f864:	8a5a      	ldrh	r2, [r3, #18]
 801f866:	4b20      	ldr	r3, [pc, #128]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f868:	8a1b      	ldrh	r3, [r3, #16]
 801f86a:	429a      	cmp	r2, r3
 801f86c:	d908      	bls.n	801f880 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f86e:	4b1e      	ldr	r3, [pc, #120]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f870:	8a5a      	ldrh	r2, [r3, #18]
 801f872:	4b1d      	ldr	r3, [pc, #116]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f874:	8a1b      	ldrh	r3, [r3, #16]
 801f876:	1ad3      	subs	r3, r2, r3
 801f878:	b29a      	uxth	r2, r3
 801f87a:	4b1b      	ldr	r3, [pc, #108]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f87c:	829a      	strh	r2, [r3, #20]
 801f87e:	e006      	b.n	801f88e <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f880:	4b19      	ldr	r3, [pc, #100]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f882:	8a1b      	ldrh	r3, [r3, #16]
 801f884:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f888:	b29a      	uxth	r2, r3
 801f88a:	4b17      	ldr	r3, [pc, #92]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f88c:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f88e:	4b16      	ldr	r3, [pc, #88]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f890:	8a1b      	ldrh	r3, [r3, #16]
 801f892:	461a      	mov	r2, r3
 801f894:	4b15      	ldr	r3, [pc, #84]	@ (801f8ec <TRACE_Send+0x100>)
 801f896:	4413      	add	r3, r2
 801f898:	61bb      	str	r3, [r7, #24]
 801f89a:	697b      	ldr	r3, [r7, #20]
 801f89c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f89e:	68fb      	ldr	r3, [r7, #12]
 801f8a0:	f383 8810 	msr	PRIMASK, r3
}
 801f8a4:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801f8a6:	f7e2 fec5 	bl	8002634 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f8aa:	4b11      	ldr	r3, [pc, #68]	@ (801f8f0 <TRACE_Send+0x104>)
 801f8ac:	68db      	ldr	r3, [r3, #12]
 801f8ae:	4a0e      	ldr	r2, [pc, #56]	@ (801f8e8 <TRACE_Send+0xfc>)
 801f8b0:	8a92      	ldrh	r2, [r2, #20]
 801f8b2:	4611      	mov	r1, r2
 801f8b4:	69b8      	ldr	r0, [r7, #24]
 801f8b6:	4798      	blx	r3
 801f8b8:	4603      	mov	r3, r0
 801f8ba:	77fb      	strb	r3, [r7, #31]
 801f8bc:	e00d      	b.n	801f8da <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801f8be:	f000 f941 	bl	801fb44 <TRACE_UnLock>
 801f8c2:	697b      	ldr	r3, [r7, #20]
 801f8c4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f8c6:	68bb      	ldr	r3, [r7, #8]
 801f8c8:	f383 8810 	msr	PRIMASK, r3
}
 801f8cc:	e005      	b.n	801f8da <TRACE_Send+0xee>
 801f8ce:	697b      	ldr	r3, [r7, #20]
 801f8d0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f8d2:	687b      	ldr	r3, [r7, #4]
 801f8d4:	f383 8810 	msr	PRIMASK, r3
}
 801f8d8:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801f8da:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801f8de:	4618      	mov	r0, r3
 801f8e0:	3720      	adds	r7, #32
 801f8e2:	46bd      	mov	sp, r7
 801f8e4:	bd80      	pop	{r7, pc}
 801f8e6:	bf00      	nop
 801f8e8:	200022dc 	.word	0x200022dc
 801f8ec:	200022f4 	.word	0x200022f4
 801f8f0:	08023670 	.word	0x08023670

0801f8f4 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801f8f4:	b580      	push	{r7, lr}
 801f8f6:	b088      	sub	sp, #32
 801f8f8:	af00      	add	r7, sp, #0
 801f8fa:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801f8fc:	2300      	movs	r3, #0
 801f8fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f900:	f3ef 8310 	mrs	r3, PRIMASK
 801f904:	617b      	str	r3, [r7, #20]
  return(result);
 801f906:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801f908:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801f90a:	b672      	cpsid	i
}
 801f90c:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801f90e:	4b3c      	ldr	r3, [pc, #240]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f910:	789b      	ldrb	r3, [r3, #2]
 801f912:	2b02      	cmp	r3, #2
 801f914:	d106      	bne.n	801f924 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f916:	4b3a      	ldr	r3, [pc, #232]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f918:	2200      	movs	r2, #0
 801f91a:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f91c:	4b38      	ldr	r3, [pc, #224]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f91e:	2200      	movs	r2, #0
 801f920:	821a      	strh	r2, [r3, #16]
 801f922:	e00a      	b.n	801f93a <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801f924:	4b36      	ldr	r3, [pc, #216]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f926:	8a1a      	ldrh	r2, [r3, #16]
 801f928:	4b35      	ldr	r3, [pc, #212]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f92a:	8a9b      	ldrh	r3, [r3, #20]
 801f92c:	4413      	add	r3, r2
 801f92e:	b29b      	uxth	r3, r3
 801f930:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801f934:	b29a      	uxth	r2, r3
 801f936:	4b32      	ldr	r3, [pc, #200]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f938:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801f93a:	4b31      	ldr	r3, [pc, #196]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f93c:	8a1a      	ldrh	r2, [r3, #16]
 801f93e:	4b30      	ldr	r3, [pc, #192]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f940:	8a5b      	ldrh	r3, [r3, #18]
 801f942:	429a      	cmp	r2, r3
 801f944:	d04d      	beq.n	801f9e2 <TRACE_TxCpltCallback+0xee>
 801f946:	4b2e      	ldr	r3, [pc, #184]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f948:	8adb      	ldrh	r3, [r3, #22]
 801f94a:	2b01      	cmp	r3, #1
 801f94c:	d149      	bne.n	801f9e2 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801f94e:	4b2c      	ldr	r3, [pc, #176]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f950:	789b      	ldrb	r3, [r3, #2]
 801f952:	2b01      	cmp	r3, #1
 801f954:	d117      	bne.n	801f986 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801f956:	4b2a      	ldr	r3, [pc, #168]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f958:	881a      	ldrh	r2, [r3, #0]
 801f95a:	4b29      	ldr	r3, [pc, #164]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f95c:	8a1b      	ldrh	r3, [r3, #16]
 801f95e:	1ad3      	subs	r3, r2, r3
 801f960:	b29a      	uxth	r2, r3
 801f962:	4b27      	ldr	r3, [pc, #156]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f964:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801f966:	4b26      	ldr	r3, [pc, #152]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f968:	2202      	movs	r2, #2
 801f96a:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801f96c:	4b24      	ldr	r3, [pc, #144]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f96e:	2200      	movs	r2, #0
 801f970:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801f972:	4b23      	ldr	r3, [pc, #140]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f974:	8a9b      	ldrh	r3, [r3, #20]
 801f976:	2b00      	cmp	r3, #0
 801f978:	d105      	bne.n	801f986 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801f97a:	4b21      	ldr	r3, [pc, #132]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f97c:	2200      	movs	r2, #0
 801f97e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801f980:	4b1f      	ldr	r3, [pc, #124]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f982:	2200      	movs	r2, #0
 801f984:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801f986:	4b1e      	ldr	r3, [pc, #120]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f988:	789b      	ldrb	r3, [r3, #2]
 801f98a:	2b00      	cmp	r3, #0
 801f98c:	d115      	bne.n	801f9ba <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801f98e:	4b1c      	ldr	r3, [pc, #112]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f990:	8a5a      	ldrh	r2, [r3, #18]
 801f992:	4b1b      	ldr	r3, [pc, #108]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f994:	8a1b      	ldrh	r3, [r3, #16]
 801f996:	429a      	cmp	r2, r3
 801f998:	d908      	bls.n	801f9ac <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801f99a:	4b19      	ldr	r3, [pc, #100]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f99c:	8a5a      	ldrh	r2, [r3, #18]
 801f99e:	4b18      	ldr	r3, [pc, #96]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f9a0:	8a1b      	ldrh	r3, [r3, #16]
 801f9a2:	1ad3      	subs	r3, r2, r3
 801f9a4:	b29a      	uxth	r2, r3
 801f9a6:	4b16      	ldr	r3, [pc, #88]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f9a8:	829a      	strh	r2, [r3, #20]
 801f9aa:	e006      	b.n	801f9ba <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801f9ac:	4b14      	ldr	r3, [pc, #80]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f9ae:	8a1b      	ldrh	r3, [r3, #16]
 801f9b0:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801f9b4:	b29a      	uxth	r2, r3
 801f9b6:	4b12      	ldr	r3, [pc, #72]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f9b8:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801f9ba:	4b11      	ldr	r3, [pc, #68]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f9bc:	8a1b      	ldrh	r3, [r3, #16]
 801f9be:	461a      	mov	r2, r3
 801f9c0:	4b10      	ldr	r3, [pc, #64]	@ (801fa04 <TRACE_TxCpltCallback+0x110>)
 801f9c2:	4413      	add	r3, r2
 801f9c4:	61fb      	str	r3, [r7, #28]
 801f9c6:	69bb      	ldr	r3, [r7, #24]
 801f9c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f9ca:	693b      	ldr	r3, [r7, #16]
 801f9cc:	f383 8810 	msr	PRIMASK, r3
}
 801f9d0:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801f9d2:	4b0d      	ldr	r3, [pc, #52]	@ (801fa08 <TRACE_TxCpltCallback+0x114>)
 801f9d4:	68db      	ldr	r3, [r3, #12]
 801f9d6:	4a0a      	ldr	r2, [pc, #40]	@ (801fa00 <TRACE_TxCpltCallback+0x10c>)
 801f9d8:	8a92      	ldrh	r2, [r2, #20]
 801f9da:	4611      	mov	r1, r2
 801f9dc:	69f8      	ldr	r0, [r7, #28]
 801f9de:	4798      	blx	r3
 801f9e0:	e00a      	b.n	801f9f8 <TRACE_TxCpltCallback+0x104>
 801f9e2:	69bb      	ldr	r3, [r7, #24]
 801f9e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f9e6:	68fb      	ldr	r3, [r7, #12]
 801f9e8:	f383 8810 	msr	PRIMASK, r3
}
 801f9ec:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801f9ee:	f7e2 fe29 	bl	8002644 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801f9f2:	f000 f8a7 	bl	801fb44 <TRACE_UnLock>
  }
}
 801f9f6:	bf00      	nop
 801f9f8:	bf00      	nop
 801f9fa:	3720      	adds	r7, #32
 801f9fc:	46bd      	mov	sp, r7
 801f9fe:	bd80      	pop	{r7, pc}
 801fa00:	200022dc 	.word	0x200022dc
 801fa04:	200022f4 	.word	0x200022f4
 801fa08:	08023670 	.word	0x08023670

0801fa0c <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801fa0c:	b480      	push	{r7}
 801fa0e:	b087      	sub	sp, #28
 801fa10:	af00      	add	r7, sp, #0
 801fa12:	4603      	mov	r3, r0
 801fa14:	6039      	str	r1, [r7, #0]
 801fa16:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801fa18:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801fa1c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fa1e:	f3ef 8310 	mrs	r3, PRIMASK
 801fa22:	60fb      	str	r3, [r7, #12]
  return(result);
 801fa24:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fa26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801fa28:	b672      	cpsid	i
}
 801fa2a:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801fa2c:	4b35      	ldr	r3, [pc, #212]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa2e:	8a5a      	ldrh	r2, [r3, #18]
 801fa30:	4b34      	ldr	r3, [pc, #208]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa32:	8a1b      	ldrh	r3, [r3, #16]
 801fa34:	429a      	cmp	r2, r3
 801fa36:	d11b      	bne.n	801fa70 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801fa38:	4b32      	ldr	r3, [pc, #200]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa3a:	8a5b      	ldrh	r3, [r3, #18]
 801fa3c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fa40:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801fa42:	88fa      	ldrh	r2, [r7, #6]
 801fa44:	8afb      	ldrh	r3, [r7, #22]
 801fa46:	429a      	cmp	r2, r3
 801fa48:	d33a      	bcc.n	801fac0 <TRACE_AllocateBufer+0xb4>
 801fa4a:	4b2e      	ldr	r3, [pc, #184]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa4c:	8a1b      	ldrh	r3, [r3, #16]
 801fa4e:	88fa      	ldrh	r2, [r7, #6]
 801fa50:	429a      	cmp	r2, r3
 801fa52:	d235      	bcs.n	801fac0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801fa54:	4b2b      	ldr	r3, [pc, #172]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa56:	2201      	movs	r2, #1
 801fa58:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801fa5a:	4b2a      	ldr	r3, [pc, #168]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa5c:	8a5a      	ldrh	r2, [r3, #18]
 801fa5e:	4b29      	ldr	r3, [pc, #164]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa60:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801fa62:	4b28      	ldr	r3, [pc, #160]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa64:	8a1b      	ldrh	r3, [r3, #16]
 801fa66:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801fa68:	4b26      	ldr	r3, [pc, #152]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa6a:	2200      	movs	r2, #0
 801fa6c:	825a      	strh	r2, [r3, #18]
 801fa6e:	e027      	b.n	801fac0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801fa70:	4b24      	ldr	r3, [pc, #144]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa72:	8a5a      	ldrh	r2, [r3, #18]
 801fa74:	4b23      	ldr	r3, [pc, #140]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa76:	8a1b      	ldrh	r3, [r3, #16]
 801fa78:	429a      	cmp	r2, r3
 801fa7a:	d91b      	bls.n	801fab4 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801fa7c:	4b21      	ldr	r3, [pc, #132]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa7e:	8a5b      	ldrh	r3, [r3, #18]
 801fa80:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801fa84:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801fa86:	88fa      	ldrh	r2, [r7, #6]
 801fa88:	8afb      	ldrh	r3, [r7, #22]
 801fa8a:	429a      	cmp	r2, r3
 801fa8c:	d318      	bcc.n	801fac0 <TRACE_AllocateBufer+0xb4>
 801fa8e:	4b1d      	ldr	r3, [pc, #116]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa90:	8a1b      	ldrh	r3, [r3, #16]
 801fa92:	88fa      	ldrh	r2, [r7, #6]
 801fa94:	429a      	cmp	r2, r3
 801fa96:	d213      	bcs.n	801fac0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801fa98:	4b1a      	ldr	r3, [pc, #104]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fa9a:	2201      	movs	r2, #1
 801fa9c:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801fa9e:	4b19      	ldr	r3, [pc, #100]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801faa0:	8a5a      	ldrh	r2, [r3, #18]
 801faa2:	4b18      	ldr	r3, [pc, #96]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801faa4:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801faa6:	4b17      	ldr	r3, [pc, #92]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801faa8:	8a1b      	ldrh	r3, [r3, #16]
 801faaa:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801faac:	4b15      	ldr	r3, [pc, #84]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801faae:	2200      	movs	r2, #0
 801fab0:	825a      	strh	r2, [r3, #18]
 801fab2:	e005      	b.n	801fac0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801fab4:	4b13      	ldr	r3, [pc, #76]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fab6:	8a1a      	ldrh	r2, [r3, #16]
 801fab8:	4b12      	ldr	r3, [pc, #72]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801faba:	8a5b      	ldrh	r3, [r3, #18]
 801fabc:	1ad3      	subs	r3, r2, r3
 801fabe:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801fac0:	8afa      	ldrh	r2, [r7, #22]
 801fac2:	88fb      	ldrh	r3, [r7, #6]
 801fac4:	429a      	cmp	r2, r3
 801fac6:	d90f      	bls.n	801fae8 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801fac8:	4b0e      	ldr	r3, [pc, #56]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801faca:	8a5a      	ldrh	r2, [r3, #18]
 801facc:	683b      	ldr	r3, [r7, #0]
 801face:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801fad0:	4b0c      	ldr	r3, [pc, #48]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fad2:	8a5a      	ldrh	r2, [r3, #18]
 801fad4:	88fb      	ldrh	r3, [r7, #6]
 801fad6:	4413      	add	r3, r2
 801fad8:	b29b      	uxth	r3, r3
 801fada:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801fade:	b29a      	uxth	r2, r3
 801fae0:	4b08      	ldr	r3, [pc, #32]	@ (801fb04 <TRACE_AllocateBufer+0xf8>)
 801fae2:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801fae4:	2300      	movs	r3, #0
 801fae6:	82bb      	strh	r3, [r7, #20]
 801fae8:	693b      	ldr	r3, [r7, #16]
 801faea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801faec:	68bb      	ldr	r3, [r7, #8]
 801faee:	f383 8810 	msr	PRIMASK, r3
}
 801faf2:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801faf4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801faf8:	4618      	mov	r0, r3
 801fafa:	371c      	adds	r7, #28
 801fafc:	46bd      	mov	sp, r7
 801fafe:	bc80      	pop	{r7}
 801fb00:	4770      	bx	lr
 801fb02:	bf00      	nop
 801fb04:	200022dc 	.word	0x200022dc

0801fb08 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801fb08:	b480      	push	{r7}
 801fb0a:	b085      	sub	sp, #20
 801fb0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fb0e:	f3ef 8310 	mrs	r3, PRIMASK
 801fb12:	607b      	str	r3, [r7, #4]
  return(result);
 801fb14:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fb16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801fb18:	b672      	cpsid	i
}
 801fb1a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801fb1c:	4b08      	ldr	r3, [pc, #32]	@ (801fb40 <TRACE_Lock+0x38>)
 801fb1e:	8adb      	ldrh	r3, [r3, #22]
 801fb20:	3301      	adds	r3, #1
 801fb22:	b29a      	uxth	r2, r3
 801fb24:	4b06      	ldr	r3, [pc, #24]	@ (801fb40 <TRACE_Lock+0x38>)
 801fb26:	82da      	strh	r2, [r3, #22]
 801fb28:	68fb      	ldr	r3, [r7, #12]
 801fb2a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fb2c:	68bb      	ldr	r3, [r7, #8]
 801fb2e:	f383 8810 	msr	PRIMASK, r3
}
 801fb32:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801fb34:	bf00      	nop
 801fb36:	3714      	adds	r7, #20
 801fb38:	46bd      	mov	sp, r7
 801fb3a:	bc80      	pop	{r7}
 801fb3c:	4770      	bx	lr
 801fb3e:	bf00      	nop
 801fb40:	200022dc 	.word	0x200022dc

0801fb44 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801fb44:	b480      	push	{r7}
 801fb46:	b085      	sub	sp, #20
 801fb48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fb4a:	f3ef 8310 	mrs	r3, PRIMASK
 801fb4e:	607b      	str	r3, [r7, #4]
  return(result);
 801fb50:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801fb52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801fb54:	b672      	cpsid	i
}
 801fb56:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801fb58:	4b08      	ldr	r3, [pc, #32]	@ (801fb7c <TRACE_UnLock+0x38>)
 801fb5a:	8adb      	ldrh	r3, [r3, #22]
 801fb5c:	3b01      	subs	r3, #1
 801fb5e:	b29a      	uxth	r2, r3
 801fb60:	4b06      	ldr	r3, [pc, #24]	@ (801fb7c <TRACE_UnLock+0x38>)
 801fb62:	82da      	strh	r2, [r3, #22]
 801fb64:	68fb      	ldr	r3, [r7, #12]
 801fb66:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fb68:	68bb      	ldr	r3, [r7, #8]
 801fb6a:	f383 8810 	msr	PRIMASK, r3
}
 801fb6e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801fb70:	bf00      	nop
 801fb72:	3714      	adds	r7, #20
 801fb74:	46bd      	mov	sp, r7
 801fb76:	bc80      	pop	{r7}
 801fb78:	4770      	bx	lr
 801fb7a:	bf00      	nop
 801fb7c:	200022dc 	.word	0x200022dc

0801fb80 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801fb80:	b480      	push	{r7}
 801fb82:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801fb84:	4b05      	ldr	r3, [pc, #20]	@ (801fb9c <TRACE_IsLocked+0x1c>)
 801fb86:	8adb      	ldrh	r3, [r3, #22]
 801fb88:	2b00      	cmp	r3, #0
 801fb8a:	bf14      	ite	ne
 801fb8c:	2301      	movne	r3, #1
 801fb8e:	2300      	moveq	r3, #0
 801fb90:	b2db      	uxtb	r3, r3
}
 801fb92:	4618      	mov	r0, r3
 801fb94:	46bd      	mov	sp, r7
 801fb96:	bc80      	pop	{r7}
 801fb98:	4770      	bx	lr
 801fb9a:	bf00      	nop
 801fb9c:	200022dc 	.word	0x200022dc

0801fba0 <atof>:
 801fba0:	2100      	movs	r1, #0
 801fba2:	f000 bdf9 	b.w	8020798 <strtod>

0801fba6 <atol>:
 801fba6:	220a      	movs	r2, #10
 801fba8:	2100      	movs	r1, #0
 801fbaa:	f000 be7b 	b.w	80208a4 <strtol>

0801fbae <sulp>:
 801fbae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fbb2:	460f      	mov	r7, r1
 801fbb4:	4690      	mov	r8, r2
 801fbb6:	f002 f805 	bl	8021bc4 <__ulp>
 801fbba:	4604      	mov	r4, r0
 801fbbc:	460d      	mov	r5, r1
 801fbbe:	f1b8 0f00 	cmp.w	r8, #0
 801fbc2:	d011      	beq.n	801fbe8 <sulp+0x3a>
 801fbc4:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801fbc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801fbcc:	2b00      	cmp	r3, #0
 801fbce:	dd0b      	ble.n	801fbe8 <sulp+0x3a>
 801fbd0:	051b      	lsls	r3, r3, #20
 801fbd2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801fbd6:	2400      	movs	r4, #0
 801fbd8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801fbdc:	4622      	mov	r2, r4
 801fbde:	462b      	mov	r3, r5
 801fbe0:	f7e0 fce2 	bl	80005a8 <__aeabi_dmul>
 801fbe4:	4604      	mov	r4, r0
 801fbe6:	460d      	mov	r5, r1
 801fbe8:	4620      	mov	r0, r4
 801fbea:	4629      	mov	r1, r5
 801fbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801fbf0 <_strtod_l>:
 801fbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fbf4:	b09f      	sub	sp, #124	@ 0x7c
 801fbf6:	460c      	mov	r4, r1
 801fbf8:	9217      	str	r2, [sp, #92]	@ 0x5c
 801fbfa:	2200      	movs	r2, #0
 801fbfc:	921a      	str	r2, [sp, #104]	@ 0x68
 801fbfe:	9005      	str	r0, [sp, #20]
 801fc00:	f04f 0a00 	mov.w	sl, #0
 801fc04:	f04f 0b00 	mov.w	fp, #0
 801fc08:	460a      	mov	r2, r1
 801fc0a:	9219      	str	r2, [sp, #100]	@ 0x64
 801fc0c:	7811      	ldrb	r1, [r2, #0]
 801fc0e:	292b      	cmp	r1, #43	@ 0x2b
 801fc10:	d048      	beq.n	801fca4 <_strtod_l+0xb4>
 801fc12:	d836      	bhi.n	801fc82 <_strtod_l+0x92>
 801fc14:	290d      	cmp	r1, #13
 801fc16:	d830      	bhi.n	801fc7a <_strtod_l+0x8a>
 801fc18:	2908      	cmp	r1, #8
 801fc1a:	d830      	bhi.n	801fc7e <_strtod_l+0x8e>
 801fc1c:	2900      	cmp	r1, #0
 801fc1e:	d039      	beq.n	801fc94 <_strtod_l+0xa4>
 801fc20:	2200      	movs	r2, #0
 801fc22:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fc24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801fc26:	782a      	ldrb	r2, [r5, #0]
 801fc28:	2a30      	cmp	r2, #48	@ 0x30
 801fc2a:	f040 80b1 	bne.w	801fd90 <_strtod_l+0x1a0>
 801fc2e:	786a      	ldrb	r2, [r5, #1]
 801fc30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801fc34:	2a58      	cmp	r2, #88	@ 0x58
 801fc36:	d16c      	bne.n	801fd12 <_strtod_l+0x122>
 801fc38:	9302      	str	r3, [sp, #8]
 801fc3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fc3c:	9301      	str	r3, [sp, #4]
 801fc3e:	ab1a      	add	r3, sp, #104	@ 0x68
 801fc40:	9300      	str	r3, [sp, #0]
 801fc42:	4a8d      	ldr	r2, [pc, #564]	@ (801fe78 <_strtod_l+0x288>)
 801fc44:	9805      	ldr	r0, [sp, #20]
 801fc46:	ab1b      	add	r3, sp, #108	@ 0x6c
 801fc48:	a919      	add	r1, sp, #100	@ 0x64
 801fc4a:	f001 f8b7 	bl	8020dbc <__gethex>
 801fc4e:	f010 060f 	ands.w	r6, r0, #15
 801fc52:	4604      	mov	r4, r0
 801fc54:	d005      	beq.n	801fc62 <_strtod_l+0x72>
 801fc56:	2e06      	cmp	r6, #6
 801fc58:	d126      	bne.n	801fca8 <_strtod_l+0xb8>
 801fc5a:	3501      	adds	r5, #1
 801fc5c:	2300      	movs	r3, #0
 801fc5e:	9519      	str	r5, [sp, #100]	@ 0x64
 801fc60:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fc62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fc64:	2b00      	cmp	r3, #0
 801fc66:	f040 857e 	bne.w	8020766 <_strtod_l+0xb76>
 801fc6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fc6c:	b1bb      	cbz	r3, 801fc9e <_strtod_l+0xae>
 801fc6e:	4650      	mov	r0, sl
 801fc70:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801fc74:	b01f      	add	sp, #124	@ 0x7c
 801fc76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc7a:	2920      	cmp	r1, #32
 801fc7c:	d1d0      	bne.n	801fc20 <_strtod_l+0x30>
 801fc7e:	3201      	adds	r2, #1
 801fc80:	e7c3      	b.n	801fc0a <_strtod_l+0x1a>
 801fc82:	292d      	cmp	r1, #45	@ 0x2d
 801fc84:	d1cc      	bne.n	801fc20 <_strtod_l+0x30>
 801fc86:	2101      	movs	r1, #1
 801fc88:	910b      	str	r1, [sp, #44]	@ 0x2c
 801fc8a:	1c51      	adds	r1, r2, #1
 801fc8c:	9119      	str	r1, [sp, #100]	@ 0x64
 801fc8e:	7852      	ldrb	r2, [r2, #1]
 801fc90:	2a00      	cmp	r2, #0
 801fc92:	d1c7      	bne.n	801fc24 <_strtod_l+0x34>
 801fc94:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fc96:	9419      	str	r4, [sp, #100]	@ 0x64
 801fc98:	2b00      	cmp	r3, #0
 801fc9a:	f040 8562 	bne.w	8020762 <_strtod_l+0xb72>
 801fc9e:	4650      	mov	r0, sl
 801fca0:	4659      	mov	r1, fp
 801fca2:	e7e7      	b.n	801fc74 <_strtod_l+0x84>
 801fca4:	2100      	movs	r1, #0
 801fca6:	e7ef      	b.n	801fc88 <_strtod_l+0x98>
 801fca8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801fcaa:	b13a      	cbz	r2, 801fcbc <_strtod_l+0xcc>
 801fcac:	2135      	movs	r1, #53	@ 0x35
 801fcae:	a81c      	add	r0, sp, #112	@ 0x70
 801fcb0:	f002 f87a 	bl	8021da8 <__copybits>
 801fcb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fcb6:	9805      	ldr	r0, [sp, #20]
 801fcb8:	f001 fc52 	bl	8021560 <_Bfree>
 801fcbc:	3e01      	subs	r6, #1
 801fcbe:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801fcc0:	2e04      	cmp	r6, #4
 801fcc2:	d806      	bhi.n	801fcd2 <_strtod_l+0xe2>
 801fcc4:	e8df f006 	tbb	[pc, r6]
 801fcc8:	201d0314 	.word	0x201d0314
 801fccc:	14          	.byte	0x14
 801fccd:	00          	.byte	0x00
 801fcce:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801fcd2:	05e1      	lsls	r1, r4, #23
 801fcd4:	bf48      	it	mi
 801fcd6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801fcda:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801fcde:	0d1b      	lsrs	r3, r3, #20
 801fce0:	051b      	lsls	r3, r3, #20
 801fce2:	2b00      	cmp	r3, #0
 801fce4:	d1bd      	bne.n	801fc62 <_strtod_l+0x72>
 801fce6:	f000 ff75 	bl	8020bd4 <__errno>
 801fcea:	2322      	movs	r3, #34	@ 0x22
 801fcec:	6003      	str	r3, [r0, #0]
 801fcee:	e7b8      	b.n	801fc62 <_strtod_l+0x72>
 801fcf0:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801fcf4:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801fcf8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801fcfc:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801fd00:	e7e7      	b.n	801fcd2 <_strtod_l+0xe2>
 801fd02:	f8df b178 	ldr.w	fp, [pc, #376]	@ 801fe7c <_strtod_l+0x28c>
 801fd06:	e7e4      	b.n	801fcd2 <_strtod_l+0xe2>
 801fd08:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801fd0c:	f04f 3aff 	mov.w	sl, #4294967295
 801fd10:	e7df      	b.n	801fcd2 <_strtod_l+0xe2>
 801fd12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fd14:	1c5a      	adds	r2, r3, #1
 801fd16:	9219      	str	r2, [sp, #100]	@ 0x64
 801fd18:	785b      	ldrb	r3, [r3, #1]
 801fd1a:	2b30      	cmp	r3, #48	@ 0x30
 801fd1c:	d0f9      	beq.n	801fd12 <_strtod_l+0x122>
 801fd1e:	2b00      	cmp	r3, #0
 801fd20:	d09f      	beq.n	801fc62 <_strtod_l+0x72>
 801fd22:	2301      	movs	r3, #1
 801fd24:	9309      	str	r3, [sp, #36]	@ 0x24
 801fd26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fd28:	930c      	str	r3, [sp, #48]	@ 0x30
 801fd2a:	2300      	movs	r3, #0
 801fd2c:	9308      	str	r3, [sp, #32]
 801fd2e:	930a      	str	r3, [sp, #40]	@ 0x28
 801fd30:	461f      	mov	r7, r3
 801fd32:	220a      	movs	r2, #10
 801fd34:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801fd36:	7805      	ldrb	r5, [r0, #0]
 801fd38:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801fd3c:	b2d9      	uxtb	r1, r3
 801fd3e:	2909      	cmp	r1, #9
 801fd40:	d928      	bls.n	801fd94 <_strtod_l+0x1a4>
 801fd42:	494f      	ldr	r1, [pc, #316]	@ (801fe80 <_strtod_l+0x290>)
 801fd44:	2201      	movs	r2, #1
 801fd46:	f000 fec4 	bl	8020ad2 <strncmp>
 801fd4a:	2800      	cmp	r0, #0
 801fd4c:	d032      	beq.n	801fdb4 <_strtod_l+0x1c4>
 801fd4e:	2000      	movs	r0, #0
 801fd50:	462a      	mov	r2, r5
 801fd52:	4681      	mov	r9, r0
 801fd54:	463d      	mov	r5, r7
 801fd56:	4603      	mov	r3, r0
 801fd58:	2a65      	cmp	r2, #101	@ 0x65
 801fd5a:	d001      	beq.n	801fd60 <_strtod_l+0x170>
 801fd5c:	2a45      	cmp	r2, #69	@ 0x45
 801fd5e:	d114      	bne.n	801fd8a <_strtod_l+0x19a>
 801fd60:	b91d      	cbnz	r5, 801fd6a <_strtod_l+0x17a>
 801fd62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fd64:	4302      	orrs	r2, r0
 801fd66:	d095      	beq.n	801fc94 <_strtod_l+0xa4>
 801fd68:	2500      	movs	r5, #0
 801fd6a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801fd6c:	1c62      	adds	r2, r4, #1
 801fd6e:	9219      	str	r2, [sp, #100]	@ 0x64
 801fd70:	7862      	ldrb	r2, [r4, #1]
 801fd72:	2a2b      	cmp	r2, #43	@ 0x2b
 801fd74:	d077      	beq.n	801fe66 <_strtod_l+0x276>
 801fd76:	2a2d      	cmp	r2, #45	@ 0x2d
 801fd78:	d07b      	beq.n	801fe72 <_strtod_l+0x282>
 801fd7a:	f04f 0c00 	mov.w	ip, #0
 801fd7e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801fd82:	2909      	cmp	r1, #9
 801fd84:	f240 8082 	bls.w	801fe8c <_strtod_l+0x29c>
 801fd88:	9419      	str	r4, [sp, #100]	@ 0x64
 801fd8a:	f04f 0800 	mov.w	r8, #0
 801fd8e:	e0a2      	b.n	801fed6 <_strtod_l+0x2e6>
 801fd90:	2300      	movs	r3, #0
 801fd92:	e7c7      	b.n	801fd24 <_strtod_l+0x134>
 801fd94:	2f08      	cmp	r7, #8
 801fd96:	bfd5      	itete	le
 801fd98:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801fd9a:	9908      	ldrgt	r1, [sp, #32]
 801fd9c:	fb02 3301 	mlale	r3, r2, r1, r3
 801fda0:	fb02 3301 	mlagt	r3, r2, r1, r3
 801fda4:	f100 0001 	add.w	r0, r0, #1
 801fda8:	bfd4      	ite	le
 801fdaa:	930a      	strle	r3, [sp, #40]	@ 0x28
 801fdac:	9308      	strgt	r3, [sp, #32]
 801fdae:	3701      	adds	r7, #1
 801fdb0:	9019      	str	r0, [sp, #100]	@ 0x64
 801fdb2:	e7bf      	b.n	801fd34 <_strtod_l+0x144>
 801fdb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fdb6:	1c5a      	adds	r2, r3, #1
 801fdb8:	9219      	str	r2, [sp, #100]	@ 0x64
 801fdba:	785a      	ldrb	r2, [r3, #1]
 801fdbc:	b37f      	cbz	r7, 801fe1e <_strtod_l+0x22e>
 801fdbe:	4681      	mov	r9, r0
 801fdc0:	463d      	mov	r5, r7
 801fdc2:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801fdc6:	2b09      	cmp	r3, #9
 801fdc8:	d912      	bls.n	801fdf0 <_strtod_l+0x200>
 801fdca:	2301      	movs	r3, #1
 801fdcc:	e7c4      	b.n	801fd58 <_strtod_l+0x168>
 801fdce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fdd0:	1c5a      	adds	r2, r3, #1
 801fdd2:	9219      	str	r2, [sp, #100]	@ 0x64
 801fdd4:	785a      	ldrb	r2, [r3, #1]
 801fdd6:	3001      	adds	r0, #1
 801fdd8:	2a30      	cmp	r2, #48	@ 0x30
 801fdda:	d0f8      	beq.n	801fdce <_strtod_l+0x1de>
 801fddc:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801fde0:	2b08      	cmp	r3, #8
 801fde2:	f200 84c5 	bhi.w	8020770 <_strtod_l+0xb80>
 801fde6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fde8:	930c      	str	r3, [sp, #48]	@ 0x30
 801fdea:	4681      	mov	r9, r0
 801fdec:	2000      	movs	r0, #0
 801fdee:	4605      	mov	r5, r0
 801fdf0:	3a30      	subs	r2, #48	@ 0x30
 801fdf2:	f100 0301 	add.w	r3, r0, #1
 801fdf6:	d02a      	beq.n	801fe4e <_strtod_l+0x25e>
 801fdf8:	4499      	add	r9, r3
 801fdfa:	eb00 0c05 	add.w	ip, r0, r5
 801fdfe:	462b      	mov	r3, r5
 801fe00:	210a      	movs	r1, #10
 801fe02:	4563      	cmp	r3, ip
 801fe04:	d10d      	bne.n	801fe22 <_strtod_l+0x232>
 801fe06:	1c69      	adds	r1, r5, #1
 801fe08:	4401      	add	r1, r0
 801fe0a:	4428      	add	r0, r5
 801fe0c:	2808      	cmp	r0, #8
 801fe0e:	dc16      	bgt.n	801fe3e <_strtod_l+0x24e>
 801fe10:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801fe12:	230a      	movs	r3, #10
 801fe14:	fb03 2300 	mla	r3, r3, r0, r2
 801fe18:	930a      	str	r3, [sp, #40]	@ 0x28
 801fe1a:	2300      	movs	r3, #0
 801fe1c:	e018      	b.n	801fe50 <_strtod_l+0x260>
 801fe1e:	4638      	mov	r0, r7
 801fe20:	e7da      	b.n	801fdd8 <_strtod_l+0x1e8>
 801fe22:	2b08      	cmp	r3, #8
 801fe24:	f103 0301 	add.w	r3, r3, #1
 801fe28:	dc03      	bgt.n	801fe32 <_strtod_l+0x242>
 801fe2a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801fe2c:	434e      	muls	r6, r1
 801fe2e:	960a      	str	r6, [sp, #40]	@ 0x28
 801fe30:	e7e7      	b.n	801fe02 <_strtod_l+0x212>
 801fe32:	2b10      	cmp	r3, #16
 801fe34:	bfde      	ittt	le
 801fe36:	9e08      	ldrle	r6, [sp, #32]
 801fe38:	434e      	mulle	r6, r1
 801fe3a:	9608      	strle	r6, [sp, #32]
 801fe3c:	e7e1      	b.n	801fe02 <_strtod_l+0x212>
 801fe3e:	280f      	cmp	r0, #15
 801fe40:	dceb      	bgt.n	801fe1a <_strtod_l+0x22a>
 801fe42:	9808      	ldr	r0, [sp, #32]
 801fe44:	230a      	movs	r3, #10
 801fe46:	fb03 2300 	mla	r3, r3, r0, r2
 801fe4a:	9308      	str	r3, [sp, #32]
 801fe4c:	e7e5      	b.n	801fe1a <_strtod_l+0x22a>
 801fe4e:	4629      	mov	r1, r5
 801fe50:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fe52:	1c50      	adds	r0, r2, #1
 801fe54:	9019      	str	r0, [sp, #100]	@ 0x64
 801fe56:	7852      	ldrb	r2, [r2, #1]
 801fe58:	4618      	mov	r0, r3
 801fe5a:	460d      	mov	r5, r1
 801fe5c:	e7b1      	b.n	801fdc2 <_strtod_l+0x1d2>
 801fe5e:	f04f 0900 	mov.w	r9, #0
 801fe62:	2301      	movs	r3, #1
 801fe64:	e77d      	b.n	801fd62 <_strtod_l+0x172>
 801fe66:	f04f 0c00 	mov.w	ip, #0
 801fe6a:	1ca2      	adds	r2, r4, #2
 801fe6c:	9219      	str	r2, [sp, #100]	@ 0x64
 801fe6e:	78a2      	ldrb	r2, [r4, #2]
 801fe70:	e785      	b.n	801fd7e <_strtod_l+0x18e>
 801fe72:	f04f 0c01 	mov.w	ip, #1
 801fe76:	e7f8      	b.n	801fe6a <_strtod_l+0x27a>
 801fe78:	08023d28 	.word	0x08023d28
 801fe7c:	7ff00000 	.word	0x7ff00000
 801fe80:	08023d04 	.word	0x08023d04
 801fe84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fe86:	1c51      	adds	r1, r2, #1
 801fe88:	9119      	str	r1, [sp, #100]	@ 0x64
 801fe8a:	7852      	ldrb	r2, [r2, #1]
 801fe8c:	2a30      	cmp	r2, #48	@ 0x30
 801fe8e:	d0f9      	beq.n	801fe84 <_strtod_l+0x294>
 801fe90:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801fe94:	2908      	cmp	r1, #8
 801fe96:	f63f af78 	bhi.w	801fd8a <_strtod_l+0x19a>
 801fe9a:	3a30      	subs	r2, #48	@ 0x30
 801fe9c:	920e      	str	r2, [sp, #56]	@ 0x38
 801fe9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fea0:	920f      	str	r2, [sp, #60]	@ 0x3c
 801fea2:	f04f 080a 	mov.w	r8, #10
 801fea6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fea8:	1c56      	adds	r6, r2, #1
 801feaa:	9619      	str	r6, [sp, #100]	@ 0x64
 801feac:	7852      	ldrb	r2, [r2, #1]
 801feae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801feb2:	f1be 0f09 	cmp.w	lr, #9
 801feb6:	d939      	bls.n	801ff2c <_strtod_l+0x33c>
 801feb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801feba:	1a76      	subs	r6, r6, r1
 801febc:	2e08      	cmp	r6, #8
 801febe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801fec2:	dc03      	bgt.n	801fecc <_strtod_l+0x2dc>
 801fec4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801fec6:	4588      	cmp	r8, r1
 801fec8:	bfa8      	it	ge
 801feca:	4688      	movge	r8, r1
 801fecc:	f1bc 0f00 	cmp.w	ip, #0
 801fed0:	d001      	beq.n	801fed6 <_strtod_l+0x2e6>
 801fed2:	f1c8 0800 	rsb	r8, r8, #0
 801fed6:	2d00      	cmp	r5, #0
 801fed8:	d14e      	bne.n	801ff78 <_strtod_l+0x388>
 801feda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801fedc:	4308      	orrs	r0, r1
 801fede:	f47f aec0 	bne.w	801fc62 <_strtod_l+0x72>
 801fee2:	2b00      	cmp	r3, #0
 801fee4:	f47f aed6 	bne.w	801fc94 <_strtod_l+0xa4>
 801fee8:	2a69      	cmp	r2, #105	@ 0x69
 801feea:	d028      	beq.n	801ff3e <_strtod_l+0x34e>
 801feec:	dc25      	bgt.n	801ff3a <_strtod_l+0x34a>
 801feee:	2a49      	cmp	r2, #73	@ 0x49
 801fef0:	d025      	beq.n	801ff3e <_strtod_l+0x34e>
 801fef2:	2a4e      	cmp	r2, #78	@ 0x4e
 801fef4:	f47f aece 	bne.w	801fc94 <_strtod_l+0xa4>
 801fef8:	499a      	ldr	r1, [pc, #616]	@ (8020164 <_strtod_l+0x574>)
 801fefa:	a819      	add	r0, sp, #100	@ 0x64
 801fefc:	f001 f980 	bl	8021200 <__match>
 801ff00:	2800      	cmp	r0, #0
 801ff02:	f43f aec7 	beq.w	801fc94 <_strtod_l+0xa4>
 801ff06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ff08:	781b      	ldrb	r3, [r3, #0]
 801ff0a:	2b28      	cmp	r3, #40	@ 0x28
 801ff0c:	d12e      	bne.n	801ff6c <_strtod_l+0x37c>
 801ff0e:	4996      	ldr	r1, [pc, #600]	@ (8020168 <_strtod_l+0x578>)
 801ff10:	aa1c      	add	r2, sp, #112	@ 0x70
 801ff12:	a819      	add	r0, sp, #100	@ 0x64
 801ff14:	f001 f988 	bl	8021228 <__hexnan>
 801ff18:	2805      	cmp	r0, #5
 801ff1a:	d127      	bne.n	801ff6c <_strtod_l+0x37c>
 801ff1c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ff1e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801ff22:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801ff26:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801ff2a:	e69a      	b.n	801fc62 <_strtod_l+0x72>
 801ff2c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801ff2e:	fb08 2101 	mla	r1, r8, r1, r2
 801ff32:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801ff36:	920e      	str	r2, [sp, #56]	@ 0x38
 801ff38:	e7b5      	b.n	801fea6 <_strtod_l+0x2b6>
 801ff3a:	2a6e      	cmp	r2, #110	@ 0x6e
 801ff3c:	e7da      	b.n	801fef4 <_strtod_l+0x304>
 801ff3e:	498b      	ldr	r1, [pc, #556]	@ (802016c <_strtod_l+0x57c>)
 801ff40:	a819      	add	r0, sp, #100	@ 0x64
 801ff42:	f001 f95d 	bl	8021200 <__match>
 801ff46:	2800      	cmp	r0, #0
 801ff48:	f43f aea4 	beq.w	801fc94 <_strtod_l+0xa4>
 801ff4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ff4e:	4988      	ldr	r1, [pc, #544]	@ (8020170 <_strtod_l+0x580>)
 801ff50:	3b01      	subs	r3, #1
 801ff52:	a819      	add	r0, sp, #100	@ 0x64
 801ff54:	9319      	str	r3, [sp, #100]	@ 0x64
 801ff56:	f001 f953 	bl	8021200 <__match>
 801ff5a:	b910      	cbnz	r0, 801ff62 <_strtod_l+0x372>
 801ff5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ff5e:	3301      	adds	r3, #1
 801ff60:	9319      	str	r3, [sp, #100]	@ 0x64
 801ff62:	f8df b210 	ldr.w	fp, [pc, #528]	@ 8020174 <_strtod_l+0x584>
 801ff66:	f04f 0a00 	mov.w	sl, #0
 801ff6a:	e67a      	b.n	801fc62 <_strtod_l+0x72>
 801ff6c:	4882      	ldr	r0, [pc, #520]	@ (8020178 <_strtod_l+0x588>)
 801ff6e:	f000 fe6d 	bl	8020c4c <nan>
 801ff72:	4682      	mov	sl, r0
 801ff74:	468b      	mov	fp, r1
 801ff76:	e674      	b.n	801fc62 <_strtod_l+0x72>
 801ff78:	eba8 0309 	sub.w	r3, r8, r9
 801ff7c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801ff7e:	9309      	str	r3, [sp, #36]	@ 0x24
 801ff80:	2f00      	cmp	r7, #0
 801ff82:	bf08      	it	eq
 801ff84:	462f      	moveq	r7, r5
 801ff86:	2d10      	cmp	r5, #16
 801ff88:	462c      	mov	r4, r5
 801ff8a:	bfa8      	it	ge
 801ff8c:	2410      	movge	r4, #16
 801ff8e:	f7e0 fa91 	bl	80004b4 <__aeabi_ui2d>
 801ff92:	2d09      	cmp	r5, #9
 801ff94:	4682      	mov	sl, r0
 801ff96:	468b      	mov	fp, r1
 801ff98:	dc11      	bgt.n	801ffbe <_strtod_l+0x3ce>
 801ff9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ff9c:	2b00      	cmp	r3, #0
 801ff9e:	f43f ae60 	beq.w	801fc62 <_strtod_l+0x72>
 801ffa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ffa4:	dd76      	ble.n	8020094 <_strtod_l+0x4a4>
 801ffa6:	2b16      	cmp	r3, #22
 801ffa8:	dc5d      	bgt.n	8020066 <_strtod_l+0x476>
 801ffaa:	4974      	ldr	r1, [pc, #464]	@ (802017c <_strtod_l+0x58c>)
 801ffac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ffb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ffb4:	4652      	mov	r2, sl
 801ffb6:	465b      	mov	r3, fp
 801ffb8:	f7e0 faf6 	bl	80005a8 <__aeabi_dmul>
 801ffbc:	e7d9      	b.n	801ff72 <_strtod_l+0x382>
 801ffbe:	4b6f      	ldr	r3, [pc, #444]	@ (802017c <_strtod_l+0x58c>)
 801ffc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ffc4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801ffc8:	f7e0 faee 	bl	80005a8 <__aeabi_dmul>
 801ffcc:	4682      	mov	sl, r0
 801ffce:	9808      	ldr	r0, [sp, #32]
 801ffd0:	468b      	mov	fp, r1
 801ffd2:	f7e0 fa6f 	bl	80004b4 <__aeabi_ui2d>
 801ffd6:	4602      	mov	r2, r0
 801ffd8:	460b      	mov	r3, r1
 801ffda:	4650      	mov	r0, sl
 801ffdc:	4659      	mov	r1, fp
 801ffde:	f7e0 f92d 	bl	800023c <__adddf3>
 801ffe2:	2d0f      	cmp	r5, #15
 801ffe4:	4682      	mov	sl, r0
 801ffe6:	468b      	mov	fp, r1
 801ffe8:	ddd7      	ble.n	801ff9a <_strtod_l+0x3aa>
 801ffea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ffec:	1b2c      	subs	r4, r5, r4
 801ffee:	441c      	add	r4, r3
 801fff0:	2c00      	cmp	r4, #0
 801fff2:	f340 8096 	ble.w	8020122 <_strtod_l+0x532>
 801fff6:	f014 030f 	ands.w	r3, r4, #15
 801fffa:	d00a      	beq.n	8020012 <_strtod_l+0x422>
 801fffc:	495f      	ldr	r1, [pc, #380]	@ (802017c <_strtod_l+0x58c>)
 801fffe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8020002:	4652      	mov	r2, sl
 8020004:	465b      	mov	r3, fp
 8020006:	e9d1 0100 	ldrd	r0, r1, [r1]
 802000a:	f7e0 facd 	bl	80005a8 <__aeabi_dmul>
 802000e:	4682      	mov	sl, r0
 8020010:	468b      	mov	fp, r1
 8020012:	f034 040f 	bics.w	r4, r4, #15
 8020016:	d073      	beq.n	8020100 <_strtod_l+0x510>
 8020018:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 802001c:	dd48      	ble.n	80200b0 <_strtod_l+0x4c0>
 802001e:	2400      	movs	r4, #0
 8020020:	46a0      	mov	r8, r4
 8020022:	940a      	str	r4, [sp, #40]	@ 0x28
 8020024:	46a1      	mov	r9, r4
 8020026:	9a05      	ldr	r2, [sp, #20]
 8020028:	f8df b148 	ldr.w	fp, [pc, #328]	@ 8020174 <_strtod_l+0x584>
 802002c:	2322      	movs	r3, #34	@ 0x22
 802002e:	6013      	str	r3, [r2, #0]
 8020030:	f04f 0a00 	mov.w	sl, #0
 8020034:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020036:	2b00      	cmp	r3, #0
 8020038:	f43f ae13 	beq.w	801fc62 <_strtod_l+0x72>
 802003c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802003e:	9805      	ldr	r0, [sp, #20]
 8020040:	f001 fa8e 	bl	8021560 <_Bfree>
 8020044:	9805      	ldr	r0, [sp, #20]
 8020046:	4649      	mov	r1, r9
 8020048:	f001 fa8a 	bl	8021560 <_Bfree>
 802004c:	9805      	ldr	r0, [sp, #20]
 802004e:	4641      	mov	r1, r8
 8020050:	f001 fa86 	bl	8021560 <_Bfree>
 8020054:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8020056:	9805      	ldr	r0, [sp, #20]
 8020058:	f001 fa82 	bl	8021560 <_Bfree>
 802005c:	9805      	ldr	r0, [sp, #20]
 802005e:	4621      	mov	r1, r4
 8020060:	f001 fa7e 	bl	8021560 <_Bfree>
 8020064:	e5fd      	b.n	801fc62 <_strtod_l+0x72>
 8020066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020068:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 802006c:	4293      	cmp	r3, r2
 802006e:	dbbc      	blt.n	801ffea <_strtod_l+0x3fa>
 8020070:	4c42      	ldr	r4, [pc, #264]	@ (802017c <_strtod_l+0x58c>)
 8020072:	f1c5 050f 	rsb	r5, r5, #15
 8020076:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 802007a:	4652      	mov	r2, sl
 802007c:	465b      	mov	r3, fp
 802007e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8020082:	f7e0 fa91 	bl	80005a8 <__aeabi_dmul>
 8020086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020088:	1b5d      	subs	r5, r3, r5
 802008a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 802008e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8020092:	e791      	b.n	801ffb8 <_strtod_l+0x3c8>
 8020094:	3316      	adds	r3, #22
 8020096:	dba8      	blt.n	801ffea <_strtod_l+0x3fa>
 8020098:	4b38      	ldr	r3, [pc, #224]	@ (802017c <_strtod_l+0x58c>)
 802009a:	eba9 0808 	sub.w	r8, r9, r8
 802009e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80200a2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80200a6:	4650      	mov	r0, sl
 80200a8:	4659      	mov	r1, fp
 80200aa:	f7e0 fba7 	bl	80007fc <__aeabi_ddiv>
 80200ae:	e760      	b.n	801ff72 <_strtod_l+0x382>
 80200b0:	4b33      	ldr	r3, [pc, #204]	@ (8020180 <_strtod_l+0x590>)
 80200b2:	9308      	str	r3, [sp, #32]
 80200b4:	2300      	movs	r3, #0
 80200b6:	1124      	asrs	r4, r4, #4
 80200b8:	4650      	mov	r0, sl
 80200ba:	4659      	mov	r1, fp
 80200bc:	461e      	mov	r6, r3
 80200be:	2c01      	cmp	r4, #1
 80200c0:	dc21      	bgt.n	8020106 <_strtod_l+0x516>
 80200c2:	b10b      	cbz	r3, 80200c8 <_strtod_l+0x4d8>
 80200c4:	4682      	mov	sl, r0
 80200c6:	468b      	mov	fp, r1
 80200c8:	492d      	ldr	r1, [pc, #180]	@ (8020180 <_strtod_l+0x590>)
 80200ca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80200ce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80200d2:	4652      	mov	r2, sl
 80200d4:	465b      	mov	r3, fp
 80200d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80200da:	f7e0 fa65 	bl	80005a8 <__aeabi_dmul>
 80200de:	4b25      	ldr	r3, [pc, #148]	@ (8020174 <_strtod_l+0x584>)
 80200e0:	460a      	mov	r2, r1
 80200e2:	400b      	ands	r3, r1
 80200e4:	4927      	ldr	r1, [pc, #156]	@ (8020184 <_strtod_l+0x594>)
 80200e6:	428b      	cmp	r3, r1
 80200e8:	4682      	mov	sl, r0
 80200ea:	d898      	bhi.n	802001e <_strtod_l+0x42e>
 80200ec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80200f0:	428b      	cmp	r3, r1
 80200f2:	bf86      	itte	hi
 80200f4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8020188 <_strtod_l+0x598>
 80200f8:	f04f 3aff 	movhi.w	sl, #4294967295
 80200fc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8020100:	2300      	movs	r3, #0
 8020102:	9308      	str	r3, [sp, #32]
 8020104:	e07a      	b.n	80201fc <_strtod_l+0x60c>
 8020106:	07e2      	lsls	r2, r4, #31
 8020108:	d505      	bpl.n	8020116 <_strtod_l+0x526>
 802010a:	9b08      	ldr	r3, [sp, #32]
 802010c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020110:	f7e0 fa4a 	bl	80005a8 <__aeabi_dmul>
 8020114:	2301      	movs	r3, #1
 8020116:	9a08      	ldr	r2, [sp, #32]
 8020118:	3208      	adds	r2, #8
 802011a:	3601      	adds	r6, #1
 802011c:	1064      	asrs	r4, r4, #1
 802011e:	9208      	str	r2, [sp, #32]
 8020120:	e7cd      	b.n	80200be <_strtod_l+0x4ce>
 8020122:	d0ed      	beq.n	8020100 <_strtod_l+0x510>
 8020124:	4264      	negs	r4, r4
 8020126:	f014 020f 	ands.w	r2, r4, #15
 802012a:	d00a      	beq.n	8020142 <_strtod_l+0x552>
 802012c:	4b13      	ldr	r3, [pc, #76]	@ (802017c <_strtod_l+0x58c>)
 802012e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8020132:	4650      	mov	r0, sl
 8020134:	4659      	mov	r1, fp
 8020136:	e9d3 2300 	ldrd	r2, r3, [r3]
 802013a:	f7e0 fb5f 	bl	80007fc <__aeabi_ddiv>
 802013e:	4682      	mov	sl, r0
 8020140:	468b      	mov	fp, r1
 8020142:	1124      	asrs	r4, r4, #4
 8020144:	d0dc      	beq.n	8020100 <_strtod_l+0x510>
 8020146:	2c1f      	cmp	r4, #31
 8020148:	dd20      	ble.n	802018c <_strtod_l+0x59c>
 802014a:	2400      	movs	r4, #0
 802014c:	46a0      	mov	r8, r4
 802014e:	940a      	str	r4, [sp, #40]	@ 0x28
 8020150:	46a1      	mov	r9, r4
 8020152:	9a05      	ldr	r2, [sp, #20]
 8020154:	2322      	movs	r3, #34	@ 0x22
 8020156:	f04f 0a00 	mov.w	sl, #0
 802015a:	f04f 0b00 	mov.w	fp, #0
 802015e:	6013      	str	r3, [r2, #0]
 8020160:	e768      	b.n	8020034 <_strtod_l+0x444>
 8020162:	bf00      	nop
 8020164:	08023d0f 	.word	0x08023d0f
 8020168:	08023d14 	.word	0x08023d14
 802016c:	08023d06 	.word	0x08023d06
 8020170:	08023d09 	.word	0x08023d09
 8020174:	7ff00000 	.word	0x7ff00000
 8020178:	0802408b 	.word	0x0802408b
 802017c:	08023f88 	.word	0x08023f88
 8020180:	08023f60 	.word	0x08023f60
 8020184:	7ca00000 	.word	0x7ca00000
 8020188:	7fefffff 	.word	0x7fefffff
 802018c:	f014 0310 	ands.w	r3, r4, #16
 8020190:	bf18      	it	ne
 8020192:	236a      	movne	r3, #106	@ 0x6a
 8020194:	4e77      	ldr	r6, [pc, #476]	@ (8020374 <_strtod_l+0x784>)
 8020196:	9308      	str	r3, [sp, #32]
 8020198:	4650      	mov	r0, sl
 802019a:	4659      	mov	r1, fp
 802019c:	2300      	movs	r3, #0
 802019e:	07e2      	lsls	r2, r4, #31
 80201a0:	d504      	bpl.n	80201ac <_strtod_l+0x5bc>
 80201a2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80201a6:	f7e0 f9ff 	bl	80005a8 <__aeabi_dmul>
 80201aa:	2301      	movs	r3, #1
 80201ac:	1064      	asrs	r4, r4, #1
 80201ae:	f106 0608 	add.w	r6, r6, #8
 80201b2:	d1f4      	bne.n	802019e <_strtod_l+0x5ae>
 80201b4:	b10b      	cbz	r3, 80201ba <_strtod_l+0x5ca>
 80201b6:	4682      	mov	sl, r0
 80201b8:	468b      	mov	fp, r1
 80201ba:	9b08      	ldr	r3, [sp, #32]
 80201bc:	b1b3      	cbz	r3, 80201ec <_strtod_l+0x5fc>
 80201be:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80201c2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80201c6:	2b00      	cmp	r3, #0
 80201c8:	4659      	mov	r1, fp
 80201ca:	dd0f      	ble.n	80201ec <_strtod_l+0x5fc>
 80201cc:	2b1f      	cmp	r3, #31
 80201ce:	dd57      	ble.n	8020280 <_strtod_l+0x690>
 80201d0:	2b34      	cmp	r3, #52	@ 0x34
 80201d2:	bfde      	ittt	le
 80201d4:	f04f 33ff 	movle.w	r3, #4294967295
 80201d8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80201dc:	4093      	lslle	r3, r2
 80201de:	f04f 0a00 	mov.w	sl, #0
 80201e2:	bfcc      	ite	gt
 80201e4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80201e8:	ea03 0b01 	andle.w	fp, r3, r1
 80201ec:	2200      	movs	r2, #0
 80201ee:	2300      	movs	r3, #0
 80201f0:	4650      	mov	r0, sl
 80201f2:	4659      	mov	r1, fp
 80201f4:	f7e0 fc40 	bl	8000a78 <__aeabi_dcmpeq>
 80201f8:	2800      	cmp	r0, #0
 80201fa:	d1a6      	bne.n	802014a <_strtod_l+0x55a>
 80201fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80201fe:	9300      	str	r3, [sp, #0]
 8020200:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8020202:	9805      	ldr	r0, [sp, #20]
 8020204:	462b      	mov	r3, r5
 8020206:	463a      	mov	r2, r7
 8020208:	f001 fa12 	bl	8021630 <__s2b>
 802020c:	900a      	str	r0, [sp, #40]	@ 0x28
 802020e:	2800      	cmp	r0, #0
 8020210:	f43f af05 	beq.w	802001e <_strtod_l+0x42e>
 8020214:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020216:	2a00      	cmp	r2, #0
 8020218:	eba9 0308 	sub.w	r3, r9, r8
 802021c:	bfa8      	it	ge
 802021e:	2300      	movge	r3, #0
 8020220:	9312      	str	r3, [sp, #72]	@ 0x48
 8020222:	2400      	movs	r4, #0
 8020224:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8020228:	9316      	str	r3, [sp, #88]	@ 0x58
 802022a:	46a0      	mov	r8, r4
 802022c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802022e:	9805      	ldr	r0, [sp, #20]
 8020230:	6859      	ldr	r1, [r3, #4]
 8020232:	f001 f955 	bl	80214e0 <_Balloc>
 8020236:	4681      	mov	r9, r0
 8020238:	2800      	cmp	r0, #0
 802023a:	f43f aef4 	beq.w	8020026 <_strtod_l+0x436>
 802023e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8020240:	691a      	ldr	r2, [r3, #16]
 8020242:	3202      	adds	r2, #2
 8020244:	f103 010c 	add.w	r1, r3, #12
 8020248:	0092      	lsls	r2, r2, #2
 802024a:	300c      	adds	r0, #12
 802024c:	f000 fcef 	bl	8020c2e <memcpy>
 8020250:	ab1c      	add	r3, sp, #112	@ 0x70
 8020252:	9301      	str	r3, [sp, #4]
 8020254:	ab1b      	add	r3, sp, #108	@ 0x6c
 8020256:	9300      	str	r3, [sp, #0]
 8020258:	9805      	ldr	r0, [sp, #20]
 802025a:	4652      	mov	r2, sl
 802025c:	465b      	mov	r3, fp
 802025e:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8020262:	f001 fd19 	bl	8021c98 <__d2b>
 8020266:	901a      	str	r0, [sp, #104]	@ 0x68
 8020268:	2800      	cmp	r0, #0
 802026a:	f43f aedc 	beq.w	8020026 <_strtod_l+0x436>
 802026e:	9805      	ldr	r0, [sp, #20]
 8020270:	2101      	movs	r1, #1
 8020272:	f001 fa73 	bl	802175c <__i2b>
 8020276:	4680      	mov	r8, r0
 8020278:	b948      	cbnz	r0, 802028e <_strtod_l+0x69e>
 802027a:	f04f 0800 	mov.w	r8, #0
 802027e:	e6d2      	b.n	8020026 <_strtod_l+0x436>
 8020280:	f04f 32ff 	mov.w	r2, #4294967295
 8020284:	fa02 f303 	lsl.w	r3, r2, r3
 8020288:	ea03 0a0a 	and.w	sl, r3, sl
 802028c:	e7ae      	b.n	80201ec <_strtod_l+0x5fc>
 802028e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8020290:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8020292:	2d00      	cmp	r5, #0
 8020294:	bfab      	itete	ge
 8020296:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8020298:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 802029a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 802029c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 802029e:	bfac      	ite	ge
 80202a0:	18ef      	addge	r7, r5, r3
 80202a2:	1b5e      	sublt	r6, r3, r5
 80202a4:	9b08      	ldr	r3, [sp, #32]
 80202a6:	1aed      	subs	r5, r5, r3
 80202a8:	4415      	add	r5, r2
 80202aa:	4b33      	ldr	r3, [pc, #204]	@ (8020378 <_strtod_l+0x788>)
 80202ac:	3d01      	subs	r5, #1
 80202ae:	429d      	cmp	r5, r3
 80202b0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80202b4:	da50      	bge.n	8020358 <_strtod_l+0x768>
 80202b6:	1b5b      	subs	r3, r3, r5
 80202b8:	2b1f      	cmp	r3, #31
 80202ba:	eba2 0203 	sub.w	r2, r2, r3
 80202be:	f04f 0101 	mov.w	r1, #1
 80202c2:	dc3d      	bgt.n	8020340 <_strtod_l+0x750>
 80202c4:	fa01 f303 	lsl.w	r3, r1, r3
 80202c8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80202ca:	2300      	movs	r3, #0
 80202cc:	9310      	str	r3, [sp, #64]	@ 0x40
 80202ce:	18bd      	adds	r5, r7, r2
 80202d0:	9b08      	ldr	r3, [sp, #32]
 80202d2:	42af      	cmp	r7, r5
 80202d4:	4416      	add	r6, r2
 80202d6:	441e      	add	r6, r3
 80202d8:	463b      	mov	r3, r7
 80202da:	bfa8      	it	ge
 80202dc:	462b      	movge	r3, r5
 80202de:	42b3      	cmp	r3, r6
 80202e0:	bfa8      	it	ge
 80202e2:	4633      	movge	r3, r6
 80202e4:	2b00      	cmp	r3, #0
 80202e6:	bfc2      	ittt	gt
 80202e8:	1aed      	subgt	r5, r5, r3
 80202ea:	1af6      	subgt	r6, r6, r3
 80202ec:	1aff      	subgt	r7, r7, r3
 80202ee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80202f0:	2b00      	cmp	r3, #0
 80202f2:	dd16      	ble.n	8020322 <_strtod_l+0x732>
 80202f4:	4641      	mov	r1, r8
 80202f6:	9805      	ldr	r0, [sp, #20]
 80202f8:	461a      	mov	r2, r3
 80202fa:	f001 faef 	bl	80218dc <__pow5mult>
 80202fe:	4680      	mov	r8, r0
 8020300:	2800      	cmp	r0, #0
 8020302:	d0ba      	beq.n	802027a <_strtod_l+0x68a>
 8020304:	4601      	mov	r1, r0
 8020306:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020308:	9805      	ldr	r0, [sp, #20]
 802030a:	f001 fa3d 	bl	8021788 <__multiply>
 802030e:	900e      	str	r0, [sp, #56]	@ 0x38
 8020310:	2800      	cmp	r0, #0
 8020312:	f43f ae88 	beq.w	8020026 <_strtod_l+0x436>
 8020316:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020318:	9805      	ldr	r0, [sp, #20]
 802031a:	f001 f921 	bl	8021560 <_Bfree>
 802031e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020320:	931a      	str	r3, [sp, #104]	@ 0x68
 8020322:	2d00      	cmp	r5, #0
 8020324:	dc1d      	bgt.n	8020362 <_strtod_l+0x772>
 8020326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020328:	2b00      	cmp	r3, #0
 802032a:	dd27      	ble.n	802037c <_strtod_l+0x78c>
 802032c:	4649      	mov	r1, r9
 802032e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8020330:	9805      	ldr	r0, [sp, #20]
 8020332:	f001 fad3 	bl	80218dc <__pow5mult>
 8020336:	4681      	mov	r9, r0
 8020338:	bb00      	cbnz	r0, 802037c <_strtod_l+0x78c>
 802033a:	f04f 0900 	mov.w	r9, #0
 802033e:	e672      	b.n	8020026 <_strtod_l+0x436>
 8020340:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8020344:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8020348:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 802034c:	35e2      	adds	r5, #226	@ 0xe2
 802034e:	fa01 f305 	lsl.w	r3, r1, r5
 8020352:	9310      	str	r3, [sp, #64]	@ 0x40
 8020354:	9113      	str	r1, [sp, #76]	@ 0x4c
 8020356:	e7ba      	b.n	80202ce <_strtod_l+0x6de>
 8020358:	2300      	movs	r3, #0
 802035a:	9310      	str	r3, [sp, #64]	@ 0x40
 802035c:	2301      	movs	r3, #1
 802035e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8020360:	e7b5      	b.n	80202ce <_strtod_l+0x6de>
 8020362:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020364:	9805      	ldr	r0, [sp, #20]
 8020366:	462a      	mov	r2, r5
 8020368:	f001 fb12 	bl	8021990 <__lshift>
 802036c:	901a      	str	r0, [sp, #104]	@ 0x68
 802036e:	2800      	cmp	r0, #0
 8020370:	d1d9      	bne.n	8020326 <_strtod_l+0x736>
 8020372:	e658      	b.n	8020026 <_strtod_l+0x436>
 8020374:	08023d40 	.word	0x08023d40
 8020378:	fffffc02 	.word	0xfffffc02
 802037c:	2e00      	cmp	r6, #0
 802037e:	dd07      	ble.n	8020390 <_strtod_l+0x7a0>
 8020380:	4649      	mov	r1, r9
 8020382:	9805      	ldr	r0, [sp, #20]
 8020384:	4632      	mov	r2, r6
 8020386:	f001 fb03 	bl	8021990 <__lshift>
 802038a:	4681      	mov	r9, r0
 802038c:	2800      	cmp	r0, #0
 802038e:	d0d4      	beq.n	802033a <_strtod_l+0x74a>
 8020390:	2f00      	cmp	r7, #0
 8020392:	dd08      	ble.n	80203a6 <_strtod_l+0x7b6>
 8020394:	4641      	mov	r1, r8
 8020396:	9805      	ldr	r0, [sp, #20]
 8020398:	463a      	mov	r2, r7
 802039a:	f001 faf9 	bl	8021990 <__lshift>
 802039e:	4680      	mov	r8, r0
 80203a0:	2800      	cmp	r0, #0
 80203a2:	f43f ae40 	beq.w	8020026 <_strtod_l+0x436>
 80203a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80203a8:	9805      	ldr	r0, [sp, #20]
 80203aa:	464a      	mov	r2, r9
 80203ac:	f001 fb78 	bl	8021aa0 <__mdiff>
 80203b0:	4604      	mov	r4, r0
 80203b2:	2800      	cmp	r0, #0
 80203b4:	f43f ae37 	beq.w	8020026 <_strtod_l+0x436>
 80203b8:	68c3      	ldr	r3, [r0, #12]
 80203ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80203bc:	2300      	movs	r3, #0
 80203be:	60c3      	str	r3, [r0, #12]
 80203c0:	4641      	mov	r1, r8
 80203c2:	f001 fb51 	bl	8021a68 <__mcmp>
 80203c6:	2800      	cmp	r0, #0
 80203c8:	da3d      	bge.n	8020446 <_strtod_l+0x856>
 80203ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80203cc:	ea53 030a 	orrs.w	r3, r3, sl
 80203d0:	d163      	bne.n	802049a <_strtod_l+0x8aa>
 80203d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80203d6:	2b00      	cmp	r3, #0
 80203d8:	d15f      	bne.n	802049a <_strtod_l+0x8aa>
 80203da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80203de:	0d1b      	lsrs	r3, r3, #20
 80203e0:	051b      	lsls	r3, r3, #20
 80203e2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80203e6:	d958      	bls.n	802049a <_strtod_l+0x8aa>
 80203e8:	6963      	ldr	r3, [r4, #20]
 80203ea:	b913      	cbnz	r3, 80203f2 <_strtod_l+0x802>
 80203ec:	6923      	ldr	r3, [r4, #16]
 80203ee:	2b01      	cmp	r3, #1
 80203f0:	dd53      	ble.n	802049a <_strtod_l+0x8aa>
 80203f2:	4621      	mov	r1, r4
 80203f4:	2201      	movs	r2, #1
 80203f6:	9805      	ldr	r0, [sp, #20]
 80203f8:	f001 faca 	bl	8021990 <__lshift>
 80203fc:	4641      	mov	r1, r8
 80203fe:	4604      	mov	r4, r0
 8020400:	f001 fb32 	bl	8021a68 <__mcmp>
 8020404:	2800      	cmp	r0, #0
 8020406:	dd48      	ble.n	802049a <_strtod_l+0x8aa>
 8020408:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802040c:	9a08      	ldr	r2, [sp, #32]
 802040e:	0d1b      	lsrs	r3, r3, #20
 8020410:	051b      	lsls	r3, r3, #20
 8020412:	2a00      	cmp	r2, #0
 8020414:	d062      	beq.n	80204dc <_strtod_l+0x8ec>
 8020416:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 802041a:	d85f      	bhi.n	80204dc <_strtod_l+0x8ec>
 802041c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8020420:	f67f ae97 	bls.w	8020152 <_strtod_l+0x562>
 8020424:	4ba4      	ldr	r3, [pc, #656]	@ (80206b8 <_strtod_l+0xac8>)
 8020426:	4650      	mov	r0, sl
 8020428:	4659      	mov	r1, fp
 802042a:	2200      	movs	r2, #0
 802042c:	f7e0 f8bc 	bl	80005a8 <__aeabi_dmul>
 8020430:	4ba2      	ldr	r3, [pc, #648]	@ (80206bc <_strtod_l+0xacc>)
 8020432:	400b      	ands	r3, r1
 8020434:	4682      	mov	sl, r0
 8020436:	468b      	mov	fp, r1
 8020438:	2b00      	cmp	r3, #0
 802043a:	f47f adff 	bne.w	802003c <_strtod_l+0x44c>
 802043e:	9a05      	ldr	r2, [sp, #20]
 8020440:	2322      	movs	r3, #34	@ 0x22
 8020442:	6013      	str	r3, [r2, #0]
 8020444:	e5fa      	b.n	802003c <_strtod_l+0x44c>
 8020446:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 802044a:	d165      	bne.n	8020518 <_strtod_l+0x928>
 802044c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 802044e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8020452:	b35a      	cbz	r2, 80204ac <_strtod_l+0x8bc>
 8020454:	4a9a      	ldr	r2, [pc, #616]	@ (80206c0 <_strtod_l+0xad0>)
 8020456:	4293      	cmp	r3, r2
 8020458:	d12b      	bne.n	80204b2 <_strtod_l+0x8c2>
 802045a:	9b08      	ldr	r3, [sp, #32]
 802045c:	4651      	mov	r1, sl
 802045e:	b303      	cbz	r3, 80204a2 <_strtod_l+0x8b2>
 8020460:	4b96      	ldr	r3, [pc, #600]	@ (80206bc <_strtod_l+0xacc>)
 8020462:	465a      	mov	r2, fp
 8020464:	4013      	ands	r3, r2
 8020466:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 802046a:	f04f 32ff 	mov.w	r2, #4294967295
 802046e:	d81b      	bhi.n	80204a8 <_strtod_l+0x8b8>
 8020470:	0d1b      	lsrs	r3, r3, #20
 8020472:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8020476:	fa02 f303 	lsl.w	r3, r2, r3
 802047a:	4299      	cmp	r1, r3
 802047c:	d119      	bne.n	80204b2 <_strtod_l+0x8c2>
 802047e:	4b91      	ldr	r3, [pc, #580]	@ (80206c4 <_strtod_l+0xad4>)
 8020480:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020482:	429a      	cmp	r2, r3
 8020484:	d102      	bne.n	802048c <_strtod_l+0x89c>
 8020486:	3101      	adds	r1, #1
 8020488:	f43f adcd 	beq.w	8020026 <_strtod_l+0x436>
 802048c:	4b8b      	ldr	r3, [pc, #556]	@ (80206bc <_strtod_l+0xacc>)
 802048e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020490:	401a      	ands	r2, r3
 8020492:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8020496:	f04f 0a00 	mov.w	sl, #0
 802049a:	9b08      	ldr	r3, [sp, #32]
 802049c:	2b00      	cmp	r3, #0
 802049e:	d1c1      	bne.n	8020424 <_strtod_l+0x834>
 80204a0:	e5cc      	b.n	802003c <_strtod_l+0x44c>
 80204a2:	f04f 33ff 	mov.w	r3, #4294967295
 80204a6:	e7e8      	b.n	802047a <_strtod_l+0x88a>
 80204a8:	4613      	mov	r3, r2
 80204aa:	e7e6      	b.n	802047a <_strtod_l+0x88a>
 80204ac:	ea53 030a 	orrs.w	r3, r3, sl
 80204b0:	d0aa      	beq.n	8020408 <_strtod_l+0x818>
 80204b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80204b4:	b1db      	cbz	r3, 80204ee <_strtod_l+0x8fe>
 80204b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80204b8:	4213      	tst	r3, r2
 80204ba:	d0ee      	beq.n	802049a <_strtod_l+0x8aa>
 80204bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80204be:	9a08      	ldr	r2, [sp, #32]
 80204c0:	4650      	mov	r0, sl
 80204c2:	4659      	mov	r1, fp
 80204c4:	b1bb      	cbz	r3, 80204f6 <_strtod_l+0x906>
 80204c6:	f7ff fb72 	bl	801fbae <sulp>
 80204ca:	4602      	mov	r2, r0
 80204cc:	460b      	mov	r3, r1
 80204ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80204d2:	f7df feb3 	bl	800023c <__adddf3>
 80204d6:	4682      	mov	sl, r0
 80204d8:	468b      	mov	fp, r1
 80204da:	e7de      	b.n	802049a <_strtod_l+0x8aa>
 80204dc:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80204e0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80204e4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80204e8:	f04f 3aff 	mov.w	sl, #4294967295
 80204ec:	e7d5      	b.n	802049a <_strtod_l+0x8aa>
 80204ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80204f0:	ea13 0f0a 	tst.w	r3, sl
 80204f4:	e7e1      	b.n	80204ba <_strtod_l+0x8ca>
 80204f6:	f7ff fb5a 	bl	801fbae <sulp>
 80204fa:	4602      	mov	r2, r0
 80204fc:	460b      	mov	r3, r1
 80204fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020502:	f7df fe99 	bl	8000238 <__aeabi_dsub>
 8020506:	2200      	movs	r2, #0
 8020508:	2300      	movs	r3, #0
 802050a:	4682      	mov	sl, r0
 802050c:	468b      	mov	fp, r1
 802050e:	f7e0 fab3 	bl	8000a78 <__aeabi_dcmpeq>
 8020512:	2800      	cmp	r0, #0
 8020514:	d0c1      	beq.n	802049a <_strtod_l+0x8aa>
 8020516:	e61c      	b.n	8020152 <_strtod_l+0x562>
 8020518:	4641      	mov	r1, r8
 802051a:	4620      	mov	r0, r4
 802051c:	f001 fc14 	bl	8021d48 <__ratio>
 8020520:	2200      	movs	r2, #0
 8020522:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8020526:	4606      	mov	r6, r0
 8020528:	460f      	mov	r7, r1
 802052a:	f7e0 fab9 	bl	8000aa0 <__aeabi_dcmple>
 802052e:	2800      	cmp	r0, #0
 8020530:	d06d      	beq.n	802060e <_strtod_l+0xa1e>
 8020532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020534:	2b00      	cmp	r3, #0
 8020536:	d178      	bne.n	802062a <_strtod_l+0xa3a>
 8020538:	f1ba 0f00 	cmp.w	sl, #0
 802053c:	d156      	bne.n	80205ec <_strtod_l+0x9fc>
 802053e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020540:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8020544:	2b00      	cmp	r3, #0
 8020546:	d158      	bne.n	80205fa <_strtod_l+0xa0a>
 8020548:	4b5f      	ldr	r3, [pc, #380]	@ (80206c8 <_strtod_l+0xad8>)
 802054a:	2200      	movs	r2, #0
 802054c:	4630      	mov	r0, r6
 802054e:	4639      	mov	r1, r7
 8020550:	f7e0 fa9c 	bl	8000a8c <__aeabi_dcmplt>
 8020554:	2800      	cmp	r0, #0
 8020556:	d157      	bne.n	8020608 <_strtod_l+0xa18>
 8020558:	4630      	mov	r0, r6
 802055a:	4639      	mov	r1, r7
 802055c:	4b5b      	ldr	r3, [pc, #364]	@ (80206cc <_strtod_l+0xadc>)
 802055e:	2200      	movs	r2, #0
 8020560:	f7e0 f822 	bl	80005a8 <__aeabi_dmul>
 8020564:	4606      	mov	r6, r0
 8020566:	460f      	mov	r7, r1
 8020568:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 802056c:	9606      	str	r6, [sp, #24]
 802056e:	9307      	str	r3, [sp, #28]
 8020570:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020574:	4d51      	ldr	r5, [pc, #324]	@ (80206bc <_strtod_l+0xacc>)
 8020576:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 802057a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802057c:	401d      	ands	r5, r3
 802057e:	4b54      	ldr	r3, [pc, #336]	@ (80206d0 <_strtod_l+0xae0>)
 8020580:	429d      	cmp	r5, r3
 8020582:	f040 80ab 	bne.w	80206dc <_strtod_l+0xaec>
 8020586:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020588:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 802058c:	4650      	mov	r0, sl
 802058e:	4659      	mov	r1, fp
 8020590:	f001 fb18 	bl	8021bc4 <__ulp>
 8020594:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020598:	f7e0 f806 	bl	80005a8 <__aeabi_dmul>
 802059c:	4652      	mov	r2, sl
 802059e:	465b      	mov	r3, fp
 80205a0:	f7df fe4c 	bl	800023c <__adddf3>
 80205a4:	460b      	mov	r3, r1
 80205a6:	4945      	ldr	r1, [pc, #276]	@ (80206bc <_strtod_l+0xacc>)
 80205a8:	4a4a      	ldr	r2, [pc, #296]	@ (80206d4 <_strtod_l+0xae4>)
 80205aa:	4019      	ands	r1, r3
 80205ac:	4291      	cmp	r1, r2
 80205ae:	4682      	mov	sl, r0
 80205b0:	d942      	bls.n	8020638 <_strtod_l+0xa48>
 80205b2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80205b4:	4b43      	ldr	r3, [pc, #268]	@ (80206c4 <_strtod_l+0xad4>)
 80205b6:	429a      	cmp	r2, r3
 80205b8:	d103      	bne.n	80205c2 <_strtod_l+0x9d2>
 80205ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80205bc:	3301      	adds	r3, #1
 80205be:	f43f ad32 	beq.w	8020026 <_strtod_l+0x436>
 80205c2:	f8df b100 	ldr.w	fp, [pc, #256]	@ 80206c4 <_strtod_l+0xad4>
 80205c6:	f04f 3aff 	mov.w	sl, #4294967295
 80205ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80205cc:	9805      	ldr	r0, [sp, #20]
 80205ce:	f000 ffc7 	bl	8021560 <_Bfree>
 80205d2:	9805      	ldr	r0, [sp, #20]
 80205d4:	4649      	mov	r1, r9
 80205d6:	f000 ffc3 	bl	8021560 <_Bfree>
 80205da:	9805      	ldr	r0, [sp, #20]
 80205dc:	4641      	mov	r1, r8
 80205de:	f000 ffbf 	bl	8021560 <_Bfree>
 80205e2:	9805      	ldr	r0, [sp, #20]
 80205e4:	4621      	mov	r1, r4
 80205e6:	f000 ffbb 	bl	8021560 <_Bfree>
 80205ea:	e61f      	b.n	802022c <_strtod_l+0x63c>
 80205ec:	f1ba 0f01 	cmp.w	sl, #1
 80205f0:	d103      	bne.n	80205fa <_strtod_l+0xa0a>
 80205f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80205f4:	2b00      	cmp	r3, #0
 80205f6:	f43f adac 	beq.w	8020152 <_strtod_l+0x562>
 80205fa:	4b37      	ldr	r3, [pc, #220]	@ (80206d8 <_strtod_l+0xae8>)
 80205fc:	4f32      	ldr	r7, [pc, #200]	@ (80206c8 <_strtod_l+0xad8>)
 80205fe:	2200      	movs	r2, #0
 8020600:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8020604:	2600      	movs	r6, #0
 8020606:	e7b3      	b.n	8020570 <_strtod_l+0x980>
 8020608:	4f30      	ldr	r7, [pc, #192]	@ (80206cc <_strtod_l+0xadc>)
 802060a:	2600      	movs	r6, #0
 802060c:	e7ac      	b.n	8020568 <_strtod_l+0x978>
 802060e:	4b2f      	ldr	r3, [pc, #188]	@ (80206cc <_strtod_l+0xadc>)
 8020610:	4630      	mov	r0, r6
 8020612:	4639      	mov	r1, r7
 8020614:	2200      	movs	r2, #0
 8020616:	f7df ffc7 	bl	80005a8 <__aeabi_dmul>
 802061a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802061c:	4606      	mov	r6, r0
 802061e:	460f      	mov	r7, r1
 8020620:	2b00      	cmp	r3, #0
 8020622:	d0a1      	beq.n	8020568 <_strtod_l+0x978>
 8020624:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8020628:	e7a2      	b.n	8020570 <_strtod_l+0x980>
 802062a:	4b27      	ldr	r3, [pc, #156]	@ (80206c8 <_strtod_l+0xad8>)
 802062c:	2200      	movs	r2, #0
 802062e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8020632:	4616      	mov	r6, r2
 8020634:	461f      	mov	r7, r3
 8020636:	e79b      	b.n	8020570 <_strtod_l+0x980>
 8020638:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 802063c:	9b08      	ldr	r3, [sp, #32]
 802063e:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8020642:	2b00      	cmp	r3, #0
 8020644:	d1c1      	bne.n	80205ca <_strtod_l+0x9da>
 8020646:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802064a:	0d1b      	lsrs	r3, r3, #20
 802064c:	051b      	lsls	r3, r3, #20
 802064e:	429d      	cmp	r5, r3
 8020650:	d1bb      	bne.n	80205ca <_strtod_l+0x9da>
 8020652:	4630      	mov	r0, r6
 8020654:	4639      	mov	r1, r7
 8020656:	f7e0 fcbb 	bl	8000fd0 <__aeabi_d2lz>
 802065a:	f7df ff77 	bl	800054c <__aeabi_l2d>
 802065e:	4602      	mov	r2, r0
 8020660:	460b      	mov	r3, r1
 8020662:	4630      	mov	r0, r6
 8020664:	4639      	mov	r1, r7
 8020666:	f7df fde7 	bl	8000238 <__aeabi_dsub>
 802066a:	460b      	mov	r3, r1
 802066c:	4602      	mov	r2, r0
 802066e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8020672:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8020676:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020678:	ea46 060a 	orr.w	r6, r6, sl
 802067c:	431e      	orrs	r6, r3
 802067e:	d06a      	beq.n	8020756 <_strtod_l+0xb66>
 8020680:	a309      	add	r3, pc, #36	@ (adr r3, 80206a8 <_strtod_l+0xab8>)
 8020682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020686:	f7e0 fa01 	bl	8000a8c <__aeabi_dcmplt>
 802068a:	2800      	cmp	r0, #0
 802068c:	f47f acd6 	bne.w	802003c <_strtod_l+0x44c>
 8020690:	a307      	add	r3, pc, #28	@ (adr r3, 80206b0 <_strtod_l+0xac0>)
 8020692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020696:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 802069a:	f7e0 fa15 	bl	8000ac8 <__aeabi_dcmpgt>
 802069e:	2800      	cmp	r0, #0
 80206a0:	d093      	beq.n	80205ca <_strtod_l+0x9da>
 80206a2:	e4cb      	b.n	802003c <_strtod_l+0x44c>
 80206a4:	f3af 8000 	nop.w
 80206a8:	94a03595 	.word	0x94a03595
 80206ac:	3fdfffff 	.word	0x3fdfffff
 80206b0:	35afe535 	.word	0x35afe535
 80206b4:	3fe00000 	.word	0x3fe00000
 80206b8:	39500000 	.word	0x39500000
 80206bc:	7ff00000 	.word	0x7ff00000
 80206c0:	000fffff 	.word	0x000fffff
 80206c4:	7fefffff 	.word	0x7fefffff
 80206c8:	3ff00000 	.word	0x3ff00000
 80206cc:	3fe00000 	.word	0x3fe00000
 80206d0:	7fe00000 	.word	0x7fe00000
 80206d4:	7c9fffff 	.word	0x7c9fffff
 80206d8:	bff00000 	.word	0xbff00000
 80206dc:	9b08      	ldr	r3, [sp, #32]
 80206de:	b323      	cbz	r3, 802072a <_strtod_l+0xb3a>
 80206e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80206e4:	d821      	bhi.n	802072a <_strtod_l+0xb3a>
 80206e6:	a328      	add	r3, pc, #160	@ (adr r3, 8020788 <_strtod_l+0xb98>)
 80206e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80206ec:	4630      	mov	r0, r6
 80206ee:	4639      	mov	r1, r7
 80206f0:	f7e0 f9d6 	bl	8000aa0 <__aeabi_dcmple>
 80206f4:	b1a0      	cbz	r0, 8020720 <_strtod_l+0xb30>
 80206f6:	4639      	mov	r1, r7
 80206f8:	4630      	mov	r0, r6
 80206fa:	f7e0 fa17 	bl	8000b2c <__aeabi_d2uiz>
 80206fe:	2801      	cmp	r0, #1
 8020700:	bf38      	it	cc
 8020702:	2001      	movcc	r0, #1
 8020704:	f7df fed6 	bl	80004b4 <__aeabi_ui2d>
 8020708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802070a:	4606      	mov	r6, r0
 802070c:	460f      	mov	r7, r1
 802070e:	b9fb      	cbnz	r3, 8020750 <_strtod_l+0xb60>
 8020710:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8020714:	9014      	str	r0, [sp, #80]	@ 0x50
 8020716:	9315      	str	r3, [sp, #84]	@ 0x54
 8020718:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 802071c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8020720:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020722:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8020726:	1b5b      	subs	r3, r3, r5
 8020728:	9311      	str	r3, [sp, #68]	@ 0x44
 802072a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 802072e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8020732:	f001 fa47 	bl	8021bc4 <__ulp>
 8020736:	4602      	mov	r2, r0
 8020738:	460b      	mov	r3, r1
 802073a:	4650      	mov	r0, sl
 802073c:	4659      	mov	r1, fp
 802073e:	f7df ff33 	bl	80005a8 <__aeabi_dmul>
 8020742:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8020746:	f7df fd79 	bl	800023c <__adddf3>
 802074a:	4682      	mov	sl, r0
 802074c:	468b      	mov	fp, r1
 802074e:	e775      	b.n	802063c <_strtod_l+0xa4c>
 8020750:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8020754:	e7e0      	b.n	8020718 <_strtod_l+0xb28>
 8020756:	a30e      	add	r3, pc, #56	@ (adr r3, 8020790 <_strtod_l+0xba0>)
 8020758:	e9d3 2300 	ldrd	r2, r3, [r3]
 802075c:	f7e0 f996 	bl	8000a8c <__aeabi_dcmplt>
 8020760:	e79d      	b.n	802069e <_strtod_l+0xaae>
 8020762:	2300      	movs	r3, #0
 8020764:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020766:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8020768:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802076a:	6013      	str	r3, [r2, #0]
 802076c:	f7ff ba7d 	b.w	801fc6a <_strtod_l+0x7a>
 8020770:	2a65      	cmp	r2, #101	@ 0x65
 8020772:	f43f ab74 	beq.w	801fe5e <_strtod_l+0x26e>
 8020776:	2a45      	cmp	r2, #69	@ 0x45
 8020778:	f43f ab71 	beq.w	801fe5e <_strtod_l+0x26e>
 802077c:	2301      	movs	r3, #1
 802077e:	f7ff bbac 	b.w	801feda <_strtod_l+0x2ea>
 8020782:	bf00      	nop
 8020784:	f3af 8000 	nop.w
 8020788:	ffc00000 	.word	0xffc00000
 802078c:	41dfffff 	.word	0x41dfffff
 8020790:	94a03595 	.word	0x94a03595
 8020794:	3fcfffff 	.word	0x3fcfffff

08020798 <strtod>:
 8020798:	460a      	mov	r2, r1
 802079a:	4601      	mov	r1, r0
 802079c:	4802      	ldr	r0, [pc, #8]	@ (80207a8 <strtod+0x10>)
 802079e:	4b03      	ldr	r3, [pc, #12]	@ (80207ac <strtod+0x14>)
 80207a0:	6800      	ldr	r0, [r0, #0]
 80207a2:	f7ff ba25 	b.w	801fbf0 <_strtod_l>
 80207a6:	bf00      	nop
 80207a8:	200002e4 	.word	0x200002e4
 80207ac:	20000178 	.word	0x20000178

080207b0 <_strtol_l.constprop.0>:
 80207b0:	2b24      	cmp	r3, #36	@ 0x24
 80207b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80207b6:	4686      	mov	lr, r0
 80207b8:	4690      	mov	r8, r2
 80207ba:	d801      	bhi.n	80207c0 <_strtol_l.constprop.0+0x10>
 80207bc:	2b01      	cmp	r3, #1
 80207be:	d106      	bne.n	80207ce <_strtol_l.constprop.0+0x1e>
 80207c0:	f000 fa08 	bl	8020bd4 <__errno>
 80207c4:	2316      	movs	r3, #22
 80207c6:	6003      	str	r3, [r0, #0]
 80207c8:	2000      	movs	r0, #0
 80207ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80207ce:	4834      	ldr	r0, [pc, #208]	@ (80208a0 <_strtol_l.constprop.0+0xf0>)
 80207d0:	460d      	mov	r5, r1
 80207d2:	462a      	mov	r2, r5
 80207d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80207d8:	5d06      	ldrb	r6, [r0, r4]
 80207da:	f016 0608 	ands.w	r6, r6, #8
 80207de:	d1f8      	bne.n	80207d2 <_strtol_l.constprop.0+0x22>
 80207e0:	2c2d      	cmp	r4, #45	@ 0x2d
 80207e2:	d12d      	bne.n	8020840 <_strtol_l.constprop.0+0x90>
 80207e4:	782c      	ldrb	r4, [r5, #0]
 80207e6:	2601      	movs	r6, #1
 80207e8:	1c95      	adds	r5, r2, #2
 80207ea:	f033 0210 	bics.w	r2, r3, #16
 80207ee:	d109      	bne.n	8020804 <_strtol_l.constprop.0+0x54>
 80207f0:	2c30      	cmp	r4, #48	@ 0x30
 80207f2:	d12a      	bne.n	802084a <_strtol_l.constprop.0+0x9a>
 80207f4:	782a      	ldrb	r2, [r5, #0]
 80207f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80207fa:	2a58      	cmp	r2, #88	@ 0x58
 80207fc:	d125      	bne.n	802084a <_strtol_l.constprop.0+0x9a>
 80207fe:	786c      	ldrb	r4, [r5, #1]
 8020800:	2310      	movs	r3, #16
 8020802:	3502      	adds	r5, #2
 8020804:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8020808:	f10c 3cff 	add.w	ip, ip, #4294967295
 802080c:	2200      	movs	r2, #0
 802080e:	fbbc f9f3 	udiv	r9, ip, r3
 8020812:	4610      	mov	r0, r2
 8020814:	fb03 ca19 	mls	sl, r3, r9, ip
 8020818:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 802081c:	2f09      	cmp	r7, #9
 802081e:	d81b      	bhi.n	8020858 <_strtol_l.constprop.0+0xa8>
 8020820:	463c      	mov	r4, r7
 8020822:	42a3      	cmp	r3, r4
 8020824:	dd27      	ble.n	8020876 <_strtol_l.constprop.0+0xc6>
 8020826:	1c57      	adds	r7, r2, #1
 8020828:	d007      	beq.n	802083a <_strtol_l.constprop.0+0x8a>
 802082a:	4581      	cmp	r9, r0
 802082c:	d320      	bcc.n	8020870 <_strtol_l.constprop.0+0xc0>
 802082e:	d101      	bne.n	8020834 <_strtol_l.constprop.0+0x84>
 8020830:	45a2      	cmp	sl, r4
 8020832:	db1d      	blt.n	8020870 <_strtol_l.constprop.0+0xc0>
 8020834:	fb00 4003 	mla	r0, r0, r3, r4
 8020838:	2201      	movs	r2, #1
 802083a:	f815 4b01 	ldrb.w	r4, [r5], #1
 802083e:	e7eb      	b.n	8020818 <_strtol_l.constprop.0+0x68>
 8020840:	2c2b      	cmp	r4, #43	@ 0x2b
 8020842:	bf04      	itt	eq
 8020844:	782c      	ldrbeq	r4, [r5, #0]
 8020846:	1c95      	addeq	r5, r2, #2
 8020848:	e7cf      	b.n	80207ea <_strtol_l.constprop.0+0x3a>
 802084a:	2b00      	cmp	r3, #0
 802084c:	d1da      	bne.n	8020804 <_strtol_l.constprop.0+0x54>
 802084e:	2c30      	cmp	r4, #48	@ 0x30
 8020850:	bf0c      	ite	eq
 8020852:	2308      	moveq	r3, #8
 8020854:	230a      	movne	r3, #10
 8020856:	e7d5      	b.n	8020804 <_strtol_l.constprop.0+0x54>
 8020858:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 802085c:	2f19      	cmp	r7, #25
 802085e:	d801      	bhi.n	8020864 <_strtol_l.constprop.0+0xb4>
 8020860:	3c37      	subs	r4, #55	@ 0x37
 8020862:	e7de      	b.n	8020822 <_strtol_l.constprop.0+0x72>
 8020864:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8020868:	2f19      	cmp	r7, #25
 802086a:	d804      	bhi.n	8020876 <_strtol_l.constprop.0+0xc6>
 802086c:	3c57      	subs	r4, #87	@ 0x57
 802086e:	e7d8      	b.n	8020822 <_strtol_l.constprop.0+0x72>
 8020870:	f04f 32ff 	mov.w	r2, #4294967295
 8020874:	e7e1      	b.n	802083a <_strtol_l.constprop.0+0x8a>
 8020876:	1c53      	adds	r3, r2, #1
 8020878:	d108      	bne.n	802088c <_strtol_l.constprop.0+0xdc>
 802087a:	2322      	movs	r3, #34	@ 0x22
 802087c:	f8ce 3000 	str.w	r3, [lr]
 8020880:	4660      	mov	r0, ip
 8020882:	f1b8 0f00 	cmp.w	r8, #0
 8020886:	d0a0      	beq.n	80207ca <_strtol_l.constprop.0+0x1a>
 8020888:	1e69      	subs	r1, r5, #1
 802088a:	e006      	b.n	802089a <_strtol_l.constprop.0+0xea>
 802088c:	b106      	cbz	r6, 8020890 <_strtol_l.constprop.0+0xe0>
 802088e:	4240      	negs	r0, r0
 8020890:	f1b8 0f00 	cmp.w	r8, #0
 8020894:	d099      	beq.n	80207ca <_strtol_l.constprop.0+0x1a>
 8020896:	2a00      	cmp	r2, #0
 8020898:	d1f6      	bne.n	8020888 <_strtol_l.constprop.0+0xd8>
 802089a:	f8c8 1000 	str.w	r1, [r8]
 802089e:	e794      	b.n	80207ca <_strtol_l.constprop.0+0x1a>
 80208a0:	08023d69 	.word	0x08023d69

080208a4 <strtol>:
 80208a4:	4613      	mov	r3, r2
 80208a6:	460a      	mov	r2, r1
 80208a8:	4601      	mov	r1, r0
 80208aa:	4802      	ldr	r0, [pc, #8]	@ (80208b4 <strtol+0x10>)
 80208ac:	6800      	ldr	r0, [r0, #0]
 80208ae:	f7ff bf7f 	b.w	80207b0 <_strtol_l.constprop.0>
 80208b2:	bf00      	nop
 80208b4:	200002e4 	.word	0x200002e4

080208b8 <std>:
 80208b8:	2300      	movs	r3, #0
 80208ba:	b510      	push	{r4, lr}
 80208bc:	4604      	mov	r4, r0
 80208be:	e9c0 3300 	strd	r3, r3, [r0]
 80208c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80208c6:	6083      	str	r3, [r0, #8]
 80208c8:	8181      	strh	r1, [r0, #12]
 80208ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80208cc:	81c2      	strh	r2, [r0, #14]
 80208ce:	6183      	str	r3, [r0, #24]
 80208d0:	4619      	mov	r1, r3
 80208d2:	2208      	movs	r2, #8
 80208d4:	305c      	adds	r0, #92	@ 0x5c
 80208d6:	f000 f8f4 	bl	8020ac2 <memset>
 80208da:	4b0d      	ldr	r3, [pc, #52]	@ (8020910 <std+0x58>)
 80208dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80208de:	4b0d      	ldr	r3, [pc, #52]	@ (8020914 <std+0x5c>)
 80208e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80208e2:	4b0d      	ldr	r3, [pc, #52]	@ (8020918 <std+0x60>)
 80208e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80208e6:	4b0d      	ldr	r3, [pc, #52]	@ (802091c <std+0x64>)
 80208e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80208ea:	4b0d      	ldr	r3, [pc, #52]	@ (8020920 <std+0x68>)
 80208ec:	6224      	str	r4, [r4, #32]
 80208ee:	429c      	cmp	r4, r3
 80208f0:	d006      	beq.n	8020900 <std+0x48>
 80208f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80208f6:	4294      	cmp	r4, r2
 80208f8:	d002      	beq.n	8020900 <std+0x48>
 80208fa:	33d0      	adds	r3, #208	@ 0xd0
 80208fc:	429c      	cmp	r4, r3
 80208fe:	d105      	bne.n	802090c <std+0x54>
 8020900:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8020904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020908:	f000 b98e 	b.w	8020c28 <__retarget_lock_init_recursive>
 802090c:	bd10      	pop	{r4, pc}
 802090e:	bf00      	nop
 8020910:	08020a3d 	.word	0x08020a3d
 8020914:	08020a5f 	.word	0x08020a5f
 8020918:	08020a97 	.word	0x08020a97
 802091c:	08020abb 	.word	0x08020abb
 8020920:	200028f4 	.word	0x200028f4

08020924 <stdio_exit_handler>:
 8020924:	4a02      	ldr	r2, [pc, #8]	@ (8020930 <stdio_exit_handler+0xc>)
 8020926:	4903      	ldr	r1, [pc, #12]	@ (8020934 <stdio_exit_handler+0x10>)
 8020928:	4803      	ldr	r0, [pc, #12]	@ (8020938 <stdio_exit_handler+0x14>)
 802092a:	f000 b869 	b.w	8020a00 <_fwalk_sglue>
 802092e:	bf00      	nop
 8020930:	2000016c 	.word	0x2000016c
 8020934:	08021f4d 	.word	0x08021f4d
 8020938:	200002e8 	.word	0x200002e8

0802093c <cleanup_stdio>:
 802093c:	6841      	ldr	r1, [r0, #4]
 802093e:	4b0c      	ldr	r3, [pc, #48]	@ (8020970 <cleanup_stdio+0x34>)
 8020940:	4299      	cmp	r1, r3
 8020942:	b510      	push	{r4, lr}
 8020944:	4604      	mov	r4, r0
 8020946:	d001      	beq.n	802094c <cleanup_stdio+0x10>
 8020948:	f001 fb00 	bl	8021f4c <_fflush_r>
 802094c:	68a1      	ldr	r1, [r4, #8]
 802094e:	4b09      	ldr	r3, [pc, #36]	@ (8020974 <cleanup_stdio+0x38>)
 8020950:	4299      	cmp	r1, r3
 8020952:	d002      	beq.n	802095a <cleanup_stdio+0x1e>
 8020954:	4620      	mov	r0, r4
 8020956:	f001 faf9 	bl	8021f4c <_fflush_r>
 802095a:	68e1      	ldr	r1, [r4, #12]
 802095c:	4b06      	ldr	r3, [pc, #24]	@ (8020978 <cleanup_stdio+0x3c>)
 802095e:	4299      	cmp	r1, r3
 8020960:	d004      	beq.n	802096c <cleanup_stdio+0x30>
 8020962:	4620      	mov	r0, r4
 8020964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020968:	f001 baf0 	b.w	8021f4c <_fflush_r>
 802096c:	bd10      	pop	{r4, pc}
 802096e:	bf00      	nop
 8020970:	200028f4 	.word	0x200028f4
 8020974:	2000295c 	.word	0x2000295c
 8020978:	200029c4 	.word	0x200029c4

0802097c <global_stdio_init.part.0>:
 802097c:	b510      	push	{r4, lr}
 802097e:	4b0b      	ldr	r3, [pc, #44]	@ (80209ac <global_stdio_init.part.0+0x30>)
 8020980:	4c0b      	ldr	r4, [pc, #44]	@ (80209b0 <global_stdio_init.part.0+0x34>)
 8020982:	4a0c      	ldr	r2, [pc, #48]	@ (80209b4 <global_stdio_init.part.0+0x38>)
 8020984:	601a      	str	r2, [r3, #0]
 8020986:	4620      	mov	r0, r4
 8020988:	2200      	movs	r2, #0
 802098a:	2104      	movs	r1, #4
 802098c:	f7ff ff94 	bl	80208b8 <std>
 8020990:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8020994:	2201      	movs	r2, #1
 8020996:	2109      	movs	r1, #9
 8020998:	f7ff ff8e 	bl	80208b8 <std>
 802099c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80209a0:	2202      	movs	r2, #2
 80209a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80209a6:	2112      	movs	r1, #18
 80209a8:	f7ff bf86 	b.w	80208b8 <std>
 80209ac:	20002a2c 	.word	0x20002a2c
 80209b0:	200028f4 	.word	0x200028f4
 80209b4:	08020925 	.word	0x08020925

080209b8 <__sfp_lock_acquire>:
 80209b8:	4801      	ldr	r0, [pc, #4]	@ (80209c0 <__sfp_lock_acquire+0x8>)
 80209ba:	f000 b936 	b.w	8020c2a <__retarget_lock_acquire_recursive>
 80209be:	bf00      	nop
 80209c0:	20002a35 	.word	0x20002a35

080209c4 <__sfp_lock_release>:
 80209c4:	4801      	ldr	r0, [pc, #4]	@ (80209cc <__sfp_lock_release+0x8>)
 80209c6:	f000 b931 	b.w	8020c2c <__retarget_lock_release_recursive>
 80209ca:	bf00      	nop
 80209cc:	20002a35 	.word	0x20002a35

080209d0 <__sinit>:
 80209d0:	b510      	push	{r4, lr}
 80209d2:	4604      	mov	r4, r0
 80209d4:	f7ff fff0 	bl	80209b8 <__sfp_lock_acquire>
 80209d8:	6a23      	ldr	r3, [r4, #32]
 80209da:	b11b      	cbz	r3, 80209e4 <__sinit+0x14>
 80209dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80209e0:	f7ff bff0 	b.w	80209c4 <__sfp_lock_release>
 80209e4:	4b04      	ldr	r3, [pc, #16]	@ (80209f8 <__sinit+0x28>)
 80209e6:	6223      	str	r3, [r4, #32]
 80209e8:	4b04      	ldr	r3, [pc, #16]	@ (80209fc <__sinit+0x2c>)
 80209ea:	681b      	ldr	r3, [r3, #0]
 80209ec:	2b00      	cmp	r3, #0
 80209ee:	d1f5      	bne.n	80209dc <__sinit+0xc>
 80209f0:	f7ff ffc4 	bl	802097c <global_stdio_init.part.0>
 80209f4:	e7f2      	b.n	80209dc <__sinit+0xc>
 80209f6:	bf00      	nop
 80209f8:	0802093d 	.word	0x0802093d
 80209fc:	20002a2c 	.word	0x20002a2c

08020a00 <_fwalk_sglue>:
 8020a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020a04:	4607      	mov	r7, r0
 8020a06:	4688      	mov	r8, r1
 8020a08:	4614      	mov	r4, r2
 8020a0a:	2600      	movs	r6, #0
 8020a0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8020a10:	f1b9 0901 	subs.w	r9, r9, #1
 8020a14:	d505      	bpl.n	8020a22 <_fwalk_sglue+0x22>
 8020a16:	6824      	ldr	r4, [r4, #0]
 8020a18:	2c00      	cmp	r4, #0
 8020a1a:	d1f7      	bne.n	8020a0c <_fwalk_sglue+0xc>
 8020a1c:	4630      	mov	r0, r6
 8020a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020a22:	89ab      	ldrh	r3, [r5, #12]
 8020a24:	2b01      	cmp	r3, #1
 8020a26:	d907      	bls.n	8020a38 <_fwalk_sglue+0x38>
 8020a28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8020a2c:	3301      	adds	r3, #1
 8020a2e:	d003      	beq.n	8020a38 <_fwalk_sglue+0x38>
 8020a30:	4629      	mov	r1, r5
 8020a32:	4638      	mov	r0, r7
 8020a34:	47c0      	blx	r8
 8020a36:	4306      	orrs	r6, r0
 8020a38:	3568      	adds	r5, #104	@ 0x68
 8020a3a:	e7e9      	b.n	8020a10 <_fwalk_sglue+0x10>

08020a3c <__sread>:
 8020a3c:	b510      	push	{r4, lr}
 8020a3e:	460c      	mov	r4, r1
 8020a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a44:	f000 f8a2 	bl	8020b8c <_read_r>
 8020a48:	2800      	cmp	r0, #0
 8020a4a:	bfab      	itete	ge
 8020a4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8020a4e:	89a3      	ldrhlt	r3, [r4, #12]
 8020a50:	181b      	addge	r3, r3, r0
 8020a52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8020a56:	bfac      	ite	ge
 8020a58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8020a5a:	81a3      	strhlt	r3, [r4, #12]
 8020a5c:	bd10      	pop	{r4, pc}

08020a5e <__swrite>:
 8020a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020a62:	461f      	mov	r7, r3
 8020a64:	898b      	ldrh	r3, [r1, #12]
 8020a66:	05db      	lsls	r3, r3, #23
 8020a68:	4605      	mov	r5, r0
 8020a6a:	460c      	mov	r4, r1
 8020a6c:	4616      	mov	r6, r2
 8020a6e:	d505      	bpl.n	8020a7c <__swrite+0x1e>
 8020a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a74:	2302      	movs	r3, #2
 8020a76:	2200      	movs	r2, #0
 8020a78:	f000 f876 	bl	8020b68 <_lseek_r>
 8020a7c:	89a3      	ldrh	r3, [r4, #12]
 8020a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020a82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8020a86:	81a3      	strh	r3, [r4, #12]
 8020a88:	4632      	mov	r2, r6
 8020a8a:	463b      	mov	r3, r7
 8020a8c:	4628      	mov	r0, r5
 8020a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020a92:	f000 b88d 	b.w	8020bb0 <_write_r>

08020a96 <__sseek>:
 8020a96:	b510      	push	{r4, lr}
 8020a98:	460c      	mov	r4, r1
 8020a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a9e:	f000 f863 	bl	8020b68 <_lseek_r>
 8020aa2:	1c43      	adds	r3, r0, #1
 8020aa4:	89a3      	ldrh	r3, [r4, #12]
 8020aa6:	bf15      	itete	ne
 8020aa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8020aaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8020aae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8020ab2:	81a3      	strheq	r3, [r4, #12]
 8020ab4:	bf18      	it	ne
 8020ab6:	81a3      	strhne	r3, [r4, #12]
 8020ab8:	bd10      	pop	{r4, pc}

08020aba <__sclose>:
 8020aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020abe:	f000 b843 	b.w	8020b48 <_close_r>

08020ac2 <memset>:
 8020ac2:	4402      	add	r2, r0
 8020ac4:	4603      	mov	r3, r0
 8020ac6:	4293      	cmp	r3, r2
 8020ac8:	d100      	bne.n	8020acc <memset+0xa>
 8020aca:	4770      	bx	lr
 8020acc:	f803 1b01 	strb.w	r1, [r3], #1
 8020ad0:	e7f9      	b.n	8020ac6 <memset+0x4>

08020ad2 <strncmp>:
 8020ad2:	b510      	push	{r4, lr}
 8020ad4:	b16a      	cbz	r2, 8020af2 <strncmp+0x20>
 8020ad6:	3901      	subs	r1, #1
 8020ad8:	1884      	adds	r4, r0, r2
 8020ada:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020ade:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020ae2:	429a      	cmp	r2, r3
 8020ae4:	d103      	bne.n	8020aee <strncmp+0x1c>
 8020ae6:	42a0      	cmp	r0, r4
 8020ae8:	d001      	beq.n	8020aee <strncmp+0x1c>
 8020aea:	2a00      	cmp	r2, #0
 8020aec:	d1f5      	bne.n	8020ada <strncmp+0x8>
 8020aee:	1ad0      	subs	r0, r2, r3
 8020af0:	bd10      	pop	{r4, pc}
 8020af2:	4610      	mov	r0, r2
 8020af4:	e7fc      	b.n	8020af0 <strncmp+0x1e>

08020af6 <strncpy>:
 8020af6:	b510      	push	{r4, lr}
 8020af8:	3901      	subs	r1, #1
 8020afa:	4603      	mov	r3, r0
 8020afc:	b132      	cbz	r2, 8020b0c <strncpy+0x16>
 8020afe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8020b02:	f803 4b01 	strb.w	r4, [r3], #1
 8020b06:	3a01      	subs	r2, #1
 8020b08:	2c00      	cmp	r4, #0
 8020b0a:	d1f7      	bne.n	8020afc <strncpy+0x6>
 8020b0c:	441a      	add	r2, r3
 8020b0e:	2100      	movs	r1, #0
 8020b10:	4293      	cmp	r3, r2
 8020b12:	d100      	bne.n	8020b16 <strncpy+0x20>
 8020b14:	bd10      	pop	{r4, pc}
 8020b16:	f803 1b01 	strb.w	r1, [r3], #1
 8020b1a:	e7f9      	b.n	8020b10 <strncpy+0x1a>

08020b1c <strstr>:
 8020b1c:	780a      	ldrb	r2, [r1, #0]
 8020b1e:	b570      	push	{r4, r5, r6, lr}
 8020b20:	b96a      	cbnz	r2, 8020b3e <strstr+0x22>
 8020b22:	bd70      	pop	{r4, r5, r6, pc}
 8020b24:	429a      	cmp	r2, r3
 8020b26:	d109      	bne.n	8020b3c <strstr+0x20>
 8020b28:	460c      	mov	r4, r1
 8020b2a:	4605      	mov	r5, r0
 8020b2c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8020b30:	2b00      	cmp	r3, #0
 8020b32:	d0f6      	beq.n	8020b22 <strstr+0x6>
 8020b34:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8020b38:	429e      	cmp	r6, r3
 8020b3a:	d0f7      	beq.n	8020b2c <strstr+0x10>
 8020b3c:	3001      	adds	r0, #1
 8020b3e:	7803      	ldrb	r3, [r0, #0]
 8020b40:	2b00      	cmp	r3, #0
 8020b42:	d1ef      	bne.n	8020b24 <strstr+0x8>
 8020b44:	4618      	mov	r0, r3
 8020b46:	e7ec      	b.n	8020b22 <strstr+0x6>

08020b48 <_close_r>:
 8020b48:	b538      	push	{r3, r4, r5, lr}
 8020b4a:	4d06      	ldr	r5, [pc, #24]	@ (8020b64 <_close_r+0x1c>)
 8020b4c:	2300      	movs	r3, #0
 8020b4e:	4604      	mov	r4, r0
 8020b50:	4608      	mov	r0, r1
 8020b52:	602b      	str	r3, [r5, #0]
 8020b54:	f7e1 fe58 	bl	8002808 <_close>
 8020b58:	1c43      	adds	r3, r0, #1
 8020b5a:	d102      	bne.n	8020b62 <_close_r+0x1a>
 8020b5c:	682b      	ldr	r3, [r5, #0]
 8020b5e:	b103      	cbz	r3, 8020b62 <_close_r+0x1a>
 8020b60:	6023      	str	r3, [r4, #0]
 8020b62:	bd38      	pop	{r3, r4, r5, pc}
 8020b64:	20002a30 	.word	0x20002a30

08020b68 <_lseek_r>:
 8020b68:	b538      	push	{r3, r4, r5, lr}
 8020b6a:	4d07      	ldr	r5, [pc, #28]	@ (8020b88 <_lseek_r+0x20>)
 8020b6c:	4604      	mov	r4, r0
 8020b6e:	4608      	mov	r0, r1
 8020b70:	4611      	mov	r1, r2
 8020b72:	2200      	movs	r2, #0
 8020b74:	602a      	str	r2, [r5, #0]
 8020b76:	461a      	mov	r2, r3
 8020b78:	f7e1 fe6a 	bl	8002850 <_lseek>
 8020b7c:	1c43      	adds	r3, r0, #1
 8020b7e:	d102      	bne.n	8020b86 <_lseek_r+0x1e>
 8020b80:	682b      	ldr	r3, [r5, #0]
 8020b82:	b103      	cbz	r3, 8020b86 <_lseek_r+0x1e>
 8020b84:	6023      	str	r3, [r4, #0]
 8020b86:	bd38      	pop	{r3, r4, r5, pc}
 8020b88:	20002a30 	.word	0x20002a30

08020b8c <_read_r>:
 8020b8c:	b538      	push	{r3, r4, r5, lr}
 8020b8e:	4d07      	ldr	r5, [pc, #28]	@ (8020bac <_read_r+0x20>)
 8020b90:	4604      	mov	r4, r0
 8020b92:	4608      	mov	r0, r1
 8020b94:	4611      	mov	r1, r2
 8020b96:	2200      	movs	r2, #0
 8020b98:	602a      	str	r2, [r5, #0]
 8020b9a:	461a      	mov	r2, r3
 8020b9c:	f7e1 fdfb 	bl	8002796 <_read>
 8020ba0:	1c43      	adds	r3, r0, #1
 8020ba2:	d102      	bne.n	8020baa <_read_r+0x1e>
 8020ba4:	682b      	ldr	r3, [r5, #0]
 8020ba6:	b103      	cbz	r3, 8020baa <_read_r+0x1e>
 8020ba8:	6023      	str	r3, [r4, #0]
 8020baa:	bd38      	pop	{r3, r4, r5, pc}
 8020bac:	20002a30 	.word	0x20002a30

08020bb0 <_write_r>:
 8020bb0:	b538      	push	{r3, r4, r5, lr}
 8020bb2:	4d07      	ldr	r5, [pc, #28]	@ (8020bd0 <_write_r+0x20>)
 8020bb4:	4604      	mov	r4, r0
 8020bb6:	4608      	mov	r0, r1
 8020bb8:	4611      	mov	r1, r2
 8020bba:	2200      	movs	r2, #0
 8020bbc:	602a      	str	r2, [r5, #0]
 8020bbe:	461a      	mov	r2, r3
 8020bc0:	f7e1 fe06 	bl	80027d0 <_write>
 8020bc4:	1c43      	adds	r3, r0, #1
 8020bc6:	d102      	bne.n	8020bce <_write_r+0x1e>
 8020bc8:	682b      	ldr	r3, [r5, #0]
 8020bca:	b103      	cbz	r3, 8020bce <_write_r+0x1e>
 8020bcc:	6023      	str	r3, [r4, #0]
 8020bce:	bd38      	pop	{r3, r4, r5, pc}
 8020bd0:	20002a30 	.word	0x20002a30

08020bd4 <__errno>:
 8020bd4:	4b01      	ldr	r3, [pc, #4]	@ (8020bdc <__errno+0x8>)
 8020bd6:	6818      	ldr	r0, [r3, #0]
 8020bd8:	4770      	bx	lr
 8020bda:	bf00      	nop
 8020bdc:	200002e4 	.word	0x200002e4

08020be0 <__libc_init_array>:
 8020be0:	b570      	push	{r4, r5, r6, lr}
 8020be2:	4d0d      	ldr	r5, [pc, #52]	@ (8020c18 <__libc_init_array+0x38>)
 8020be4:	4c0d      	ldr	r4, [pc, #52]	@ (8020c1c <__libc_init_array+0x3c>)
 8020be6:	1b64      	subs	r4, r4, r5
 8020be8:	10a4      	asrs	r4, r4, #2
 8020bea:	2600      	movs	r6, #0
 8020bec:	42a6      	cmp	r6, r4
 8020bee:	d109      	bne.n	8020c04 <__libc_init_array+0x24>
 8020bf0:	4d0b      	ldr	r5, [pc, #44]	@ (8020c20 <__libc_init_array+0x40>)
 8020bf2:	4c0c      	ldr	r4, [pc, #48]	@ (8020c24 <__libc_init_array+0x44>)
 8020bf4:	f001 fee0 	bl	80229b8 <_init>
 8020bf8:	1b64      	subs	r4, r4, r5
 8020bfa:	10a4      	asrs	r4, r4, #2
 8020bfc:	2600      	movs	r6, #0
 8020bfe:	42a6      	cmp	r6, r4
 8020c00:	d105      	bne.n	8020c0e <__libc_init_array+0x2e>
 8020c02:	bd70      	pop	{r4, r5, r6, pc}
 8020c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8020c08:	4798      	blx	r3
 8020c0a:	3601      	adds	r6, #1
 8020c0c:	e7ee      	b.n	8020bec <__libc_init_array+0xc>
 8020c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8020c12:	4798      	blx	r3
 8020c14:	3601      	adds	r6, #1
 8020c16:	e7f2      	b.n	8020bfe <__libc_init_array+0x1e>
 8020c18:	080241a0 	.word	0x080241a0
 8020c1c:	080241a0 	.word	0x080241a0
 8020c20:	080241a0 	.word	0x080241a0
 8020c24:	080241a4 	.word	0x080241a4

08020c28 <__retarget_lock_init_recursive>:
 8020c28:	4770      	bx	lr

08020c2a <__retarget_lock_acquire_recursive>:
 8020c2a:	4770      	bx	lr

08020c2c <__retarget_lock_release_recursive>:
 8020c2c:	4770      	bx	lr

08020c2e <memcpy>:
 8020c2e:	440a      	add	r2, r1
 8020c30:	4291      	cmp	r1, r2
 8020c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8020c36:	d100      	bne.n	8020c3a <memcpy+0xc>
 8020c38:	4770      	bx	lr
 8020c3a:	b510      	push	{r4, lr}
 8020c3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020c40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020c44:	4291      	cmp	r1, r2
 8020c46:	d1f9      	bne.n	8020c3c <memcpy+0xe>
 8020c48:	bd10      	pop	{r4, pc}
	...

08020c4c <nan>:
 8020c4c:	4901      	ldr	r1, [pc, #4]	@ (8020c54 <nan+0x8>)
 8020c4e:	2000      	movs	r0, #0
 8020c50:	4770      	bx	lr
 8020c52:	bf00      	nop
 8020c54:	7ff80000 	.word	0x7ff80000

08020c58 <_free_r>:
 8020c58:	b538      	push	{r3, r4, r5, lr}
 8020c5a:	4605      	mov	r5, r0
 8020c5c:	2900      	cmp	r1, #0
 8020c5e:	d041      	beq.n	8020ce4 <_free_r+0x8c>
 8020c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020c64:	1f0c      	subs	r4, r1, #4
 8020c66:	2b00      	cmp	r3, #0
 8020c68:	bfb8      	it	lt
 8020c6a:	18e4      	addlt	r4, r4, r3
 8020c6c:	f000 fc2c 	bl	80214c8 <__malloc_lock>
 8020c70:	4a1d      	ldr	r2, [pc, #116]	@ (8020ce8 <_free_r+0x90>)
 8020c72:	6813      	ldr	r3, [r2, #0]
 8020c74:	b933      	cbnz	r3, 8020c84 <_free_r+0x2c>
 8020c76:	6063      	str	r3, [r4, #4]
 8020c78:	6014      	str	r4, [r2, #0]
 8020c7a:	4628      	mov	r0, r5
 8020c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020c80:	f000 bc28 	b.w	80214d4 <__malloc_unlock>
 8020c84:	42a3      	cmp	r3, r4
 8020c86:	d908      	bls.n	8020c9a <_free_r+0x42>
 8020c88:	6820      	ldr	r0, [r4, #0]
 8020c8a:	1821      	adds	r1, r4, r0
 8020c8c:	428b      	cmp	r3, r1
 8020c8e:	bf01      	itttt	eq
 8020c90:	6819      	ldreq	r1, [r3, #0]
 8020c92:	685b      	ldreq	r3, [r3, #4]
 8020c94:	1809      	addeq	r1, r1, r0
 8020c96:	6021      	streq	r1, [r4, #0]
 8020c98:	e7ed      	b.n	8020c76 <_free_r+0x1e>
 8020c9a:	461a      	mov	r2, r3
 8020c9c:	685b      	ldr	r3, [r3, #4]
 8020c9e:	b10b      	cbz	r3, 8020ca4 <_free_r+0x4c>
 8020ca0:	42a3      	cmp	r3, r4
 8020ca2:	d9fa      	bls.n	8020c9a <_free_r+0x42>
 8020ca4:	6811      	ldr	r1, [r2, #0]
 8020ca6:	1850      	adds	r0, r2, r1
 8020ca8:	42a0      	cmp	r0, r4
 8020caa:	d10b      	bne.n	8020cc4 <_free_r+0x6c>
 8020cac:	6820      	ldr	r0, [r4, #0]
 8020cae:	4401      	add	r1, r0
 8020cb0:	1850      	adds	r0, r2, r1
 8020cb2:	4283      	cmp	r3, r0
 8020cb4:	6011      	str	r1, [r2, #0]
 8020cb6:	d1e0      	bne.n	8020c7a <_free_r+0x22>
 8020cb8:	6818      	ldr	r0, [r3, #0]
 8020cba:	685b      	ldr	r3, [r3, #4]
 8020cbc:	6053      	str	r3, [r2, #4]
 8020cbe:	4408      	add	r0, r1
 8020cc0:	6010      	str	r0, [r2, #0]
 8020cc2:	e7da      	b.n	8020c7a <_free_r+0x22>
 8020cc4:	d902      	bls.n	8020ccc <_free_r+0x74>
 8020cc6:	230c      	movs	r3, #12
 8020cc8:	602b      	str	r3, [r5, #0]
 8020cca:	e7d6      	b.n	8020c7a <_free_r+0x22>
 8020ccc:	6820      	ldr	r0, [r4, #0]
 8020cce:	1821      	adds	r1, r4, r0
 8020cd0:	428b      	cmp	r3, r1
 8020cd2:	bf04      	itt	eq
 8020cd4:	6819      	ldreq	r1, [r3, #0]
 8020cd6:	685b      	ldreq	r3, [r3, #4]
 8020cd8:	6063      	str	r3, [r4, #4]
 8020cda:	bf04      	itt	eq
 8020cdc:	1809      	addeq	r1, r1, r0
 8020cde:	6021      	streq	r1, [r4, #0]
 8020ce0:	6054      	str	r4, [r2, #4]
 8020ce2:	e7ca      	b.n	8020c7a <_free_r+0x22>
 8020ce4:	bd38      	pop	{r3, r4, r5, pc}
 8020ce6:	bf00      	nop
 8020ce8:	20002a3c 	.word	0x20002a3c

08020cec <rshift>:
 8020cec:	6903      	ldr	r3, [r0, #16]
 8020cee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8020cf2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020cf6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8020cfa:	f100 0414 	add.w	r4, r0, #20
 8020cfe:	dd45      	ble.n	8020d8c <rshift+0xa0>
 8020d00:	f011 011f 	ands.w	r1, r1, #31
 8020d04:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8020d08:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8020d0c:	d10c      	bne.n	8020d28 <rshift+0x3c>
 8020d0e:	f100 0710 	add.w	r7, r0, #16
 8020d12:	4629      	mov	r1, r5
 8020d14:	42b1      	cmp	r1, r6
 8020d16:	d334      	bcc.n	8020d82 <rshift+0x96>
 8020d18:	1a9b      	subs	r3, r3, r2
 8020d1a:	009b      	lsls	r3, r3, #2
 8020d1c:	1eea      	subs	r2, r5, #3
 8020d1e:	4296      	cmp	r6, r2
 8020d20:	bf38      	it	cc
 8020d22:	2300      	movcc	r3, #0
 8020d24:	4423      	add	r3, r4
 8020d26:	e015      	b.n	8020d54 <rshift+0x68>
 8020d28:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8020d2c:	f1c1 0820 	rsb	r8, r1, #32
 8020d30:	40cf      	lsrs	r7, r1
 8020d32:	f105 0e04 	add.w	lr, r5, #4
 8020d36:	46a1      	mov	r9, r4
 8020d38:	4576      	cmp	r6, lr
 8020d3a:	46f4      	mov	ip, lr
 8020d3c:	d815      	bhi.n	8020d6a <rshift+0x7e>
 8020d3e:	1a9a      	subs	r2, r3, r2
 8020d40:	0092      	lsls	r2, r2, #2
 8020d42:	3a04      	subs	r2, #4
 8020d44:	3501      	adds	r5, #1
 8020d46:	42ae      	cmp	r6, r5
 8020d48:	bf38      	it	cc
 8020d4a:	2200      	movcc	r2, #0
 8020d4c:	18a3      	adds	r3, r4, r2
 8020d4e:	50a7      	str	r7, [r4, r2]
 8020d50:	b107      	cbz	r7, 8020d54 <rshift+0x68>
 8020d52:	3304      	adds	r3, #4
 8020d54:	1b1a      	subs	r2, r3, r4
 8020d56:	42a3      	cmp	r3, r4
 8020d58:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8020d5c:	bf08      	it	eq
 8020d5e:	2300      	moveq	r3, #0
 8020d60:	6102      	str	r2, [r0, #16]
 8020d62:	bf08      	it	eq
 8020d64:	6143      	streq	r3, [r0, #20]
 8020d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020d6a:	f8dc c000 	ldr.w	ip, [ip]
 8020d6e:	fa0c fc08 	lsl.w	ip, ip, r8
 8020d72:	ea4c 0707 	orr.w	r7, ip, r7
 8020d76:	f849 7b04 	str.w	r7, [r9], #4
 8020d7a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8020d7e:	40cf      	lsrs	r7, r1
 8020d80:	e7da      	b.n	8020d38 <rshift+0x4c>
 8020d82:	f851 cb04 	ldr.w	ip, [r1], #4
 8020d86:	f847 cf04 	str.w	ip, [r7, #4]!
 8020d8a:	e7c3      	b.n	8020d14 <rshift+0x28>
 8020d8c:	4623      	mov	r3, r4
 8020d8e:	e7e1      	b.n	8020d54 <rshift+0x68>

08020d90 <__hexdig_fun>:
 8020d90:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8020d94:	2b09      	cmp	r3, #9
 8020d96:	d802      	bhi.n	8020d9e <__hexdig_fun+0xe>
 8020d98:	3820      	subs	r0, #32
 8020d9a:	b2c0      	uxtb	r0, r0
 8020d9c:	4770      	bx	lr
 8020d9e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8020da2:	2b05      	cmp	r3, #5
 8020da4:	d801      	bhi.n	8020daa <__hexdig_fun+0x1a>
 8020da6:	3847      	subs	r0, #71	@ 0x47
 8020da8:	e7f7      	b.n	8020d9a <__hexdig_fun+0xa>
 8020daa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8020dae:	2b05      	cmp	r3, #5
 8020db0:	d801      	bhi.n	8020db6 <__hexdig_fun+0x26>
 8020db2:	3827      	subs	r0, #39	@ 0x27
 8020db4:	e7f1      	b.n	8020d9a <__hexdig_fun+0xa>
 8020db6:	2000      	movs	r0, #0
 8020db8:	4770      	bx	lr
	...

08020dbc <__gethex>:
 8020dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020dc0:	b085      	sub	sp, #20
 8020dc2:	468a      	mov	sl, r1
 8020dc4:	9302      	str	r3, [sp, #8]
 8020dc6:	680b      	ldr	r3, [r1, #0]
 8020dc8:	9001      	str	r0, [sp, #4]
 8020dca:	4690      	mov	r8, r2
 8020dcc:	1c9c      	adds	r4, r3, #2
 8020dce:	46a1      	mov	r9, r4
 8020dd0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8020dd4:	2830      	cmp	r0, #48	@ 0x30
 8020dd6:	d0fa      	beq.n	8020dce <__gethex+0x12>
 8020dd8:	eba9 0303 	sub.w	r3, r9, r3
 8020ddc:	f1a3 0b02 	sub.w	fp, r3, #2
 8020de0:	f7ff ffd6 	bl	8020d90 <__hexdig_fun>
 8020de4:	4605      	mov	r5, r0
 8020de6:	2800      	cmp	r0, #0
 8020de8:	d168      	bne.n	8020ebc <__gethex+0x100>
 8020dea:	49a0      	ldr	r1, [pc, #640]	@ (802106c <__gethex+0x2b0>)
 8020dec:	2201      	movs	r2, #1
 8020dee:	4648      	mov	r0, r9
 8020df0:	f7ff fe6f 	bl	8020ad2 <strncmp>
 8020df4:	4607      	mov	r7, r0
 8020df6:	2800      	cmp	r0, #0
 8020df8:	d167      	bne.n	8020eca <__gethex+0x10e>
 8020dfa:	f899 0001 	ldrb.w	r0, [r9, #1]
 8020dfe:	4626      	mov	r6, r4
 8020e00:	f7ff ffc6 	bl	8020d90 <__hexdig_fun>
 8020e04:	2800      	cmp	r0, #0
 8020e06:	d062      	beq.n	8020ece <__gethex+0x112>
 8020e08:	4623      	mov	r3, r4
 8020e0a:	7818      	ldrb	r0, [r3, #0]
 8020e0c:	2830      	cmp	r0, #48	@ 0x30
 8020e0e:	4699      	mov	r9, r3
 8020e10:	f103 0301 	add.w	r3, r3, #1
 8020e14:	d0f9      	beq.n	8020e0a <__gethex+0x4e>
 8020e16:	f7ff ffbb 	bl	8020d90 <__hexdig_fun>
 8020e1a:	fab0 f580 	clz	r5, r0
 8020e1e:	096d      	lsrs	r5, r5, #5
 8020e20:	f04f 0b01 	mov.w	fp, #1
 8020e24:	464a      	mov	r2, r9
 8020e26:	4616      	mov	r6, r2
 8020e28:	3201      	adds	r2, #1
 8020e2a:	7830      	ldrb	r0, [r6, #0]
 8020e2c:	f7ff ffb0 	bl	8020d90 <__hexdig_fun>
 8020e30:	2800      	cmp	r0, #0
 8020e32:	d1f8      	bne.n	8020e26 <__gethex+0x6a>
 8020e34:	498d      	ldr	r1, [pc, #564]	@ (802106c <__gethex+0x2b0>)
 8020e36:	2201      	movs	r2, #1
 8020e38:	4630      	mov	r0, r6
 8020e3a:	f7ff fe4a 	bl	8020ad2 <strncmp>
 8020e3e:	2800      	cmp	r0, #0
 8020e40:	d13f      	bne.n	8020ec2 <__gethex+0x106>
 8020e42:	b944      	cbnz	r4, 8020e56 <__gethex+0x9a>
 8020e44:	1c74      	adds	r4, r6, #1
 8020e46:	4622      	mov	r2, r4
 8020e48:	4616      	mov	r6, r2
 8020e4a:	3201      	adds	r2, #1
 8020e4c:	7830      	ldrb	r0, [r6, #0]
 8020e4e:	f7ff ff9f 	bl	8020d90 <__hexdig_fun>
 8020e52:	2800      	cmp	r0, #0
 8020e54:	d1f8      	bne.n	8020e48 <__gethex+0x8c>
 8020e56:	1ba4      	subs	r4, r4, r6
 8020e58:	00a7      	lsls	r7, r4, #2
 8020e5a:	7833      	ldrb	r3, [r6, #0]
 8020e5c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8020e60:	2b50      	cmp	r3, #80	@ 0x50
 8020e62:	d13e      	bne.n	8020ee2 <__gethex+0x126>
 8020e64:	7873      	ldrb	r3, [r6, #1]
 8020e66:	2b2b      	cmp	r3, #43	@ 0x2b
 8020e68:	d033      	beq.n	8020ed2 <__gethex+0x116>
 8020e6a:	2b2d      	cmp	r3, #45	@ 0x2d
 8020e6c:	d034      	beq.n	8020ed8 <__gethex+0x11c>
 8020e6e:	1c71      	adds	r1, r6, #1
 8020e70:	2400      	movs	r4, #0
 8020e72:	7808      	ldrb	r0, [r1, #0]
 8020e74:	f7ff ff8c 	bl	8020d90 <__hexdig_fun>
 8020e78:	1e43      	subs	r3, r0, #1
 8020e7a:	b2db      	uxtb	r3, r3
 8020e7c:	2b18      	cmp	r3, #24
 8020e7e:	d830      	bhi.n	8020ee2 <__gethex+0x126>
 8020e80:	f1a0 0210 	sub.w	r2, r0, #16
 8020e84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8020e88:	f7ff ff82 	bl	8020d90 <__hexdig_fun>
 8020e8c:	f100 3cff 	add.w	ip, r0, #4294967295
 8020e90:	fa5f fc8c 	uxtb.w	ip, ip
 8020e94:	f1bc 0f18 	cmp.w	ip, #24
 8020e98:	f04f 030a 	mov.w	r3, #10
 8020e9c:	d91e      	bls.n	8020edc <__gethex+0x120>
 8020e9e:	b104      	cbz	r4, 8020ea2 <__gethex+0xe6>
 8020ea0:	4252      	negs	r2, r2
 8020ea2:	4417      	add	r7, r2
 8020ea4:	f8ca 1000 	str.w	r1, [sl]
 8020ea8:	b1ed      	cbz	r5, 8020ee6 <__gethex+0x12a>
 8020eaa:	f1bb 0f00 	cmp.w	fp, #0
 8020eae:	bf0c      	ite	eq
 8020eb0:	2506      	moveq	r5, #6
 8020eb2:	2500      	movne	r5, #0
 8020eb4:	4628      	mov	r0, r5
 8020eb6:	b005      	add	sp, #20
 8020eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020ebc:	2500      	movs	r5, #0
 8020ebe:	462c      	mov	r4, r5
 8020ec0:	e7b0      	b.n	8020e24 <__gethex+0x68>
 8020ec2:	2c00      	cmp	r4, #0
 8020ec4:	d1c7      	bne.n	8020e56 <__gethex+0x9a>
 8020ec6:	4627      	mov	r7, r4
 8020ec8:	e7c7      	b.n	8020e5a <__gethex+0x9e>
 8020eca:	464e      	mov	r6, r9
 8020ecc:	462f      	mov	r7, r5
 8020ece:	2501      	movs	r5, #1
 8020ed0:	e7c3      	b.n	8020e5a <__gethex+0x9e>
 8020ed2:	2400      	movs	r4, #0
 8020ed4:	1cb1      	adds	r1, r6, #2
 8020ed6:	e7cc      	b.n	8020e72 <__gethex+0xb6>
 8020ed8:	2401      	movs	r4, #1
 8020eda:	e7fb      	b.n	8020ed4 <__gethex+0x118>
 8020edc:	fb03 0002 	mla	r0, r3, r2, r0
 8020ee0:	e7ce      	b.n	8020e80 <__gethex+0xc4>
 8020ee2:	4631      	mov	r1, r6
 8020ee4:	e7de      	b.n	8020ea4 <__gethex+0xe8>
 8020ee6:	eba6 0309 	sub.w	r3, r6, r9
 8020eea:	3b01      	subs	r3, #1
 8020eec:	4629      	mov	r1, r5
 8020eee:	2b07      	cmp	r3, #7
 8020ef0:	dc0a      	bgt.n	8020f08 <__gethex+0x14c>
 8020ef2:	9801      	ldr	r0, [sp, #4]
 8020ef4:	f000 faf4 	bl	80214e0 <_Balloc>
 8020ef8:	4604      	mov	r4, r0
 8020efa:	b940      	cbnz	r0, 8020f0e <__gethex+0x152>
 8020efc:	4b5c      	ldr	r3, [pc, #368]	@ (8021070 <__gethex+0x2b4>)
 8020efe:	4602      	mov	r2, r0
 8020f00:	21e4      	movs	r1, #228	@ 0xe4
 8020f02:	485c      	ldr	r0, [pc, #368]	@ (8021074 <__gethex+0x2b8>)
 8020f04:	f001 f85a 	bl	8021fbc <__assert_func>
 8020f08:	3101      	adds	r1, #1
 8020f0a:	105b      	asrs	r3, r3, #1
 8020f0c:	e7ef      	b.n	8020eee <__gethex+0x132>
 8020f0e:	f100 0a14 	add.w	sl, r0, #20
 8020f12:	2300      	movs	r3, #0
 8020f14:	4655      	mov	r5, sl
 8020f16:	469b      	mov	fp, r3
 8020f18:	45b1      	cmp	r9, r6
 8020f1a:	d337      	bcc.n	8020f8c <__gethex+0x1d0>
 8020f1c:	f845 bb04 	str.w	fp, [r5], #4
 8020f20:	eba5 050a 	sub.w	r5, r5, sl
 8020f24:	10ad      	asrs	r5, r5, #2
 8020f26:	6125      	str	r5, [r4, #16]
 8020f28:	4658      	mov	r0, fp
 8020f2a:	f000 fbcb 	bl	80216c4 <__hi0bits>
 8020f2e:	016d      	lsls	r5, r5, #5
 8020f30:	f8d8 6000 	ldr.w	r6, [r8]
 8020f34:	1a2d      	subs	r5, r5, r0
 8020f36:	42b5      	cmp	r5, r6
 8020f38:	dd54      	ble.n	8020fe4 <__gethex+0x228>
 8020f3a:	1bad      	subs	r5, r5, r6
 8020f3c:	4629      	mov	r1, r5
 8020f3e:	4620      	mov	r0, r4
 8020f40:	f000 ff55 	bl	8021dee <__any_on>
 8020f44:	4681      	mov	r9, r0
 8020f46:	b178      	cbz	r0, 8020f68 <__gethex+0x1ac>
 8020f48:	1e6b      	subs	r3, r5, #1
 8020f4a:	1159      	asrs	r1, r3, #5
 8020f4c:	f003 021f 	and.w	r2, r3, #31
 8020f50:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8020f54:	f04f 0901 	mov.w	r9, #1
 8020f58:	fa09 f202 	lsl.w	r2, r9, r2
 8020f5c:	420a      	tst	r2, r1
 8020f5e:	d003      	beq.n	8020f68 <__gethex+0x1ac>
 8020f60:	454b      	cmp	r3, r9
 8020f62:	dc36      	bgt.n	8020fd2 <__gethex+0x216>
 8020f64:	f04f 0902 	mov.w	r9, #2
 8020f68:	4629      	mov	r1, r5
 8020f6a:	4620      	mov	r0, r4
 8020f6c:	f7ff febe 	bl	8020cec <rshift>
 8020f70:	442f      	add	r7, r5
 8020f72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8020f76:	42bb      	cmp	r3, r7
 8020f78:	da42      	bge.n	8021000 <__gethex+0x244>
 8020f7a:	9801      	ldr	r0, [sp, #4]
 8020f7c:	4621      	mov	r1, r4
 8020f7e:	f000 faef 	bl	8021560 <_Bfree>
 8020f82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020f84:	2300      	movs	r3, #0
 8020f86:	6013      	str	r3, [r2, #0]
 8020f88:	25a3      	movs	r5, #163	@ 0xa3
 8020f8a:	e793      	b.n	8020eb4 <__gethex+0xf8>
 8020f8c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8020f90:	2a2e      	cmp	r2, #46	@ 0x2e
 8020f92:	d012      	beq.n	8020fba <__gethex+0x1fe>
 8020f94:	2b20      	cmp	r3, #32
 8020f96:	d104      	bne.n	8020fa2 <__gethex+0x1e6>
 8020f98:	f845 bb04 	str.w	fp, [r5], #4
 8020f9c:	f04f 0b00 	mov.w	fp, #0
 8020fa0:	465b      	mov	r3, fp
 8020fa2:	7830      	ldrb	r0, [r6, #0]
 8020fa4:	9303      	str	r3, [sp, #12]
 8020fa6:	f7ff fef3 	bl	8020d90 <__hexdig_fun>
 8020faa:	9b03      	ldr	r3, [sp, #12]
 8020fac:	f000 000f 	and.w	r0, r0, #15
 8020fb0:	4098      	lsls	r0, r3
 8020fb2:	ea4b 0b00 	orr.w	fp, fp, r0
 8020fb6:	3304      	adds	r3, #4
 8020fb8:	e7ae      	b.n	8020f18 <__gethex+0x15c>
 8020fba:	45b1      	cmp	r9, r6
 8020fbc:	d8ea      	bhi.n	8020f94 <__gethex+0x1d8>
 8020fbe:	492b      	ldr	r1, [pc, #172]	@ (802106c <__gethex+0x2b0>)
 8020fc0:	9303      	str	r3, [sp, #12]
 8020fc2:	2201      	movs	r2, #1
 8020fc4:	4630      	mov	r0, r6
 8020fc6:	f7ff fd84 	bl	8020ad2 <strncmp>
 8020fca:	9b03      	ldr	r3, [sp, #12]
 8020fcc:	2800      	cmp	r0, #0
 8020fce:	d1e1      	bne.n	8020f94 <__gethex+0x1d8>
 8020fd0:	e7a2      	b.n	8020f18 <__gethex+0x15c>
 8020fd2:	1ea9      	subs	r1, r5, #2
 8020fd4:	4620      	mov	r0, r4
 8020fd6:	f000 ff0a 	bl	8021dee <__any_on>
 8020fda:	2800      	cmp	r0, #0
 8020fdc:	d0c2      	beq.n	8020f64 <__gethex+0x1a8>
 8020fde:	f04f 0903 	mov.w	r9, #3
 8020fe2:	e7c1      	b.n	8020f68 <__gethex+0x1ac>
 8020fe4:	da09      	bge.n	8020ffa <__gethex+0x23e>
 8020fe6:	1b75      	subs	r5, r6, r5
 8020fe8:	4621      	mov	r1, r4
 8020fea:	9801      	ldr	r0, [sp, #4]
 8020fec:	462a      	mov	r2, r5
 8020fee:	f000 fccf 	bl	8021990 <__lshift>
 8020ff2:	1b7f      	subs	r7, r7, r5
 8020ff4:	4604      	mov	r4, r0
 8020ff6:	f100 0a14 	add.w	sl, r0, #20
 8020ffa:	f04f 0900 	mov.w	r9, #0
 8020ffe:	e7b8      	b.n	8020f72 <__gethex+0x1b6>
 8021000:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8021004:	42bd      	cmp	r5, r7
 8021006:	dd6f      	ble.n	80210e8 <__gethex+0x32c>
 8021008:	1bed      	subs	r5, r5, r7
 802100a:	42ae      	cmp	r6, r5
 802100c:	dc34      	bgt.n	8021078 <__gethex+0x2bc>
 802100e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021012:	2b02      	cmp	r3, #2
 8021014:	d022      	beq.n	802105c <__gethex+0x2a0>
 8021016:	2b03      	cmp	r3, #3
 8021018:	d024      	beq.n	8021064 <__gethex+0x2a8>
 802101a:	2b01      	cmp	r3, #1
 802101c:	d115      	bne.n	802104a <__gethex+0x28e>
 802101e:	42ae      	cmp	r6, r5
 8021020:	d113      	bne.n	802104a <__gethex+0x28e>
 8021022:	2e01      	cmp	r6, #1
 8021024:	d10b      	bne.n	802103e <__gethex+0x282>
 8021026:	9a02      	ldr	r2, [sp, #8]
 8021028:	f8d8 3004 	ldr.w	r3, [r8, #4]
 802102c:	6013      	str	r3, [r2, #0]
 802102e:	2301      	movs	r3, #1
 8021030:	6123      	str	r3, [r4, #16]
 8021032:	f8ca 3000 	str.w	r3, [sl]
 8021036:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021038:	2562      	movs	r5, #98	@ 0x62
 802103a:	601c      	str	r4, [r3, #0]
 802103c:	e73a      	b.n	8020eb4 <__gethex+0xf8>
 802103e:	1e71      	subs	r1, r6, #1
 8021040:	4620      	mov	r0, r4
 8021042:	f000 fed4 	bl	8021dee <__any_on>
 8021046:	2800      	cmp	r0, #0
 8021048:	d1ed      	bne.n	8021026 <__gethex+0x26a>
 802104a:	9801      	ldr	r0, [sp, #4]
 802104c:	4621      	mov	r1, r4
 802104e:	f000 fa87 	bl	8021560 <_Bfree>
 8021052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021054:	2300      	movs	r3, #0
 8021056:	6013      	str	r3, [r2, #0]
 8021058:	2550      	movs	r5, #80	@ 0x50
 802105a:	e72b      	b.n	8020eb4 <__gethex+0xf8>
 802105c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802105e:	2b00      	cmp	r3, #0
 8021060:	d1f3      	bne.n	802104a <__gethex+0x28e>
 8021062:	e7e0      	b.n	8021026 <__gethex+0x26a>
 8021064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021066:	2b00      	cmp	r3, #0
 8021068:	d1dd      	bne.n	8021026 <__gethex+0x26a>
 802106a:	e7ee      	b.n	802104a <__gethex+0x28e>
 802106c:	08023d04 	.word	0x08023d04
 8021070:	08023e71 	.word	0x08023e71
 8021074:	08023e82 	.word	0x08023e82
 8021078:	1e6f      	subs	r7, r5, #1
 802107a:	f1b9 0f00 	cmp.w	r9, #0
 802107e:	d130      	bne.n	80210e2 <__gethex+0x326>
 8021080:	b127      	cbz	r7, 802108c <__gethex+0x2d0>
 8021082:	4639      	mov	r1, r7
 8021084:	4620      	mov	r0, r4
 8021086:	f000 feb2 	bl	8021dee <__any_on>
 802108a:	4681      	mov	r9, r0
 802108c:	117a      	asrs	r2, r7, #5
 802108e:	2301      	movs	r3, #1
 8021090:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8021094:	f007 071f 	and.w	r7, r7, #31
 8021098:	40bb      	lsls	r3, r7
 802109a:	4213      	tst	r3, r2
 802109c:	4629      	mov	r1, r5
 802109e:	4620      	mov	r0, r4
 80210a0:	bf18      	it	ne
 80210a2:	f049 0902 	orrne.w	r9, r9, #2
 80210a6:	f7ff fe21 	bl	8020cec <rshift>
 80210aa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80210ae:	1b76      	subs	r6, r6, r5
 80210b0:	2502      	movs	r5, #2
 80210b2:	f1b9 0f00 	cmp.w	r9, #0
 80210b6:	d047      	beq.n	8021148 <__gethex+0x38c>
 80210b8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80210bc:	2b02      	cmp	r3, #2
 80210be:	d015      	beq.n	80210ec <__gethex+0x330>
 80210c0:	2b03      	cmp	r3, #3
 80210c2:	d017      	beq.n	80210f4 <__gethex+0x338>
 80210c4:	2b01      	cmp	r3, #1
 80210c6:	d109      	bne.n	80210dc <__gethex+0x320>
 80210c8:	f019 0f02 	tst.w	r9, #2
 80210cc:	d006      	beq.n	80210dc <__gethex+0x320>
 80210ce:	f8da 3000 	ldr.w	r3, [sl]
 80210d2:	ea49 0903 	orr.w	r9, r9, r3
 80210d6:	f019 0f01 	tst.w	r9, #1
 80210da:	d10e      	bne.n	80210fa <__gethex+0x33e>
 80210dc:	f045 0510 	orr.w	r5, r5, #16
 80210e0:	e032      	b.n	8021148 <__gethex+0x38c>
 80210e2:	f04f 0901 	mov.w	r9, #1
 80210e6:	e7d1      	b.n	802108c <__gethex+0x2d0>
 80210e8:	2501      	movs	r5, #1
 80210ea:	e7e2      	b.n	80210b2 <__gethex+0x2f6>
 80210ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80210ee:	f1c3 0301 	rsb	r3, r3, #1
 80210f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80210f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80210f6:	2b00      	cmp	r3, #0
 80210f8:	d0f0      	beq.n	80210dc <__gethex+0x320>
 80210fa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80210fe:	f104 0314 	add.w	r3, r4, #20
 8021102:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8021106:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 802110a:	f04f 0c00 	mov.w	ip, #0
 802110e:	4618      	mov	r0, r3
 8021110:	f853 2b04 	ldr.w	r2, [r3], #4
 8021114:	f1b2 3fff 	cmp.w	r2, #4294967295
 8021118:	d01b      	beq.n	8021152 <__gethex+0x396>
 802111a:	3201      	adds	r2, #1
 802111c:	6002      	str	r2, [r0, #0]
 802111e:	2d02      	cmp	r5, #2
 8021120:	f104 0314 	add.w	r3, r4, #20
 8021124:	d13c      	bne.n	80211a0 <__gethex+0x3e4>
 8021126:	f8d8 2000 	ldr.w	r2, [r8]
 802112a:	3a01      	subs	r2, #1
 802112c:	42b2      	cmp	r2, r6
 802112e:	d109      	bne.n	8021144 <__gethex+0x388>
 8021130:	1171      	asrs	r1, r6, #5
 8021132:	2201      	movs	r2, #1
 8021134:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8021138:	f006 061f 	and.w	r6, r6, #31
 802113c:	fa02 f606 	lsl.w	r6, r2, r6
 8021140:	421e      	tst	r6, r3
 8021142:	d13a      	bne.n	80211ba <__gethex+0x3fe>
 8021144:	f045 0520 	orr.w	r5, r5, #32
 8021148:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802114a:	601c      	str	r4, [r3, #0]
 802114c:	9b02      	ldr	r3, [sp, #8]
 802114e:	601f      	str	r7, [r3, #0]
 8021150:	e6b0      	b.n	8020eb4 <__gethex+0xf8>
 8021152:	4299      	cmp	r1, r3
 8021154:	f843 cc04 	str.w	ip, [r3, #-4]
 8021158:	d8d9      	bhi.n	802110e <__gethex+0x352>
 802115a:	68a3      	ldr	r3, [r4, #8]
 802115c:	459b      	cmp	fp, r3
 802115e:	db17      	blt.n	8021190 <__gethex+0x3d4>
 8021160:	6861      	ldr	r1, [r4, #4]
 8021162:	9801      	ldr	r0, [sp, #4]
 8021164:	3101      	adds	r1, #1
 8021166:	f000 f9bb 	bl	80214e0 <_Balloc>
 802116a:	4681      	mov	r9, r0
 802116c:	b918      	cbnz	r0, 8021176 <__gethex+0x3ba>
 802116e:	4b1a      	ldr	r3, [pc, #104]	@ (80211d8 <__gethex+0x41c>)
 8021170:	4602      	mov	r2, r0
 8021172:	2184      	movs	r1, #132	@ 0x84
 8021174:	e6c5      	b.n	8020f02 <__gethex+0x146>
 8021176:	6922      	ldr	r2, [r4, #16]
 8021178:	3202      	adds	r2, #2
 802117a:	f104 010c 	add.w	r1, r4, #12
 802117e:	0092      	lsls	r2, r2, #2
 8021180:	300c      	adds	r0, #12
 8021182:	f7ff fd54 	bl	8020c2e <memcpy>
 8021186:	4621      	mov	r1, r4
 8021188:	9801      	ldr	r0, [sp, #4]
 802118a:	f000 f9e9 	bl	8021560 <_Bfree>
 802118e:	464c      	mov	r4, r9
 8021190:	6923      	ldr	r3, [r4, #16]
 8021192:	1c5a      	adds	r2, r3, #1
 8021194:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8021198:	6122      	str	r2, [r4, #16]
 802119a:	2201      	movs	r2, #1
 802119c:	615a      	str	r2, [r3, #20]
 802119e:	e7be      	b.n	802111e <__gethex+0x362>
 80211a0:	6922      	ldr	r2, [r4, #16]
 80211a2:	455a      	cmp	r2, fp
 80211a4:	dd0b      	ble.n	80211be <__gethex+0x402>
 80211a6:	2101      	movs	r1, #1
 80211a8:	4620      	mov	r0, r4
 80211aa:	f7ff fd9f 	bl	8020cec <rshift>
 80211ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80211b2:	3701      	adds	r7, #1
 80211b4:	42bb      	cmp	r3, r7
 80211b6:	f6ff aee0 	blt.w	8020f7a <__gethex+0x1be>
 80211ba:	2501      	movs	r5, #1
 80211bc:	e7c2      	b.n	8021144 <__gethex+0x388>
 80211be:	f016 061f 	ands.w	r6, r6, #31
 80211c2:	d0fa      	beq.n	80211ba <__gethex+0x3fe>
 80211c4:	4453      	add	r3, sl
 80211c6:	f1c6 0620 	rsb	r6, r6, #32
 80211ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80211ce:	f000 fa79 	bl	80216c4 <__hi0bits>
 80211d2:	42b0      	cmp	r0, r6
 80211d4:	dbe7      	blt.n	80211a6 <__gethex+0x3ea>
 80211d6:	e7f0      	b.n	80211ba <__gethex+0x3fe>
 80211d8:	08023e71 	.word	0x08023e71

080211dc <L_shift>:
 80211dc:	f1c2 0208 	rsb	r2, r2, #8
 80211e0:	0092      	lsls	r2, r2, #2
 80211e2:	b570      	push	{r4, r5, r6, lr}
 80211e4:	f1c2 0620 	rsb	r6, r2, #32
 80211e8:	6843      	ldr	r3, [r0, #4]
 80211ea:	6804      	ldr	r4, [r0, #0]
 80211ec:	fa03 f506 	lsl.w	r5, r3, r6
 80211f0:	432c      	orrs	r4, r5
 80211f2:	40d3      	lsrs	r3, r2
 80211f4:	6004      	str	r4, [r0, #0]
 80211f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80211fa:	4288      	cmp	r0, r1
 80211fc:	d3f4      	bcc.n	80211e8 <L_shift+0xc>
 80211fe:	bd70      	pop	{r4, r5, r6, pc}

08021200 <__match>:
 8021200:	b530      	push	{r4, r5, lr}
 8021202:	6803      	ldr	r3, [r0, #0]
 8021204:	3301      	adds	r3, #1
 8021206:	f811 4b01 	ldrb.w	r4, [r1], #1
 802120a:	b914      	cbnz	r4, 8021212 <__match+0x12>
 802120c:	6003      	str	r3, [r0, #0]
 802120e:	2001      	movs	r0, #1
 8021210:	bd30      	pop	{r4, r5, pc}
 8021212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021216:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 802121a:	2d19      	cmp	r5, #25
 802121c:	bf98      	it	ls
 802121e:	3220      	addls	r2, #32
 8021220:	42a2      	cmp	r2, r4
 8021222:	d0f0      	beq.n	8021206 <__match+0x6>
 8021224:	2000      	movs	r0, #0
 8021226:	e7f3      	b.n	8021210 <__match+0x10>

08021228 <__hexnan>:
 8021228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802122c:	680b      	ldr	r3, [r1, #0]
 802122e:	6801      	ldr	r1, [r0, #0]
 8021230:	115e      	asrs	r6, r3, #5
 8021232:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8021236:	f013 031f 	ands.w	r3, r3, #31
 802123a:	b087      	sub	sp, #28
 802123c:	bf18      	it	ne
 802123e:	3604      	addne	r6, #4
 8021240:	2500      	movs	r5, #0
 8021242:	1f37      	subs	r7, r6, #4
 8021244:	4682      	mov	sl, r0
 8021246:	4690      	mov	r8, r2
 8021248:	9301      	str	r3, [sp, #4]
 802124a:	f846 5c04 	str.w	r5, [r6, #-4]
 802124e:	46b9      	mov	r9, r7
 8021250:	463c      	mov	r4, r7
 8021252:	9502      	str	r5, [sp, #8]
 8021254:	46ab      	mov	fp, r5
 8021256:	784a      	ldrb	r2, [r1, #1]
 8021258:	1c4b      	adds	r3, r1, #1
 802125a:	9303      	str	r3, [sp, #12]
 802125c:	b342      	cbz	r2, 80212b0 <__hexnan+0x88>
 802125e:	4610      	mov	r0, r2
 8021260:	9105      	str	r1, [sp, #20]
 8021262:	9204      	str	r2, [sp, #16]
 8021264:	f7ff fd94 	bl	8020d90 <__hexdig_fun>
 8021268:	2800      	cmp	r0, #0
 802126a:	d151      	bne.n	8021310 <__hexnan+0xe8>
 802126c:	9a04      	ldr	r2, [sp, #16]
 802126e:	9905      	ldr	r1, [sp, #20]
 8021270:	2a20      	cmp	r2, #32
 8021272:	d818      	bhi.n	80212a6 <__hexnan+0x7e>
 8021274:	9b02      	ldr	r3, [sp, #8]
 8021276:	459b      	cmp	fp, r3
 8021278:	dd13      	ble.n	80212a2 <__hexnan+0x7a>
 802127a:	454c      	cmp	r4, r9
 802127c:	d206      	bcs.n	802128c <__hexnan+0x64>
 802127e:	2d07      	cmp	r5, #7
 8021280:	dc04      	bgt.n	802128c <__hexnan+0x64>
 8021282:	462a      	mov	r2, r5
 8021284:	4649      	mov	r1, r9
 8021286:	4620      	mov	r0, r4
 8021288:	f7ff ffa8 	bl	80211dc <L_shift>
 802128c:	4544      	cmp	r4, r8
 802128e:	d952      	bls.n	8021336 <__hexnan+0x10e>
 8021290:	2300      	movs	r3, #0
 8021292:	f1a4 0904 	sub.w	r9, r4, #4
 8021296:	f844 3c04 	str.w	r3, [r4, #-4]
 802129a:	f8cd b008 	str.w	fp, [sp, #8]
 802129e:	464c      	mov	r4, r9
 80212a0:	461d      	mov	r5, r3
 80212a2:	9903      	ldr	r1, [sp, #12]
 80212a4:	e7d7      	b.n	8021256 <__hexnan+0x2e>
 80212a6:	2a29      	cmp	r2, #41	@ 0x29
 80212a8:	d157      	bne.n	802135a <__hexnan+0x132>
 80212aa:	3102      	adds	r1, #2
 80212ac:	f8ca 1000 	str.w	r1, [sl]
 80212b0:	f1bb 0f00 	cmp.w	fp, #0
 80212b4:	d051      	beq.n	802135a <__hexnan+0x132>
 80212b6:	454c      	cmp	r4, r9
 80212b8:	d206      	bcs.n	80212c8 <__hexnan+0xa0>
 80212ba:	2d07      	cmp	r5, #7
 80212bc:	dc04      	bgt.n	80212c8 <__hexnan+0xa0>
 80212be:	462a      	mov	r2, r5
 80212c0:	4649      	mov	r1, r9
 80212c2:	4620      	mov	r0, r4
 80212c4:	f7ff ff8a 	bl	80211dc <L_shift>
 80212c8:	4544      	cmp	r4, r8
 80212ca:	d936      	bls.n	802133a <__hexnan+0x112>
 80212cc:	f1a8 0204 	sub.w	r2, r8, #4
 80212d0:	4623      	mov	r3, r4
 80212d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80212d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80212da:	429f      	cmp	r7, r3
 80212dc:	d2f9      	bcs.n	80212d2 <__hexnan+0xaa>
 80212de:	1b3b      	subs	r3, r7, r4
 80212e0:	f023 0303 	bic.w	r3, r3, #3
 80212e4:	3304      	adds	r3, #4
 80212e6:	3401      	adds	r4, #1
 80212e8:	3e03      	subs	r6, #3
 80212ea:	42b4      	cmp	r4, r6
 80212ec:	bf88      	it	hi
 80212ee:	2304      	movhi	r3, #4
 80212f0:	4443      	add	r3, r8
 80212f2:	2200      	movs	r2, #0
 80212f4:	f843 2b04 	str.w	r2, [r3], #4
 80212f8:	429f      	cmp	r7, r3
 80212fa:	d2fb      	bcs.n	80212f4 <__hexnan+0xcc>
 80212fc:	683b      	ldr	r3, [r7, #0]
 80212fe:	b91b      	cbnz	r3, 8021308 <__hexnan+0xe0>
 8021300:	4547      	cmp	r7, r8
 8021302:	d128      	bne.n	8021356 <__hexnan+0x12e>
 8021304:	2301      	movs	r3, #1
 8021306:	603b      	str	r3, [r7, #0]
 8021308:	2005      	movs	r0, #5
 802130a:	b007      	add	sp, #28
 802130c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021310:	3501      	adds	r5, #1
 8021312:	2d08      	cmp	r5, #8
 8021314:	f10b 0b01 	add.w	fp, fp, #1
 8021318:	dd06      	ble.n	8021328 <__hexnan+0x100>
 802131a:	4544      	cmp	r4, r8
 802131c:	d9c1      	bls.n	80212a2 <__hexnan+0x7a>
 802131e:	2300      	movs	r3, #0
 8021320:	f844 3c04 	str.w	r3, [r4, #-4]
 8021324:	2501      	movs	r5, #1
 8021326:	3c04      	subs	r4, #4
 8021328:	6822      	ldr	r2, [r4, #0]
 802132a:	f000 000f 	and.w	r0, r0, #15
 802132e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8021332:	6020      	str	r0, [r4, #0]
 8021334:	e7b5      	b.n	80212a2 <__hexnan+0x7a>
 8021336:	2508      	movs	r5, #8
 8021338:	e7b3      	b.n	80212a2 <__hexnan+0x7a>
 802133a:	9b01      	ldr	r3, [sp, #4]
 802133c:	2b00      	cmp	r3, #0
 802133e:	d0dd      	beq.n	80212fc <__hexnan+0xd4>
 8021340:	f1c3 0320 	rsb	r3, r3, #32
 8021344:	f04f 32ff 	mov.w	r2, #4294967295
 8021348:	40da      	lsrs	r2, r3
 802134a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 802134e:	4013      	ands	r3, r2
 8021350:	f846 3c04 	str.w	r3, [r6, #-4]
 8021354:	e7d2      	b.n	80212fc <__hexnan+0xd4>
 8021356:	3f04      	subs	r7, #4
 8021358:	e7d0      	b.n	80212fc <__hexnan+0xd4>
 802135a:	2004      	movs	r0, #4
 802135c:	e7d5      	b.n	802130a <__hexnan+0xe2>
	...

08021360 <sbrk_aligned>:
 8021360:	b570      	push	{r4, r5, r6, lr}
 8021362:	4e0f      	ldr	r6, [pc, #60]	@ (80213a0 <sbrk_aligned+0x40>)
 8021364:	460c      	mov	r4, r1
 8021366:	6831      	ldr	r1, [r6, #0]
 8021368:	4605      	mov	r5, r0
 802136a:	b911      	cbnz	r1, 8021372 <sbrk_aligned+0x12>
 802136c:	f000 fe16 	bl	8021f9c <_sbrk_r>
 8021370:	6030      	str	r0, [r6, #0]
 8021372:	4621      	mov	r1, r4
 8021374:	4628      	mov	r0, r5
 8021376:	f000 fe11 	bl	8021f9c <_sbrk_r>
 802137a:	1c43      	adds	r3, r0, #1
 802137c:	d103      	bne.n	8021386 <sbrk_aligned+0x26>
 802137e:	f04f 34ff 	mov.w	r4, #4294967295
 8021382:	4620      	mov	r0, r4
 8021384:	bd70      	pop	{r4, r5, r6, pc}
 8021386:	1cc4      	adds	r4, r0, #3
 8021388:	f024 0403 	bic.w	r4, r4, #3
 802138c:	42a0      	cmp	r0, r4
 802138e:	d0f8      	beq.n	8021382 <sbrk_aligned+0x22>
 8021390:	1a21      	subs	r1, r4, r0
 8021392:	4628      	mov	r0, r5
 8021394:	f000 fe02 	bl	8021f9c <_sbrk_r>
 8021398:	3001      	adds	r0, #1
 802139a:	d1f2      	bne.n	8021382 <sbrk_aligned+0x22>
 802139c:	e7ef      	b.n	802137e <sbrk_aligned+0x1e>
 802139e:	bf00      	nop
 80213a0:	20002a38 	.word	0x20002a38

080213a4 <_malloc_r>:
 80213a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80213a8:	1ccd      	adds	r5, r1, #3
 80213aa:	f025 0503 	bic.w	r5, r5, #3
 80213ae:	3508      	adds	r5, #8
 80213b0:	2d0c      	cmp	r5, #12
 80213b2:	bf38      	it	cc
 80213b4:	250c      	movcc	r5, #12
 80213b6:	2d00      	cmp	r5, #0
 80213b8:	4606      	mov	r6, r0
 80213ba:	db01      	blt.n	80213c0 <_malloc_r+0x1c>
 80213bc:	42a9      	cmp	r1, r5
 80213be:	d904      	bls.n	80213ca <_malloc_r+0x26>
 80213c0:	230c      	movs	r3, #12
 80213c2:	6033      	str	r3, [r6, #0]
 80213c4:	2000      	movs	r0, #0
 80213c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80213ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80214a0 <_malloc_r+0xfc>
 80213ce:	f000 f87b 	bl	80214c8 <__malloc_lock>
 80213d2:	f8d8 3000 	ldr.w	r3, [r8]
 80213d6:	461c      	mov	r4, r3
 80213d8:	bb44      	cbnz	r4, 802142c <_malloc_r+0x88>
 80213da:	4629      	mov	r1, r5
 80213dc:	4630      	mov	r0, r6
 80213de:	f7ff ffbf 	bl	8021360 <sbrk_aligned>
 80213e2:	1c43      	adds	r3, r0, #1
 80213e4:	4604      	mov	r4, r0
 80213e6:	d158      	bne.n	802149a <_malloc_r+0xf6>
 80213e8:	f8d8 4000 	ldr.w	r4, [r8]
 80213ec:	4627      	mov	r7, r4
 80213ee:	2f00      	cmp	r7, #0
 80213f0:	d143      	bne.n	802147a <_malloc_r+0xd6>
 80213f2:	2c00      	cmp	r4, #0
 80213f4:	d04b      	beq.n	802148e <_malloc_r+0xea>
 80213f6:	6823      	ldr	r3, [r4, #0]
 80213f8:	4639      	mov	r1, r7
 80213fa:	4630      	mov	r0, r6
 80213fc:	eb04 0903 	add.w	r9, r4, r3
 8021400:	f000 fdcc 	bl	8021f9c <_sbrk_r>
 8021404:	4581      	cmp	r9, r0
 8021406:	d142      	bne.n	802148e <_malloc_r+0xea>
 8021408:	6821      	ldr	r1, [r4, #0]
 802140a:	1a6d      	subs	r5, r5, r1
 802140c:	4629      	mov	r1, r5
 802140e:	4630      	mov	r0, r6
 8021410:	f7ff ffa6 	bl	8021360 <sbrk_aligned>
 8021414:	3001      	adds	r0, #1
 8021416:	d03a      	beq.n	802148e <_malloc_r+0xea>
 8021418:	6823      	ldr	r3, [r4, #0]
 802141a:	442b      	add	r3, r5
 802141c:	6023      	str	r3, [r4, #0]
 802141e:	f8d8 3000 	ldr.w	r3, [r8]
 8021422:	685a      	ldr	r2, [r3, #4]
 8021424:	bb62      	cbnz	r2, 8021480 <_malloc_r+0xdc>
 8021426:	f8c8 7000 	str.w	r7, [r8]
 802142a:	e00f      	b.n	802144c <_malloc_r+0xa8>
 802142c:	6822      	ldr	r2, [r4, #0]
 802142e:	1b52      	subs	r2, r2, r5
 8021430:	d420      	bmi.n	8021474 <_malloc_r+0xd0>
 8021432:	2a0b      	cmp	r2, #11
 8021434:	d917      	bls.n	8021466 <_malloc_r+0xc2>
 8021436:	1961      	adds	r1, r4, r5
 8021438:	42a3      	cmp	r3, r4
 802143a:	6025      	str	r5, [r4, #0]
 802143c:	bf18      	it	ne
 802143e:	6059      	strne	r1, [r3, #4]
 8021440:	6863      	ldr	r3, [r4, #4]
 8021442:	bf08      	it	eq
 8021444:	f8c8 1000 	streq.w	r1, [r8]
 8021448:	5162      	str	r2, [r4, r5]
 802144a:	604b      	str	r3, [r1, #4]
 802144c:	4630      	mov	r0, r6
 802144e:	f000 f841 	bl	80214d4 <__malloc_unlock>
 8021452:	f104 000b 	add.w	r0, r4, #11
 8021456:	1d23      	adds	r3, r4, #4
 8021458:	f020 0007 	bic.w	r0, r0, #7
 802145c:	1ac2      	subs	r2, r0, r3
 802145e:	bf1c      	itt	ne
 8021460:	1a1b      	subne	r3, r3, r0
 8021462:	50a3      	strne	r3, [r4, r2]
 8021464:	e7af      	b.n	80213c6 <_malloc_r+0x22>
 8021466:	6862      	ldr	r2, [r4, #4]
 8021468:	42a3      	cmp	r3, r4
 802146a:	bf0c      	ite	eq
 802146c:	f8c8 2000 	streq.w	r2, [r8]
 8021470:	605a      	strne	r2, [r3, #4]
 8021472:	e7eb      	b.n	802144c <_malloc_r+0xa8>
 8021474:	4623      	mov	r3, r4
 8021476:	6864      	ldr	r4, [r4, #4]
 8021478:	e7ae      	b.n	80213d8 <_malloc_r+0x34>
 802147a:	463c      	mov	r4, r7
 802147c:	687f      	ldr	r7, [r7, #4]
 802147e:	e7b6      	b.n	80213ee <_malloc_r+0x4a>
 8021480:	461a      	mov	r2, r3
 8021482:	685b      	ldr	r3, [r3, #4]
 8021484:	42a3      	cmp	r3, r4
 8021486:	d1fb      	bne.n	8021480 <_malloc_r+0xdc>
 8021488:	2300      	movs	r3, #0
 802148a:	6053      	str	r3, [r2, #4]
 802148c:	e7de      	b.n	802144c <_malloc_r+0xa8>
 802148e:	230c      	movs	r3, #12
 8021490:	6033      	str	r3, [r6, #0]
 8021492:	4630      	mov	r0, r6
 8021494:	f000 f81e 	bl	80214d4 <__malloc_unlock>
 8021498:	e794      	b.n	80213c4 <_malloc_r+0x20>
 802149a:	6005      	str	r5, [r0, #0]
 802149c:	e7d6      	b.n	802144c <_malloc_r+0xa8>
 802149e:	bf00      	nop
 80214a0:	20002a3c 	.word	0x20002a3c

080214a4 <__ascii_mbtowc>:
 80214a4:	b082      	sub	sp, #8
 80214a6:	b901      	cbnz	r1, 80214aa <__ascii_mbtowc+0x6>
 80214a8:	a901      	add	r1, sp, #4
 80214aa:	b142      	cbz	r2, 80214be <__ascii_mbtowc+0x1a>
 80214ac:	b14b      	cbz	r3, 80214c2 <__ascii_mbtowc+0x1e>
 80214ae:	7813      	ldrb	r3, [r2, #0]
 80214b0:	600b      	str	r3, [r1, #0]
 80214b2:	7812      	ldrb	r2, [r2, #0]
 80214b4:	1e10      	subs	r0, r2, #0
 80214b6:	bf18      	it	ne
 80214b8:	2001      	movne	r0, #1
 80214ba:	b002      	add	sp, #8
 80214bc:	4770      	bx	lr
 80214be:	4610      	mov	r0, r2
 80214c0:	e7fb      	b.n	80214ba <__ascii_mbtowc+0x16>
 80214c2:	f06f 0001 	mvn.w	r0, #1
 80214c6:	e7f8      	b.n	80214ba <__ascii_mbtowc+0x16>

080214c8 <__malloc_lock>:
 80214c8:	4801      	ldr	r0, [pc, #4]	@ (80214d0 <__malloc_lock+0x8>)
 80214ca:	f7ff bbae 	b.w	8020c2a <__retarget_lock_acquire_recursive>
 80214ce:	bf00      	nop
 80214d0:	20002a34 	.word	0x20002a34

080214d4 <__malloc_unlock>:
 80214d4:	4801      	ldr	r0, [pc, #4]	@ (80214dc <__malloc_unlock+0x8>)
 80214d6:	f7ff bba9 	b.w	8020c2c <__retarget_lock_release_recursive>
 80214da:	bf00      	nop
 80214dc:	20002a34 	.word	0x20002a34

080214e0 <_Balloc>:
 80214e0:	b570      	push	{r4, r5, r6, lr}
 80214e2:	69c6      	ldr	r6, [r0, #28]
 80214e4:	4604      	mov	r4, r0
 80214e6:	460d      	mov	r5, r1
 80214e8:	b976      	cbnz	r6, 8021508 <_Balloc+0x28>
 80214ea:	2010      	movs	r0, #16
 80214ec:	f000 fd98 	bl	8022020 <malloc>
 80214f0:	4602      	mov	r2, r0
 80214f2:	61e0      	str	r0, [r4, #28]
 80214f4:	b920      	cbnz	r0, 8021500 <_Balloc+0x20>
 80214f6:	4b18      	ldr	r3, [pc, #96]	@ (8021558 <_Balloc+0x78>)
 80214f8:	4818      	ldr	r0, [pc, #96]	@ (802155c <_Balloc+0x7c>)
 80214fa:	216b      	movs	r1, #107	@ 0x6b
 80214fc:	f000 fd5e 	bl	8021fbc <__assert_func>
 8021500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8021504:	6006      	str	r6, [r0, #0]
 8021506:	60c6      	str	r6, [r0, #12]
 8021508:	69e6      	ldr	r6, [r4, #28]
 802150a:	68f3      	ldr	r3, [r6, #12]
 802150c:	b183      	cbz	r3, 8021530 <_Balloc+0x50>
 802150e:	69e3      	ldr	r3, [r4, #28]
 8021510:	68db      	ldr	r3, [r3, #12]
 8021512:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8021516:	b9b8      	cbnz	r0, 8021548 <_Balloc+0x68>
 8021518:	2101      	movs	r1, #1
 802151a:	fa01 f605 	lsl.w	r6, r1, r5
 802151e:	1d72      	adds	r2, r6, #5
 8021520:	0092      	lsls	r2, r2, #2
 8021522:	4620      	mov	r0, r4
 8021524:	f000 fd68 	bl	8021ff8 <_calloc_r>
 8021528:	b160      	cbz	r0, 8021544 <_Balloc+0x64>
 802152a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802152e:	e00e      	b.n	802154e <_Balloc+0x6e>
 8021530:	2221      	movs	r2, #33	@ 0x21
 8021532:	2104      	movs	r1, #4
 8021534:	4620      	mov	r0, r4
 8021536:	f000 fd5f 	bl	8021ff8 <_calloc_r>
 802153a:	69e3      	ldr	r3, [r4, #28]
 802153c:	60f0      	str	r0, [r6, #12]
 802153e:	68db      	ldr	r3, [r3, #12]
 8021540:	2b00      	cmp	r3, #0
 8021542:	d1e4      	bne.n	802150e <_Balloc+0x2e>
 8021544:	2000      	movs	r0, #0
 8021546:	bd70      	pop	{r4, r5, r6, pc}
 8021548:	6802      	ldr	r2, [r0, #0]
 802154a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802154e:	2300      	movs	r3, #0
 8021550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8021554:	e7f7      	b.n	8021546 <_Balloc+0x66>
 8021556:	bf00      	nop
 8021558:	08023ee2 	.word	0x08023ee2
 802155c:	08023ef9 	.word	0x08023ef9

08021560 <_Bfree>:
 8021560:	b570      	push	{r4, r5, r6, lr}
 8021562:	69c6      	ldr	r6, [r0, #28]
 8021564:	4605      	mov	r5, r0
 8021566:	460c      	mov	r4, r1
 8021568:	b976      	cbnz	r6, 8021588 <_Bfree+0x28>
 802156a:	2010      	movs	r0, #16
 802156c:	f000 fd58 	bl	8022020 <malloc>
 8021570:	4602      	mov	r2, r0
 8021572:	61e8      	str	r0, [r5, #28]
 8021574:	b920      	cbnz	r0, 8021580 <_Bfree+0x20>
 8021576:	4b09      	ldr	r3, [pc, #36]	@ (802159c <_Bfree+0x3c>)
 8021578:	4809      	ldr	r0, [pc, #36]	@ (80215a0 <_Bfree+0x40>)
 802157a:	218f      	movs	r1, #143	@ 0x8f
 802157c:	f000 fd1e 	bl	8021fbc <__assert_func>
 8021580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8021584:	6006      	str	r6, [r0, #0]
 8021586:	60c6      	str	r6, [r0, #12]
 8021588:	b13c      	cbz	r4, 802159a <_Bfree+0x3a>
 802158a:	69eb      	ldr	r3, [r5, #28]
 802158c:	6862      	ldr	r2, [r4, #4]
 802158e:	68db      	ldr	r3, [r3, #12]
 8021590:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8021594:	6021      	str	r1, [r4, #0]
 8021596:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802159a:	bd70      	pop	{r4, r5, r6, pc}
 802159c:	08023ee2 	.word	0x08023ee2
 80215a0:	08023ef9 	.word	0x08023ef9

080215a4 <__multadd>:
 80215a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80215a8:	690d      	ldr	r5, [r1, #16]
 80215aa:	4607      	mov	r7, r0
 80215ac:	460c      	mov	r4, r1
 80215ae:	461e      	mov	r6, r3
 80215b0:	f101 0c14 	add.w	ip, r1, #20
 80215b4:	2000      	movs	r0, #0
 80215b6:	f8dc 3000 	ldr.w	r3, [ip]
 80215ba:	b299      	uxth	r1, r3
 80215bc:	fb02 6101 	mla	r1, r2, r1, r6
 80215c0:	0c1e      	lsrs	r6, r3, #16
 80215c2:	0c0b      	lsrs	r3, r1, #16
 80215c4:	fb02 3306 	mla	r3, r2, r6, r3
 80215c8:	b289      	uxth	r1, r1
 80215ca:	3001      	adds	r0, #1
 80215cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80215d0:	4285      	cmp	r5, r0
 80215d2:	f84c 1b04 	str.w	r1, [ip], #4
 80215d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80215da:	dcec      	bgt.n	80215b6 <__multadd+0x12>
 80215dc:	b30e      	cbz	r6, 8021622 <__multadd+0x7e>
 80215de:	68a3      	ldr	r3, [r4, #8]
 80215e0:	42ab      	cmp	r3, r5
 80215e2:	dc19      	bgt.n	8021618 <__multadd+0x74>
 80215e4:	6861      	ldr	r1, [r4, #4]
 80215e6:	4638      	mov	r0, r7
 80215e8:	3101      	adds	r1, #1
 80215ea:	f7ff ff79 	bl	80214e0 <_Balloc>
 80215ee:	4680      	mov	r8, r0
 80215f0:	b928      	cbnz	r0, 80215fe <__multadd+0x5a>
 80215f2:	4602      	mov	r2, r0
 80215f4:	4b0c      	ldr	r3, [pc, #48]	@ (8021628 <__multadd+0x84>)
 80215f6:	480d      	ldr	r0, [pc, #52]	@ (802162c <__multadd+0x88>)
 80215f8:	21ba      	movs	r1, #186	@ 0xba
 80215fa:	f000 fcdf 	bl	8021fbc <__assert_func>
 80215fe:	6922      	ldr	r2, [r4, #16]
 8021600:	3202      	adds	r2, #2
 8021602:	f104 010c 	add.w	r1, r4, #12
 8021606:	0092      	lsls	r2, r2, #2
 8021608:	300c      	adds	r0, #12
 802160a:	f7ff fb10 	bl	8020c2e <memcpy>
 802160e:	4621      	mov	r1, r4
 8021610:	4638      	mov	r0, r7
 8021612:	f7ff ffa5 	bl	8021560 <_Bfree>
 8021616:	4644      	mov	r4, r8
 8021618:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802161c:	3501      	adds	r5, #1
 802161e:	615e      	str	r6, [r3, #20]
 8021620:	6125      	str	r5, [r4, #16]
 8021622:	4620      	mov	r0, r4
 8021624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021628:	08023e71 	.word	0x08023e71
 802162c:	08023ef9 	.word	0x08023ef9

08021630 <__s2b>:
 8021630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021634:	460c      	mov	r4, r1
 8021636:	4615      	mov	r5, r2
 8021638:	461f      	mov	r7, r3
 802163a:	2209      	movs	r2, #9
 802163c:	3308      	adds	r3, #8
 802163e:	4606      	mov	r6, r0
 8021640:	fb93 f3f2 	sdiv	r3, r3, r2
 8021644:	2100      	movs	r1, #0
 8021646:	2201      	movs	r2, #1
 8021648:	429a      	cmp	r2, r3
 802164a:	db09      	blt.n	8021660 <__s2b+0x30>
 802164c:	4630      	mov	r0, r6
 802164e:	f7ff ff47 	bl	80214e0 <_Balloc>
 8021652:	b940      	cbnz	r0, 8021666 <__s2b+0x36>
 8021654:	4602      	mov	r2, r0
 8021656:	4b19      	ldr	r3, [pc, #100]	@ (80216bc <__s2b+0x8c>)
 8021658:	4819      	ldr	r0, [pc, #100]	@ (80216c0 <__s2b+0x90>)
 802165a:	21d3      	movs	r1, #211	@ 0xd3
 802165c:	f000 fcae 	bl	8021fbc <__assert_func>
 8021660:	0052      	lsls	r2, r2, #1
 8021662:	3101      	adds	r1, #1
 8021664:	e7f0      	b.n	8021648 <__s2b+0x18>
 8021666:	9b08      	ldr	r3, [sp, #32]
 8021668:	6143      	str	r3, [r0, #20]
 802166a:	2d09      	cmp	r5, #9
 802166c:	f04f 0301 	mov.w	r3, #1
 8021670:	6103      	str	r3, [r0, #16]
 8021672:	dd16      	ble.n	80216a2 <__s2b+0x72>
 8021674:	f104 0909 	add.w	r9, r4, #9
 8021678:	46c8      	mov	r8, r9
 802167a:	442c      	add	r4, r5
 802167c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8021680:	4601      	mov	r1, r0
 8021682:	3b30      	subs	r3, #48	@ 0x30
 8021684:	220a      	movs	r2, #10
 8021686:	4630      	mov	r0, r6
 8021688:	f7ff ff8c 	bl	80215a4 <__multadd>
 802168c:	45a0      	cmp	r8, r4
 802168e:	d1f5      	bne.n	802167c <__s2b+0x4c>
 8021690:	f1a5 0408 	sub.w	r4, r5, #8
 8021694:	444c      	add	r4, r9
 8021696:	1b2d      	subs	r5, r5, r4
 8021698:	1963      	adds	r3, r4, r5
 802169a:	42bb      	cmp	r3, r7
 802169c:	db04      	blt.n	80216a8 <__s2b+0x78>
 802169e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80216a2:	340a      	adds	r4, #10
 80216a4:	2509      	movs	r5, #9
 80216a6:	e7f6      	b.n	8021696 <__s2b+0x66>
 80216a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80216ac:	4601      	mov	r1, r0
 80216ae:	3b30      	subs	r3, #48	@ 0x30
 80216b0:	220a      	movs	r2, #10
 80216b2:	4630      	mov	r0, r6
 80216b4:	f7ff ff76 	bl	80215a4 <__multadd>
 80216b8:	e7ee      	b.n	8021698 <__s2b+0x68>
 80216ba:	bf00      	nop
 80216bc:	08023e71 	.word	0x08023e71
 80216c0:	08023ef9 	.word	0x08023ef9

080216c4 <__hi0bits>:
 80216c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80216c8:	4603      	mov	r3, r0
 80216ca:	bf36      	itet	cc
 80216cc:	0403      	lslcc	r3, r0, #16
 80216ce:	2000      	movcs	r0, #0
 80216d0:	2010      	movcc	r0, #16
 80216d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80216d6:	bf3c      	itt	cc
 80216d8:	021b      	lslcc	r3, r3, #8
 80216da:	3008      	addcc	r0, #8
 80216dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80216e0:	bf3c      	itt	cc
 80216e2:	011b      	lslcc	r3, r3, #4
 80216e4:	3004      	addcc	r0, #4
 80216e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80216ea:	bf3c      	itt	cc
 80216ec:	009b      	lslcc	r3, r3, #2
 80216ee:	3002      	addcc	r0, #2
 80216f0:	2b00      	cmp	r3, #0
 80216f2:	db05      	blt.n	8021700 <__hi0bits+0x3c>
 80216f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80216f8:	f100 0001 	add.w	r0, r0, #1
 80216fc:	bf08      	it	eq
 80216fe:	2020      	moveq	r0, #32
 8021700:	4770      	bx	lr

08021702 <__lo0bits>:
 8021702:	6803      	ldr	r3, [r0, #0]
 8021704:	4602      	mov	r2, r0
 8021706:	f013 0007 	ands.w	r0, r3, #7
 802170a:	d00b      	beq.n	8021724 <__lo0bits+0x22>
 802170c:	07d9      	lsls	r1, r3, #31
 802170e:	d421      	bmi.n	8021754 <__lo0bits+0x52>
 8021710:	0798      	lsls	r0, r3, #30
 8021712:	bf49      	itett	mi
 8021714:	085b      	lsrmi	r3, r3, #1
 8021716:	089b      	lsrpl	r3, r3, #2
 8021718:	2001      	movmi	r0, #1
 802171a:	6013      	strmi	r3, [r2, #0]
 802171c:	bf5c      	itt	pl
 802171e:	6013      	strpl	r3, [r2, #0]
 8021720:	2002      	movpl	r0, #2
 8021722:	4770      	bx	lr
 8021724:	b299      	uxth	r1, r3
 8021726:	b909      	cbnz	r1, 802172c <__lo0bits+0x2a>
 8021728:	0c1b      	lsrs	r3, r3, #16
 802172a:	2010      	movs	r0, #16
 802172c:	b2d9      	uxtb	r1, r3
 802172e:	b909      	cbnz	r1, 8021734 <__lo0bits+0x32>
 8021730:	3008      	adds	r0, #8
 8021732:	0a1b      	lsrs	r3, r3, #8
 8021734:	0719      	lsls	r1, r3, #28
 8021736:	bf04      	itt	eq
 8021738:	091b      	lsreq	r3, r3, #4
 802173a:	3004      	addeq	r0, #4
 802173c:	0799      	lsls	r1, r3, #30
 802173e:	bf04      	itt	eq
 8021740:	089b      	lsreq	r3, r3, #2
 8021742:	3002      	addeq	r0, #2
 8021744:	07d9      	lsls	r1, r3, #31
 8021746:	d403      	bmi.n	8021750 <__lo0bits+0x4e>
 8021748:	085b      	lsrs	r3, r3, #1
 802174a:	f100 0001 	add.w	r0, r0, #1
 802174e:	d003      	beq.n	8021758 <__lo0bits+0x56>
 8021750:	6013      	str	r3, [r2, #0]
 8021752:	4770      	bx	lr
 8021754:	2000      	movs	r0, #0
 8021756:	4770      	bx	lr
 8021758:	2020      	movs	r0, #32
 802175a:	4770      	bx	lr

0802175c <__i2b>:
 802175c:	b510      	push	{r4, lr}
 802175e:	460c      	mov	r4, r1
 8021760:	2101      	movs	r1, #1
 8021762:	f7ff febd 	bl	80214e0 <_Balloc>
 8021766:	4602      	mov	r2, r0
 8021768:	b928      	cbnz	r0, 8021776 <__i2b+0x1a>
 802176a:	4b05      	ldr	r3, [pc, #20]	@ (8021780 <__i2b+0x24>)
 802176c:	4805      	ldr	r0, [pc, #20]	@ (8021784 <__i2b+0x28>)
 802176e:	f240 1145 	movw	r1, #325	@ 0x145
 8021772:	f000 fc23 	bl	8021fbc <__assert_func>
 8021776:	2301      	movs	r3, #1
 8021778:	6144      	str	r4, [r0, #20]
 802177a:	6103      	str	r3, [r0, #16]
 802177c:	bd10      	pop	{r4, pc}
 802177e:	bf00      	nop
 8021780:	08023e71 	.word	0x08023e71
 8021784:	08023ef9 	.word	0x08023ef9

08021788 <__multiply>:
 8021788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802178c:	4614      	mov	r4, r2
 802178e:	690a      	ldr	r2, [r1, #16]
 8021790:	6923      	ldr	r3, [r4, #16]
 8021792:	429a      	cmp	r2, r3
 8021794:	bfa8      	it	ge
 8021796:	4623      	movge	r3, r4
 8021798:	460f      	mov	r7, r1
 802179a:	bfa4      	itt	ge
 802179c:	460c      	movge	r4, r1
 802179e:	461f      	movge	r7, r3
 80217a0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80217a4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80217a8:	68a3      	ldr	r3, [r4, #8]
 80217aa:	6861      	ldr	r1, [r4, #4]
 80217ac:	eb0a 0609 	add.w	r6, sl, r9
 80217b0:	42b3      	cmp	r3, r6
 80217b2:	b085      	sub	sp, #20
 80217b4:	bfb8      	it	lt
 80217b6:	3101      	addlt	r1, #1
 80217b8:	f7ff fe92 	bl	80214e0 <_Balloc>
 80217bc:	b930      	cbnz	r0, 80217cc <__multiply+0x44>
 80217be:	4602      	mov	r2, r0
 80217c0:	4b44      	ldr	r3, [pc, #272]	@ (80218d4 <__multiply+0x14c>)
 80217c2:	4845      	ldr	r0, [pc, #276]	@ (80218d8 <__multiply+0x150>)
 80217c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80217c8:	f000 fbf8 	bl	8021fbc <__assert_func>
 80217cc:	f100 0514 	add.w	r5, r0, #20
 80217d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80217d4:	462b      	mov	r3, r5
 80217d6:	2200      	movs	r2, #0
 80217d8:	4543      	cmp	r3, r8
 80217da:	d321      	bcc.n	8021820 <__multiply+0x98>
 80217dc:	f107 0114 	add.w	r1, r7, #20
 80217e0:	f104 0214 	add.w	r2, r4, #20
 80217e4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80217e8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80217ec:	9302      	str	r3, [sp, #8]
 80217ee:	1b13      	subs	r3, r2, r4
 80217f0:	3b15      	subs	r3, #21
 80217f2:	f023 0303 	bic.w	r3, r3, #3
 80217f6:	3304      	adds	r3, #4
 80217f8:	f104 0715 	add.w	r7, r4, #21
 80217fc:	42ba      	cmp	r2, r7
 80217fe:	bf38      	it	cc
 8021800:	2304      	movcc	r3, #4
 8021802:	9301      	str	r3, [sp, #4]
 8021804:	9b02      	ldr	r3, [sp, #8]
 8021806:	9103      	str	r1, [sp, #12]
 8021808:	428b      	cmp	r3, r1
 802180a:	d80c      	bhi.n	8021826 <__multiply+0x9e>
 802180c:	2e00      	cmp	r6, #0
 802180e:	dd03      	ble.n	8021818 <__multiply+0x90>
 8021810:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8021814:	2b00      	cmp	r3, #0
 8021816:	d05a      	beq.n	80218ce <__multiply+0x146>
 8021818:	6106      	str	r6, [r0, #16]
 802181a:	b005      	add	sp, #20
 802181c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021820:	f843 2b04 	str.w	r2, [r3], #4
 8021824:	e7d8      	b.n	80217d8 <__multiply+0x50>
 8021826:	f8b1 a000 	ldrh.w	sl, [r1]
 802182a:	f1ba 0f00 	cmp.w	sl, #0
 802182e:	d023      	beq.n	8021878 <__multiply+0xf0>
 8021830:	f104 0e14 	add.w	lr, r4, #20
 8021834:	46a9      	mov	r9, r5
 8021836:	f04f 0c00 	mov.w	ip, #0
 802183a:	f85e 7b04 	ldr.w	r7, [lr], #4
 802183e:	f8d9 3000 	ldr.w	r3, [r9]
 8021842:	fa1f fb87 	uxth.w	fp, r7
 8021846:	b29b      	uxth	r3, r3
 8021848:	fb0a 330b 	mla	r3, sl, fp, r3
 802184c:	4463      	add	r3, ip
 802184e:	f8d9 c000 	ldr.w	ip, [r9]
 8021852:	0c3f      	lsrs	r7, r7, #16
 8021854:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8021858:	fb0a c707 	mla	r7, sl, r7, ip
 802185c:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8021860:	b29b      	uxth	r3, r3
 8021862:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8021866:	4572      	cmp	r2, lr
 8021868:	f849 3b04 	str.w	r3, [r9], #4
 802186c:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8021870:	d8e3      	bhi.n	802183a <__multiply+0xb2>
 8021872:	9b01      	ldr	r3, [sp, #4]
 8021874:	f845 c003 	str.w	ip, [r5, r3]
 8021878:	9b03      	ldr	r3, [sp, #12]
 802187a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 802187e:	3104      	adds	r1, #4
 8021880:	f1b9 0f00 	cmp.w	r9, #0
 8021884:	d021      	beq.n	80218ca <__multiply+0x142>
 8021886:	682b      	ldr	r3, [r5, #0]
 8021888:	f104 0c14 	add.w	ip, r4, #20
 802188c:	46ae      	mov	lr, r5
 802188e:	f04f 0a00 	mov.w	sl, #0
 8021892:	f8bc b000 	ldrh.w	fp, [ip]
 8021896:	f8be 7002 	ldrh.w	r7, [lr, #2]
 802189a:	fb09 770b 	mla	r7, r9, fp, r7
 802189e:	4457      	add	r7, sl
 80218a0:	b29b      	uxth	r3, r3
 80218a2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80218a6:	f84e 3b04 	str.w	r3, [lr], #4
 80218aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80218ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80218b2:	f8be 3000 	ldrh.w	r3, [lr]
 80218b6:	fb09 330a 	mla	r3, r9, sl, r3
 80218ba:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80218be:	4562      	cmp	r2, ip
 80218c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80218c4:	d8e5      	bhi.n	8021892 <__multiply+0x10a>
 80218c6:	9f01      	ldr	r7, [sp, #4]
 80218c8:	51eb      	str	r3, [r5, r7]
 80218ca:	3504      	adds	r5, #4
 80218cc:	e79a      	b.n	8021804 <__multiply+0x7c>
 80218ce:	3e01      	subs	r6, #1
 80218d0:	e79c      	b.n	802180c <__multiply+0x84>
 80218d2:	bf00      	nop
 80218d4:	08023e71 	.word	0x08023e71
 80218d8:	08023ef9 	.word	0x08023ef9

080218dc <__pow5mult>:
 80218dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80218e0:	4615      	mov	r5, r2
 80218e2:	f012 0203 	ands.w	r2, r2, #3
 80218e6:	4607      	mov	r7, r0
 80218e8:	460e      	mov	r6, r1
 80218ea:	d007      	beq.n	80218fc <__pow5mult+0x20>
 80218ec:	4c25      	ldr	r4, [pc, #148]	@ (8021984 <__pow5mult+0xa8>)
 80218ee:	3a01      	subs	r2, #1
 80218f0:	2300      	movs	r3, #0
 80218f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80218f6:	f7ff fe55 	bl	80215a4 <__multadd>
 80218fa:	4606      	mov	r6, r0
 80218fc:	10ad      	asrs	r5, r5, #2
 80218fe:	d03d      	beq.n	802197c <__pow5mult+0xa0>
 8021900:	69fc      	ldr	r4, [r7, #28]
 8021902:	b97c      	cbnz	r4, 8021924 <__pow5mult+0x48>
 8021904:	2010      	movs	r0, #16
 8021906:	f000 fb8b 	bl	8022020 <malloc>
 802190a:	4602      	mov	r2, r0
 802190c:	61f8      	str	r0, [r7, #28]
 802190e:	b928      	cbnz	r0, 802191c <__pow5mult+0x40>
 8021910:	4b1d      	ldr	r3, [pc, #116]	@ (8021988 <__pow5mult+0xac>)
 8021912:	481e      	ldr	r0, [pc, #120]	@ (802198c <__pow5mult+0xb0>)
 8021914:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8021918:	f000 fb50 	bl	8021fbc <__assert_func>
 802191c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8021920:	6004      	str	r4, [r0, #0]
 8021922:	60c4      	str	r4, [r0, #12]
 8021924:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8021928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 802192c:	b94c      	cbnz	r4, 8021942 <__pow5mult+0x66>
 802192e:	f240 2171 	movw	r1, #625	@ 0x271
 8021932:	4638      	mov	r0, r7
 8021934:	f7ff ff12 	bl	802175c <__i2b>
 8021938:	2300      	movs	r3, #0
 802193a:	f8c8 0008 	str.w	r0, [r8, #8]
 802193e:	4604      	mov	r4, r0
 8021940:	6003      	str	r3, [r0, #0]
 8021942:	f04f 0900 	mov.w	r9, #0
 8021946:	07eb      	lsls	r3, r5, #31
 8021948:	d50a      	bpl.n	8021960 <__pow5mult+0x84>
 802194a:	4631      	mov	r1, r6
 802194c:	4622      	mov	r2, r4
 802194e:	4638      	mov	r0, r7
 8021950:	f7ff ff1a 	bl	8021788 <__multiply>
 8021954:	4631      	mov	r1, r6
 8021956:	4680      	mov	r8, r0
 8021958:	4638      	mov	r0, r7
 802195a:	f7ff fe01 	bl	8021560 <_Bfree>
 802195e:	4646      	mov	r6, r8
 8021960:	106d      	asrs	r5, r5, #1
 8021962:	d00b      	beq.n	802197c <__pow5mult+0xa0>
 8021964:	6820      	ldr	r0, [r4, #0]
 8021966:	b938      	cbnz	r0, 8021978 <__pow5mult+0x9c>
 8021968:	4622      	mov	r2, r4
 802196a:	4621      	mov	r1, r4
 802196c:	4638      	mov	r0, r7
 802196e:	f7ff ff0b 	bl	8021788 <__multiply>
 8021972:	6020      	str	r0, [r4, #0]
 8021974:	f8c0 9000 	str.w	r9, [r0]
 8021978:	4604      	mov	r4, r0
 802197a:	e7e4      	b.n	8021946 <__pow5mult+0x6a>
 802197c:	4630      	mov	r0, r6
 802197e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021982:	bf00      	nop
 8021984:	08023f54 	.word	0x08023f54
 8021988:	08023ee2 	.word	0x08023ee2
 802198c:	08023ef9 	.word	0x08023ef9

08021990 <__lshift>:
 8021990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021994:	460c      	mov	r4, r1
 8021996:	6849      	ldr	r1, [r1, #4]
 8021998:	6923      	ldr	r3, [r4, #16]
 802199a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802199e:	68a3      	ldr	r3, [r4, #8]
 80219a0:	4607      	mov	r7, r0
 80219a2:	4691      	mov	r9, r2
 80219a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80219a8:	f108 0601 	add.w	r6, r8, #1
 80219ac:	42b3      	cmp	r3, r6
 80219ae:	db0b      	blt.n	80219c8 <__lshift+0x38>
 80219b0:	4638      	mov	r0, r7
 80219b2:	f7ff fd95 	bl	80214e0 <_Balloc>
 80219b6:	4605      	mov	r5, r0
 80219b8:	b948      	cbnz	r0, 80219ce <__lshift+0x3e>
 80219ba:	4602      	mov	r2, r0
 80219bc:	4b28      	ldr	r3, [pc, #160]	@ (8021a60 <__lshift+0xd0>)
 80219be:	4829      	ldr	r0, [pc, #164]	@ (8021a64 <__lshift+0xd4>)
 80219c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80219c4:	f000 fafa 	bl	8021fbc <__assert_func>
 80219c8:	3101      	adds	r1, #1
 80219ca:	005b      	lsls	r3, r3, #1
 80219cc:	e7ee      	b.n	80219ac <__lshift+0x1c>
 80219ce:	2300      	movs	r3, #0
 80219d0:	f100 0114 	add.w	r1, r0, #20
 80219d4:	f100 0210 	add.w	r2, r0, #16
 80219d8:	4618      	mov	r0, r3
 80219da:	4553      	cmp	r3, sl
 80219dc:	db33      	blt.n	8021a46 <__lshift+0xb6>
 80219de:	6920      	ldr	r0, [r4, #16]
 80219e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80219e4:	f104 0314 	add.w	r3, r4, #20
 80219e8:	f019 091f 	ands.w	r9, r9, #31
 80219ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80219f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80219f4:	d02b      	beq.n	8021a4e <__lshift+0xbe>
 80219f6:	f1c9 0e20 	rsb	lr, r9, #32
 80219fa:	468a      	mov	sl, r1
 80219fc:	2200      	movs	r2, #0
 80219fe:	6818      	ldr	r0, [r3, #0]
 8021a00:	fa00 f009 	lsl.w	r0, r0, r9
 8021a04:	4310      	orrs	r0, r2
 8021a06:	f84a 0b04 	str.w	r0, [sl], #4
 8021a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8021a0e:	459c      	cmp	ip, r3
 8021a10:	fa22 f20e 	lsr.w	r2, r2, lr
 8021a14:	d8f3      	bhi.n	80219fe <__lshift+0x6e>
 8021a16:	ebac 0304 	sub.w	r3, ip, r4
 8021a1a:	3b15      	subs	r3, #21
 8021a1c:	f023 0303 	bic.w	r3, r3, #3
 8021a20:	3304      	adds	r3, #4
 8021a22:	f104 0015 	add.w	r0, r4, #21
 8021a26:	4584      	cmp	ip, r0
 8021a28:	bf38      	it	cc
 8021a2a:	2304      	movcc	r3, #4
 8021a2c:	50ca      	str	r2, [r1, r3]
 8021a2e:	b10a      	cbz	r2, 8021a34 <__lshift+0xa4>
 8021a30:	f108 0602 	add.w	r6, r8, #2
 8021a34:	3e01      	subs	r6, #1
 8021a36:	4638      	mov	r0, r7
 8021a38:	612e      	str	r6, [r5, #16]
 8021a3a:	4621      	mov	r1, r4
 8021a3c:	f7ff fd90 	bl	8021560 <_Bfree>
 8021a40:	4628      	mov	r0, r5
 8021a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021a46:	f842 0f04 	str.w	r0, [r2, #4]!
 8021a4a:	3301      	adds	r3, #1
 8021a4c:	e7c5      	b.n	80219da <__lshift+0x4a>
 8021a4e:	3904      	subs	r1, #4
 8021a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8021a54:	f841 2f04 	str.w	r2, [r1, #4]!
 8021a58:	459c      	cmp	ip, r3
 8021a5a:	d8f9      	bhi.n	8021a50 <__lshift+0xc0>
 8021a5c:	e7ea      	b.n	8021a34 <__lshift+0xa4>
 8021a5e:	bf00      	nop
 8021a60:	08023e71 	.word	0x08023e71
 8021a64:	08023ef9 	.word	0x08023ef9

08021a68 <__mcmp>:
 8021a68:	690a      	ldr	r2, [r1, #16]
 8021a6a:	4603      	mov	r3, r0
 8021a6c:	6900      	ldr	r0, [r0, #16]
 8021a6e:	1a80      	subs	r0, r0, r2
 8021a70:	b530      	push	{r4, r5, lr}
 8021a72:	d10e      	bne.n	8021a92 <__mcmp+0x2a>
 8021a74:	3314      	adds	r3, #20
 8021a76:	3114      	adds	r1, #20
 8021a78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8021a7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8021a80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8021a84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8021a88:	4295      	cmp	r5, r2
 8021a8a:	d003      	beq.n	8021a94 <__mcmp+0x2c>
 8021a8c:	d205      	bcs.n	8021a9a <__mcmp+0x32>
 8021a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8021a92:	bd30      	pop	{r4, r5, pc}
 8021a94:	42a3      	cmp	r3, r4
 8021a96:	d3f3      	bcc.n	8021a80 <__mcmp+0x18>
 8021a98:	e7fb      	b.n	8021a92 <__mcmp+0x2a>
 8021a9a:	2001      	movs	r0, #1
 8021a9c:	e7f9      	b.n	8021a92 <__mcmp+0x2a>
	...

08021aa0 <__mdiff>:
 8021aa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021aa4:	4689      	mov	r9, r1
 8021aa6:	4606      	mov	r6, r0
 8021aa8:	4611      	mov	r1, r2
 8021aaa:	4648      	mov	r0, r9
 8021aac:	4614      	mov	r4, r2
 8021aae:	f7ff ffdb 	bl	8021a68 <__mcmp>
 8021ab2:	1e05      	subs	r5, r0, #0
 8021ab4:	d112      	bne.n	8021adc <__mdiff+0x3c>
 8021ab6:	4629      	mov	r1, r5
 8021ab8:	4630      	mov	r0, r6
 8021aba:	f7ff fd11 	bl	80214e0 <_Balloc>
 8021abe:	4602      	mov	r2, r0
 8021ac0:	b928      	cbnz	r0, 8021ace <__mdiff+0x2e>
 8021ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8021bbc <__mdiff+0x11c>)
 8021ac4:	f240 2137 	movw	r1, #567	@ 0x237
 8021ac8:	483d      	ldr	r0, [pc, #244]	@ (8021bc0 <__mdiff+0x120>)
 8021aca:	f000 fa77 	bl	8021fbc <__assert_func>
 8021ace:	2301      	movs	r3, #1
 8021ad0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8021ad4:	4610      	mov	r0, r2
 8021ad6:	b003      	add	sp, #12
 8021ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021adc:	bfbc      	itt	lt
 8021ade:	464b      	movlt	r3, r9
 8021ae0:	46a1      	movlt	r9, r4
 8021ae2:	4630      	mov	r0, r6
 8021ae4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8021ae8:	bfba      	itte	lt
 8021aea:	461c      	movlt	r4, r3
 8021aec:	2501      	movlt	r5, #1
 8021aee:	2500      	movge	r5, #0
 8021af0:	f7ff fcf6 	bl	80214e0 <_Balloc>
 8021af4:	4602      	mov	r2, r0
 8021af6:	b918      	cbnz	r0, 8021b00 <__mdiff+0x60>
 8021af8:	4b30      	ldr	r3, [pc, #192]	@ (8021bbc <__mdiff+0x11c>)
 8021afa:	f240 2145 	movw	r1, #581	@ 0x245
 8021afe:	e7e3      	b.n	8021ac8 <__mdiff+0x28>
 8021b00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8021b04:	6926      	ldr	r6, [r4, #16]
 8021b06:	60c5      	str	r5, [r0, #12]
 8021b08:	f109 0310 	add.w	r3, r9, #16
 8021b0c:	f109 0514 	add.w	r5, r9, #20
 8021b10:	f104 0e14 	add.w	lr, r4, #20
 8021b14:	f100 0b14 	add.w	fp, r0, #20
 8021b18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8021b1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8021b20:	9301      	str	r3, [sp, #4]
 8021b22:	46d9      	mov	r9, fp
 8021b24:	f04f 0c00 	mov.w	ip, #0
 8021b28:	9b01      	ldr	r3, [sp, #4]
 8021b2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8021b2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8021b32:	9301      	str	r3, [sp, #4]
 8021b34:	b281      	uxth	r1, r0
 8021b36:	fa1f f38a 	uxth.w	r3, sl
 8021b3a:	1a5b      	subs	r3, r3, r1
 8021b3c:	0c00      	lsrs	r0, r0, #16
 8021b3e:	4463      	add	r3, ip
 8021b40:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8021b44:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8021b48:	b29b      	uxth	r3, r3
 8021b4a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8021b4e:	4576      	cmp	r6, lr
 8021b50:	f849 3b04 	str.w	r3, [r9], #4
 8021b54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021b58:	d8e6      	bhi.n	8021b28 <__mdiff+0x88>
 8021b5a:	1b33      	subs	r3, r6, r4
 8021b5c:	3b15      	subs	r3, #21
 8021b5e:	f023 0303 	bic.w	r3, r3, #3
 8021b62:	3415      	adds	r4, #21
 8021b64:	3304      	adds	r3, #4
 8021b66:	42a6      	cmp	r6, r4
 8021b68:	bf38      	it	cc
 8021b6a:	2304      	movcc	r3, #4
 8021b6c:	441d      	add	r5, r3
 8021b6e:	445b      	add	r3, fp
 8021b70:	461e      	mov	r6, r3
 8021b72:	462c      	mov	r4, r5
 8021b74:	4544      	cmp	r4, r8
 8021b76:	d30e      	bcc.n	8021b96 <__mdiff+0xf6>
 8021b78:	f108 0103 	add.w	r1, r8, #3
 8021b7c:	1b49      	subs	r1, r1, r5
 8021b7e:	f021 0103 	bic.w	r1, r1, #3
 8021b82:	3d03      	subs	r5, #3
 8021b84:	45a8      	cmp	r8, r5
 8021b86:	bf38      	it	cc
 8021b88:	2100      	movcc	r1, #0
 8021b8a:	440b      	add	r3, r1
 8021b8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021b90:	b191      	cbz	r1, 8021bb8 <__mdiff+0x118>
 8021b92:	6117      	str	r7, [r2, #16]
 8021b94:	e79e      	b.n	8021ad4 <__mdiff+0x34>
 8021b96:	f854 1b04 	ldr.w	r1, [r4], #4
 8021b9a:	46e6      	mov	lr, ip
 8021b9c:	0c08      	lsrs	r0, r1, #16
 8021b9e:	fa1c fc81 	uxtah	ip, ip, r1
 8021ba2:	4471      	add	r1, lr
 8021ba4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8021ba8:	b289      	uxth	r1, r1
 8021baa:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8021bae:	f846 1b04 	str.w	r1, [r6], #4
 8021bb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8021bb6:	e7dd      	b.n	8021b74 <__mdiff+0xd4>
 8021bb8:	3f01      	subs	r7, #1
 8021bba:	e7e7      	b.n	8021b8c <__mdiff+0xec>
 8021bbc:	08023e71 	.word	0x08023e71
 8021bc0:	08023ef9 	.word	0x08023ef9

08021bc4 <__ulp>:
 8021bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8021c00 <__ulp+0x3c>)
 8021bc6:	400b      	ands	r3, r1
 8021bc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8021bcc:	2b00      	cmp	r3, #0
 8021bce:	dc08      	bgt.n	8021be2 <__ulp+0x1e>
 8021bd0:	425b      	negs	r3, r3
 8021bd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8021bd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8021bda:	da04      	bge.n	8021be6 <__ulp+0x22>
 8021bdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8021be0:	4113      	asrs	r3, r2
 8021be2:	2200      	movs	r2, #0
 8021be4:	e008      	b.n	8021bf8 <__ulp+0x34>
 8021be6:	f1a2 0314 	sub.w	r3, r2, #20
 8021bea:	2b1e      	cmp	r3, #30
 8021bec:	bfda      	itte	le
 8021bee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8021bf2:	40da      	lsrle	r2, r3
 8021bf4:	2201      	movgt	r2, #1
 8021bf6:	2300      	movs	r3, #0
 8021bf8:	4619      	mov	r1, r3
 8021bfa:	4610      	mov	r0, r2
 8021bfc:	4770      	bx	lr
 8021bfe:	bf00      	nop
 8021c00:	7ff00000 	.word	0x7ff00000

08021c04 <__b2d>:
 8021c04:	6902      	ldr	r2, [r0, #16]
 8021c06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021c08:	f100 0614 	add.w	r6, r0, #20
 8021c0c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8021c10:	4f20      	ldr	r7, [pc, #128]	@ (8021c94 <__b2d+0x90>)
 8021c12:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8021c16:	4620      	mov	r0, r4
 8021c18:	f7ff fd54 	bl	80216c4 <__hi0bits>
 8021c1c:	4603      	mov	r3, r0
 8021c1e:	2b0a      	cmp	r3, #10
 8021c20:	f1c0 0020 	rsb	r0, r0, #32
 8021c24:	f1a2 0504 	sub.w	r5, r2, #4
 8021c28:	6008      	str	r0, [r1, #0]
 8021c2a:	dc13      	bgt.n	8021c54 <__b2d+0x50>
 8021c2c:	42ae      	cmp	r6, r5
 8021c2e:	bf38      	it	cc
 8021c30:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021c34:	f1c3 0c0b 	rsb	ip, r3, #11
 8021c38:	bf28      	it	cs
 8021c3a:	2200      	movcs	r2, #0
 8021c3c:	3315      	adds	r3, #21
 8021c3e:	fa24 fe0c 	lsr.w	lr, r4, ip
 8021c42:	fa04 f303 	lsl.w	r3, r4, r3
 8021c46:	fa22 f20c 	lsr.w	r2, r2, ip
 8021c4a:	ea4e 0107 	orr.w	r1, lr, r7
 8021c4e:	431a      	orrs	r2, r3
 8021c50:	4610      	mov	r0, r2
 8021c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021c54:	42ae      	cmp	r6, r5
 8021c56:	bf36      	itet	cc
 8021c58:	f1a2 0508 	subcc.w	r5, r2, #8
 8021c5c:	2200      	movcs	r2, #0
 8021c5e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8021c62:	3b0b      	subs	r3, #11
 8021c64:	d012      	beq.n	8021c8c <__b2d+0x88>
 8021c66:	f1c3 0720 	rsb	r7, r3, #32
 8021c6a:	fa22 f107 	lsr.w	r1, r2, r7
 8021c6e:	409c      	lsls	r4, r3
 8021c70:	430c      	orrs	r4, r1
 8021c72:	42b5      	cmp	r5, r6
 8021c74:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8021c78:	bf8c      	ite	hi
 8021c7a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8021c7e:	2400      	movls	r4, #0
 8021c80:	409a      	lsls	r2, r3
 8021c82:	40fc      	lsrs	r4, r7
 8021c84:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8021c88:	4322      	orrs	r2, r4
 8021c8a:	e7e1      	b.n	8021c50 <__b2d+0x4c>
 8021c8c:	ea44 0107 	orr.w	r1, r4, r7
 8021c90:	e7de      	b.n	8021c50 <__b2d+0x4c>
 8021c92:	bf00      	nop
 8021c94:	3ff00000 	.word	0x3ff00000

08021c98 <__d2b>:
 8021c98:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8021c9c:	2101      	movs	r1, #1
 8021c9e:	9e08      	ldr	r6, [sp, #32]
 8021ca0:	4690      	mov	r8, r2
 8021ca2:	4699      	mov	r9, r3
 8021ca4:	f7ff fc1c 	bl	80214e0 <_Balloc>
 8021ca8:	4604      	mov	r4, r0
 8021caa:	b930      	cbnz	r0, 8021cba <__d2b+0x22>
 8021cac:	4602      	mov	r2, r0
 8021cae:	4b24      	ldr	r3, [pc, #144]	@ (8021d40 <__d2b+0xa8>)
 8021cb0:	4824      	ldr	r0, [pc, #144]	@ (8021d44 <__d2b+0xac>)
 8021cb2:	f240 310f 	movw	r1, #783	@ 0x30f
 8021cb6:	f000 f981 	bl	8021fbc <__assert_func>
 8021cba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8021cbe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8021cc2:	b10d      	cbz	r5, 8021cc8 <__d2b+0x30>
 8021cc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8021cc8:	9301      	str	r3, [sp, #4]
 8021cca:	f1b8 0300 	subs.w	r3, r8, #0
 8021cce:	d024      	beq.n	8021d1a <__d2b+0x82>
 8021cd0:	4668      	mov	r0, sp
 8021cd2:	9300      	str	r3, [sp, #0]
 8021cd4:	f7ff fd15 	bl	8021702 <__lo0bits>
 8021cd8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8021cdc:	b1d8      	cbz	r0, 8021d16 <__d2b+0x7e>
 8021cde:	f1c0 0320 	rsb	r3, r0, #32
 8021ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8021ce6:	430b      	orrs	r3, r1
 8021ce8:	40c2      	lsrs	r2, r0
 8021cea:	6163      	str	r3, [r4, #20]
 8021cec:	9201      	str	r2, [sp, #4]
 8021cee:	9b01      	ldr	r3, [sp, #4]
 8021cf0:	61a3      	str	r3, [r4, #24]
 8021cf2:	2b00      	cmp	r3, #0
 8021cf4:	bf0c      	ite	eq
 8021cf6:	2201      	moveq	r2, #1
 8021cf8:	2202      	movne	r2, #2
 8021cfa:	6122      	str	r2, [r4, #16]
 8021cfc:	b1ad      	cbz	r5, 8021d2a <__d2b+0x92>
 8021cfe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8021d02:	4405      	add	r5, r0
 8021d04:	6035      	str	r5, [r6, #0]
 8021d06:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8021d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021d0c:	6018      	str	r0, [r3, #0]
 8021d0e:	4620      	mov	r0, r4
 8021d10:	b002      	add	sp, #8
 8021d12:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8021d16:	6161      	str	r1, [r4, #20]
 8021d18:	e7e9      	b.n	8021cee <__d2b+0x56>
 8021d1a:	a801      	add	r0, sp, #4
 8021d1c:	f7ff fcf1 	bl	8021702 <__lo0bits>
 8021d20:	9b01      	ldr	r3, [sp, #4]
 8021d22:	6163      	str	r3, [r4, #20]
 8021d24:	3020      	adds	r0, #32
 8021d26:	2201      	movs	r2, #1
 8021d28:	e7e7      	b.n	8021cfa <__d2b+0x62>
 8021d2a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8021d2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8021d32:	6030      	str	r0, [r6, #0]
 8021d34:	6918      	ldr	r0, [r3, #16]
 8021d36:	f7ff fcc5 	bl	80216c4 <__hi0bits>
 8021d3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8021d3e:	e7e4      	b.n	8021d0a <__d2b+0x72>
 8021d40:	08023e71 	.word	0x08023e71
 8021d44:	08023ef9 	.word	0x08023ef9

08021d48 <__ratio>:
 8021d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d4c:	b085      	sub	sp, #20
 8021d4e:	e9cd 1000 	strd	r1, r0, [sp]
 8021d52:	a902      	add	r1, sp, #8
 8021d54:	f7ff ff56 	bl	8021c04 <__b2d>
 8021d58:	468b      	mov	fp, r1
 8021d5a:	4606      	mov	r6, r0
 8021d5c:	460f      	mov	r7, r1
 8021d5e:	9800      	ldr	r0, [sp, #0]
 8021d60:	a903      	add	r1, sp, #12
 8021d62:	f7ff ff4f 	bl	8021c04 <__b2d>
 8021d66:	9b01      	ldr	r3, [sp, #4]
 8021d68:	4689      	mov	r9, r1
 8021d6a:	460d      	mov	r5, r1
 8021d6c:	6919      	ldr	r1, [r3, #16]
 8021d6e:	9b00      	ldr	r3, [sp, #0]
 8021d70:	691b      	ldr	r3, [r3, #16]
 8021d72:	1ac9      	subs	r1, r1, r3
 8021d74:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8021d78:	1a9b      	subs	r3, r3, r2
 8021d7a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8021d7e:	2b00      	cmp	r3, #0
 8021d80:	bfcd      	iteet	gt
 8021d82:	463a      	movgt	r2, r7
 8021d84:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8021d88:	462a      	movle	r2, r5
 8021d8a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8021d8e:	bfd8      	it	le
 8021d90:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8021d94:	4604      	mov	r4, r0
 8021d96:	4622      	mov	r2, r4
 8021d98:	464b      	mov	r3, r9
 8021d9a:	4630      	mov	r0, r6
 8021d9c:	4659      	mov	r1, fp
 8021d9e:	f7de fd2d 	bl	80007fc <__aeabi_ddiv>
 8021da2:	b005      	add	sp, #20
 8021da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08021da8 <__copybits>:
 8021da8:	3901      	subs	r1, #1
 8021daa:	b570      	push	{r4, r5, r6, lr}
 8021dac:	1149      	asrs	r1, r1, #5
 8021dae:	6914      	ldr	r4, [r2, #16]
 8021db0:	3101      	adds	r1, #1
 8021db2:	f102 0314 	add.w	r3, r2, #20
 8021db6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8021dba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8021dbe:	1f05      	subs	r5, r0, #4
 8021dc0:	42a3      	cmp	r3, r4
 8021dc2:	d30c      	bcc.n	8021dde <__copybits+0x36>
 8021dc4:	1aa3      	subs	r3, r4, r2
 8021dc6:	3b11      	subs	r3, #17
 8021dc8:	f023 0303 	bic.w	r3, r3, #3
 8021dcc:	3211      	adds	r2, #17
 8021dce:	42a2      	cmp	r2, r4
 8021dd0:	bf88      	it	hi
 8021dd2:	2300      	movhi	r3, #0
 8021dd4:	4418      	add	r0, r3
 8021dd6:	2300      	movs	r3, #0
 8021dd8:	4288      	cmp	r0, r1
 8021dda:	d305      	bcc.n	8021de8 <__copybits+0x40>
 8021ddc:	bd70      	pop	{r4, r5, r6, pc}
 8021dde:	f853 6b04 	ldr.w	r6, [r3], #4
 8021de2:	f845 6f04 	str.w	r6, [r5, #4]!
 8021de6:	e7eb      	b.n	8021dc0 <__copybits+0x18>
 8021de8:	f840 3b04 	str.w	r3, [r0], #4
 8021dec:	e7f4      	b.n	8021dd8 <__copybits+0x30>

08021dee <__any_on>:
 8021dee:	f100 0214 	add.w	r2, r0, #20
 8021df2:	6900      	ldr	r0, [r0, #16]
 8021df4:	114b      	asrs	r3, r1, #5
 8021df6:	4298      	cmp	r0, r3
 8021df8:	b510      	push	{r4, lr}
 8021dfa:	db11      	blt.n	8021e20 <__any_on+0x32>
 8021dfc:	dd0a      	ble.n	8021e14 <__any_on+0x26>
 8021dfe:	f011 011f 	ands.w	r1, r1, #31
 8021e02:	d007      	beq.n	8021e14 <__any_on+0x26>
 8021e04:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8021e08:	fa24 f001 	lsr.w	r0, r4, r1
 8021e0c:	fa00 f101 	lsl.w	r1, r0, r1
 8021e10:	428c      	cmp	r4, r1
 8021e12:	d10b      	bne.n	8021e2c <__any_on+0x3e>
 8021e14:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8021e18:	4293      	cmp	r3, r2
 8021e1a:	d803      	bhi.n	8021e24 <__any_on+0x36>
 8021e1c:	2000      	movs	r0, #0
 8021e1e:	bd10      	pop	{r4, pc}
 8021e20:	4603      	mov	r3, r0
 8021e22:	e7f7      	b.n	8021e14 <__any_on+0x26>
 8021e24:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8021e28:	2900      	cmp	r1, #0
 8021e2a:	d0f5      	beq.n	8021e18 <__any_on+0x2a>
 8021e2c:	2001      	movs	r0, #1
 8021e2e:	e7f6      	b.n	8021e1e <__any_on+0x30>

08021e30 <__ascii_wctomb>:
 8021e30:	4603      	mov	r3, r0
 8021e32:	4608      	mov	r0, r1
 8021e34:	b141      	cbz	r1, 8021e48 <__ascii_wctomb+0x18>
 8021e36:	2aff      	cmp	r2, #255	@ 0xff
 8021e38:	d904      	bls.n	8021e44 <__ascii_wctomb+0x14>
 8021e3a:	228a      	movs	r2, #138	@ 0x8a
 8021e3c:	601a      	str	r2, [r3, #0]
 8021e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8021e42:	4770      	bx	lr
 8021e44:	700a      	strb	r2, [r1, #0]
 8021e46:	2001      	movs	r0, #1
 8021e48:	4770      	bx	lr
	...

08021e4c <__sflush_r>:
 8021e4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021e52:	0716      	lsls	r6, r2, #28
 8021e54:	4605      	mov	r5, r0
 8021e56:	460c      	mov	r4, r1
 8021e58:	d454      	bmi.n	8021f04 <__sflush_r+0xb8>
 8021e5a:	684b      	ldr	r3, [r1, #4]
 8021e5c:	2b00      	cmp	r3, #0
 8021e5e:	dc02      	bgt.n	8021e66 <__sflush_r+0x1a>
 8021e60:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8021e62:	2b00      	cmp	r3, #0
 8021e64:	dd48      	ble.n	8021ef8 <__sflush_r+0xac>
 8021e66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021e68:	2e00      	cmp	r6, #0
 8021e6a:	d045      	beq.n	8021ef8 <__sflush_r+0xac>
 8021e6c:	2300      	movs	r3, #0
 8021e6e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8021e72:	682f      	ldr	r7, [r5, #0]
 8021e74:	6a21      	ldr	r1, [r4, #32]
 8021e76:	602b      	str	r3, [r5, #0]
 8021e78:	d030      	beq.n	8021edc <__sflush_r+0x90>
 8021e7a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8021e7c:	89a3      	ldrh	r3, [r4, #12]
 8021e7e:	0759      	lsls	r1, r3, #29
 8021e80:	d505      	bpl.n	8021e8e <__sflush_r+0x42>
 8021e82:	6863      	ldr	r3, [r4, #4]
 8021e84:	1ad2      	subs	r2, r2, r3
 8021e86:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8021e88:	b10b      	cbz	r3, 8021e8e <__sflush_r+0x42>
 8021e8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021e8c:	1ad2      	subs	r2, r2, r3
 8021e8e:	2300      	movs	r3, #0
 8021e90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021e92:	6a21      	ldr	r1, [r4, #32]
 8021e94:	4628      	mov	r0, r5
 8021e96:	47b0      	blx	r6
 8021e98:	1c43      	adds	r3, r0, #1
 8021e9a:	89a3      	ldrh	r3, [r4, #12]
 8021e9c:	d106      	bne.n	8021eac <__sflush_r+0x60>
 8021e9e:	6829      	ldr	r1, [r5, #0]
 8021ea0:	291d      	cmp	r1, #29
 8021ea2:	d82b      	bhi.n	8021efc <__sflush_r+0xb0>
 8021ea4:	4a28      	ldr	r2, [pc, #160]	@ (8021f48 <__sflush_r+0xfc>)
 8021ea6:	410a      	asrs	r2, r1
 8021ea8:	07d6      	lsls	r6, r2, #31
 8021eaa:	d427      	bmi.n	8021efc <__sflush_r+0xb0>
 8021eac:	2200      	movs	r2, #0
 8021eae:	6062      	str	r2, [r4, #4]
 8021eb0:	04d9      	lsls	r1, r3, #19
 8021eb2:	6922      	ldr	r2, [r4, #16]
 8021eb4:	6022      	str	r2, [r4, #0]
 8021eb6:	d504      	bpl.n	8021ec2 <__sflush_r+0x76>
 8021eb8:	1c42      	adds	r2, r0, #1
 8021eba:	d101      	bne.n	8021ec0 <__sflush_r+0x74>
 8021ebc:	682b      	ldr	r3, [r5, #0]
 8021ebe:	b903      	cbnz	r3, 8021ec2 <__sflush_r+0x76>
 8021ec0:	6560      	str	r0, [r4, #84]	@ 0x54
 8021ec2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8021ec4:	602f      	str	r7, [r5, #0]
 8021ec6:	b1b9      	cbz	r1, 8021ef8 <__sflush_r+0xac>
 8021ec8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021ecc:	4299      	cmp	r1, r3
 8021ece:	d002      	beq.n	8021ed6 <__sflush_r+0x8a>
 8021ed0:	4628      	mov	r0, r5
 8021ed2:	f7fe fec1 	bl	8020c58 <_free_r>
 8021ed6:	2300      	movs	r3, #0
 8021ed8:	6363      	str	r3, [r4, #52]	@ 0x34
 8021eda:	e00d      	b.n	8021ef8 <__sflush_r+0xac>
 8021edc:	2301      	movs	r3, #1
 8021ede:	4628      	mov	r0, r5
 8021ee0:	47b0      	blx	r6
 8021ee2:	4602      	mov	r2, r0
 8021ee4:	1c50      	adds	r0, r2, #1
 8021ee6:	d1c9      	bne.n	8021e7c <__sflush_r+0x30>
 8021ee8:	682b      	ldr	r3, [r5, #0]
 8021eea:	2b00      	cmp	r3, #0
 8021eec:	d0c6      	beq.n	8021e7c <__sflush_r+0x30>
 8021eee:	2b1d      	cmp	r3, #29
 8021ef0:	d001      	beq.n	8021ef6 <__sflush_r+0xaa>
 8021ef2:	2b16      	cmp	r3, #22
 8021ef4:	d11d      	bne.n	8021f32 <__sflush_r+0xe6>
 8021ef6:	602f      	str	r7, [r5, #0]
 8021ef8:	2000      	movs	r0, #0
 8021efa:	e021      	b.n	8021f40 <__sflush_r+0xf4>
 8021efc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021f00:	b21b      	sxth	r3, r3
 8021f02:	e01a      	b.n	8021f3a <__sflush_r+0xee>
 8021f04:	690f      	ldr	r7, [r1, #16]
 8021f06:	2f00      	cmp	r7, #0
 8021f08:	d0f6      	beq.n	8021ef8 <__sflush_r+0xac>
 8021f0a:	0793      	lsls	r3, r2, #30
 8021f0c:	680e      	ldr	r6, [r1, #0]
 8021f0e:	bf08      	it	eq
 8021f10:	694b      	ldreq	r3, [r1, #20]
 8021f12:	600f      	str	r7, [r1, #0]
 8021f14:	bf18      	it	ne
 8021f16:	2300      	movne	r3, #0
 8021f18:	1bf6      	subs	r6, r6, r7
 8021f1a:	608b      	str	r3, [r1, #8]
 8021f1c:	2e00      	cmp	r6, #0
 8021f1e:	ddeb      	ble.n	8021ef8 <__sflush_r+0xac>
 8021f20:	6a21      	ldr	r1, [r4, #32]
 8021f22:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8021f26:	4633      	mov	r3, r6
 8021f28:	463a      	mov	r2, r7
 8021f2a:	4628      	mov	r0, r5
 8021f2c:	47e0      	blx	ip
 8021f2e:	2800      	cmp	r0, #0
 8021f30:	dc07      	bgt.n	8021f42 <__sflush_r+0xf6>
 8021f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021f3a:	81a3      	strh	r3, [r4, #12]
 8021f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8021f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021f42:	4407      	add	r7, r0
 8021f44:	1a36      	subs	r6, r6, r0
 8021f46:	e7e9      	b.n	8021f1c <__sflush_r+0xd0>
 8021f48:	dfbffffe 	.word	0xdfbffffe

08021f4c <_fflush_r>:
 8021f4c:	b538      	push	{r3, r4, r5, lr}
 8021f4e:	690b      	ldr	r3, [r1, #16]
 8021f50:	4605      	mov	r5, r0
 8021f52:	460c      	mov	r4, r1
 8021f54:	b913      	cbnz	r3, 8021f5c <_fflush_r+0x10>
 8021f56:	2500      	movs	r5, #0
 8021f58:	4628      	mov	r0, r5
 8021f5a:	bd38      	pop	{r3, r4, r5, pc}
 8021f5c:	b118      	cbz	r0, 8021f66 <_fflush_r+0x1a>
 8021f5e:	6a03      	ldr	r3, [r0, #32]
 8021f60:	b90b      	cbnz	r3, 8021f66 <_fflush_r+0x1a>
 8021f62:	f7fe fd35 	bl	80209d0 <__sinit>
 8021f66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021f6a:	2b00      	cmp	r3, #0
 8021f6c:	d0f3      	beq.n	8021f56 <_fflush_r+0xa>
 8021f6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8021f70:	07d0      	lsls	r0, r2, #31
 8021f72:	d404      	bmi.n	8021f7e <_fflush_r+0x32>
 8021f74:	0599      	lsls	r1, r3, #22
 8021f76:	d402      	bmi.n	8021f7e <_fflush_r+0x32>
 8021f78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021f7a:	f7fe fe56 	bl	8020c2a <__retarget_lock_acquire_recursive>
 8021f7e:	4628      	mov	r0, r5
 8021f80:	4621      	mov	r1, r4
 8021f82:	f7ff ff63 	bl	8021e4c <__sflush_r>
 8021f86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021f88:	07da      	lsls	r2, r3, #31
 8021f8a:	4605      	mov	r5, r0
 8021f8c:	d4e4      	bmi.n	8021f58 <_fflush_r+0xc>
 8021f8e:	89a3      	ldrh	r3, [r4, #12]
 8021f90:	059b      	lsls	r3, r3, #22
 8021f92:	d4e1      	bmi.n	8021f58 <_fflush_r+0xc>
 8021f94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021f96:	f7fe fe49 	bl	8020c2c <__retarget_lock_release_recursive>
 8021f9a:	e7dd      	b.n	8021f58 <_fflush_r+0xc>

08021f9c <_sbrk_r>:
 8021f9c:	b538      	push	{r3, r4, r5, lr}
 8021f9e:	4d06      	ldr	r5, [pc, #24]	@ (8021fb8 <_sbrk_r+0x1c>)
 8021fa0:	2300      	movs	r3, #0
 8021fa2:	4604      	mov	r4, r0
 8021fa4:	4608      	mov	r0, r1
 8021fa6:	602b      	str	r3, [r5, #0]
 8021fa8:	f7e0 fc5e 	bl	8002868 <_sbrk>
 8021fac:	1c43      	adds	r3, r0, #1
 8021fae:	d102      	bne.n	8021fb6 <_sbrk_r+0x1a>
 8021fb0:	682b      	ldr	r3, [r5, #0]
 8021fb2:	b103      	cbz	r3, 8021fb6 <_sbrk_r+0x1a>
 8021fb4:	6023      	str	r3, [r4, #0]
 8021fb6:	bd38      	pop	{r3, r4, r5, pc}
 8021fb8:	20002a30 	.word	0x20002a30

08021fbc <__assert_func>:
 8021fbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8021fbe:	4614      	mov	r4, r2
 8021fc0:	461a      	mov	r2, r3
 8021fc2:	4b09      	ldr	r3, [pc, #36]	@ (8021fe8 <__assert_func+0x2c>)
 8021fc4:	681b      	ldr	r3, [r3, #0]
 8021fc6:	4605      	mov	r5, r0
 8021fc8:	68d8      	ldr	r0, [r3, #12]
 8021fca:	b954      	cbnz	r4, 8021fe2 <__assert_func+0x26>
 8021fcc:	4b07      	ldr	r3, [pc, #28]	@ (8021fec <__assert_func+0x30>)
 8021fce:	461c      	mov	r4, r3
 8021fd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8021fd4:	9100      	str	r1, [sp, #0]
 8021fd6:	462b      	mov	r3, r5
 8021fd8:	4905      	ldr	r1, [pc, #20]	@ (8021ff0 <__assert_func+0x34>)
 8021fda:	f000 f829 	bl	8022030 <fiprintf>
 8021fde:	f000 f839 	bl	8022054 <abort>
 8021fe2:	4b04      	ldr	r3, [pc, #16]	@ (8021ff4 <__assert_func+0x38>)
 8021fe4:	e7f4      	b.n	8021fd0 <__assert_func+0x14>
 8021fe6:	bf00      	nop
 8021fe8:	200002e4 	.word	0x200002e4
 8021fec:	0802408b 	.word	0x0802408b
 8021ff0:	0802405d 	.word	0x0802405d
 8021ff4:	08024050 	.word	0x08024050

08021ff8 <_calloc_r>:
 8021ff8:	b570      	push	{r4, r5, r6, lr}
 8021ffa:	fba1 5402 	umull	r5, r4, r1, r2
 8021ffe:	b93c      	cbnz	r4, 8022010 <_calloc_r+0x18>
 8022000:	4629      	mov	r1, r5
 8022002:	f7ff f9cf 	bl	80213a4 <_malloc_r>
 8022006:	4606      	mov	r6, r0
 8022008:	b928      	cbnz	r0, 8022016 <_calloc_r+0x1e>
 802200a:	2600      	movs	r6, #0
 802200c:	4630      	mov	r0, r6
 802200e:	bd70      	pop	{r4, r5, r6, pc}
 8022010:	220c      	movs	r2, #12
 8022012:	6002      	str	r2, [r0, #0]
 8022014:	e7f9      	b.n	802200a <_calloc_r+0x12>
 8022016:	462a      	mov	r2, r5
 8022018:	4621      	mov	r1, r4
 802201a:	f7fe fd52 	bl	8020ac2 <memset>
 802201e:	e7f5      	b.n	802200c <_calloc_r+0x14>

08022020 <malloc>:
 8022020:	4b02      	ldr	r3, [pc, #8]	@ (802202c <malloc+0xc>)
 8022022:	4601      	mov	r1, r0
 8022024:	6818      	ldr	r0, [r3, #0]
 8022026:	f7ff b9bd 	b.w	80213a4 <_malloc_r>
 802202a:	bf00      	nop
 802202c:	200002e4 	.word	0x200002e4

08022030 <fiprintf>:
 8022030:	b40e      	push	{r1, r2, r3}
 8022032:	b503      	push	{r0, r1, lr}
 8022034:	4601      	mov	r1, r0
 8022036:	ab03      	add	r3, sp, #12
 8022038:	4805      	ldr	r0, [pc, #20]	@ (8022050 <fiprintf+0x20>)
 802203a:	f853 2b04 	ldr.w	r2, [r3], #4
 802203e:	6800      	ldr	r0, [r0, #0]
 8022040:	9301      	str	r3, [sp, #4]
 8022042:	f000 f835 	bl	80220b0 <_vfiprintf_r>
 8022046:	b002      	add	sp, #8
 8022048:	f85d eb04 	ldr.w	lr, [sp], #4
 802204c:	b003      	add	sp, #12
 802204e:	4770      	bx	lr
 8022050:	200002e4 	.word	0x200002e4

08022054 <abort>:
 8022054:	b508      	push	{r3, lr}
 8022056:	2006      	movs	r0, #6
 8022058:	f000 fb8c 	bl	8022774 <raise>
 802205c:	2001      	movs	r0, #1
 802205e:	f7e0 fb8f 	bl	8002780 <_exit>

08022062 <__sfputc_r>:
 8022062:	6893      	ldr	r3, [r2, #8]
 8022064:	3b01      	subs	r3, #1
 8022066:	2b00      	cmp	r3, #0
 8022068:	b410      	push	{r4}
 802206a:	6093      	str	r3, [r2, #8]
 802206c:	da07      	bge.n	802207e <__sfputc_r+0x1c>
 802206e:	6994      	ldr	r4, [r2, #24]
 8022070:	42a3      	cmp	r3, r4
 8022072:	db01      	blt.n	8022078 <__sfputc_r+0x16>
 8022074:	290a      	cmp	r1, #10
 8022076:	d102      	bne.n	802207e <__sfputc_r+0x1c>
 8022078:	bc10      	pop	{r4}
 802207a:	f000 babf 	b.w	80225fc <__swbuf_r>
 802207e:	6813      	ldr	r3, [r2, #0]
 8022080:	1c58      	adds	r0, r3, #1
 8022082:	6010      	str	r0, [r2, #0]
 8022084:	7019      	strb	r1, [r3, #0]
 8022086:	4608      	mov	r0, r1
 8022088:	bc10      	pop	{r4}
 802208a:	4770      	bx	lr

0802208c <__sfputs_r>:
 802208c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802208e:	4606      	mov	r6, r0
 8022090:	460f      	mov	r7, r1
 8022092:	4614      	mov	r4, r2
 8022094:	18d5      	adds	r5, r2, r3
 8022096:	42ac      	cmp	r4, r5
 8022098:	d101      	bne.n	802209e <__sfputs_r+0x12>
 802209a:	2000      	movs	r0, #0
 802209c:	e007      	b.n	80220ae <__sfputs_r+0x22>
 802209e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80220a2:	463a      	mov	r2, r7
 80220a4:	4630      	mov	r0, r6
 80220a6:	f7ff ffdc 	bl	8022062 <__sfputc_r>
 80220aa:	1c43      	adds	r3, r0, #1
 80220ac:	d1f3      	bne.n	8022096 <__sfputs_r+0xa>
 80220ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080220b0 <_vfiprintf_r>:
 80220b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80220b4:	460d      	mov	r5, r1
 80220b6:	b09d      	sub	sp, #116	@ 0x74
 80220b8:	4614      	mov	r4, r2
 80220ba:	4698      	mov	r8, r3
 80220bc:	4606      	mov	r6, r0
 80220be:	b118      	cbz	r0, 80220c8 <_vfiprintf_r+0x18>
 80220c0:	6a03      	ldr	r3, [r0, #32]
 80220c2:	b90b      	cbnz	r3, 80220c8 <_vfiprintf_r+0x18>
 80220c4:	f7fe fc84 	bl	80209d0 <__sinit>
 80220c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80220ca:	07d9      	lsls	r1, r3, #31
 80220cc:	d405      	bmi.n	80220da <_vfiprintf_r+0x2a>
 80220ce:	89ab      	ldrh	r3, [r5, #12]
 80220d0:	059a      	lsls	r2, r3, #22
 80220d2:	d402      	bmi.n	80220da <_vfiprintf_r+0x2a>
 80220d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80220d6:	f7fe fda8 	bl	8020c2a <__retarget_lock_acquire_recursive>
 80220da:	89ab      	ldrh	r3, [r5, #12]
 80220dc:	071b      	lsls	r3, r3, #28
 80220de:	d501      	bpl.n	80220e4 <_vfiprintf_r+0x34>
 80220e0:	692b      	ldr	r3, [r5, #16]
 80220e2:	b99b      	cbnz	r3, 802210c <_vfiprintf_r+0x5c>
 80220e4:	4629      	mov	r1, r5
 80220e6:	4630      	mov	r0, r6
 80220e8:	f000 fac6 	bl	8022678 <__swsetup_r>
 80220ec:	b170      	cbz	r0, 802210c <_vfiprintf_r+0x5c>
 80220ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80220f0:	07dc      	lsls	r4, r3, #31
 80220f2:	d504      	bpl.n	80220fe <_vfiprintf_r+0x4e>
 80220f4:	f04f 30ff 	mov.w	r0, #4294967295
 80220f8:	b01d      	add	sp, #116	@ 0x74
 80220fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80220fe:	89ab      	ldrh	r3, [r5, #12]
 8022100:	0598      	lsls	r0, r3, #22
 8022102:	d4f7      	bmi.n	80220f4 <_vfiprintf_r+0x44>
 8022104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8022106:	f7fe fd91 	bl	8020c2c <__retarget_lock_release_recursive>
 802210a:	e7f3      	b.n	80220f4 <_vfiprintf_r+0x44>
 802210c:	2300      	movs	r3, #0
 802210e:	9309      	str	r3, [sp, #36]	@ 0x24
 8022110:	2320      	movs	r3, #32
 8022112:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8022116:	f8cd 800c 	str.w	r8, [sp, #12]
 802211a:	2330      	movs	r3, #48	@ 0x30
 802211c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80222cc <_vfiprintf_r+0x21c>
 8022120:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8022124:	f04f 0901 	mov.w	r9, #1
 8022128:	4623      	mov	r3, r4
 802212a:	469a      	mov	sl, r3
 802212c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8022130:	b10a      	cbz	r2, 8022136 <_vfiprintf_r+0x86>
 8022132:	2a25      	cmp	r2, #37	@ 0x25
 8022134:	d1f9      	bne.n	802212a <_vfiprintf_r+0x7a>
 8022136:	ebba 0b04 	subs.w	fp, sl, r4
 802213a:	d00b      	beq.n	8022154 <_vfiprintf_r+0xa4>
 802213c:	465b      	mov	r3, fp
 802213e:	4622      	mov	r2, r4
 8022140:	4629      	mov	r1, r5
 8022142:	4630      	mov	r0, r6
 8022144:	f7ff ffa2 	bl	802208c <__sfputs_r>
 8022148:	3001      	adds	r0, #1
 802214a:	f000 80a7 	beq.w	802229c <_vfiprintf_r+0x1ec>
 802214e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022150:	445a      	add	r2, fp
 8022152:	9209      	str	r2, [sp, #36]	@ 0x24
 8022154:	f89a 3000 	ldrb.w	r3, [sl]
 8022158:	2b00      	cmp	r3, #0
 802215a:	f000 809f 	beq.w	802229c <_vfiprintf_r+0x1ec>
 802215e:	2300      	movs	r3, #0
 8022160:	f04f 32ff 	mov.w	r2, #4294967295
 8022164:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8022168:	f10a 0a01 	add.w	sl, sl, #1
 802216c:	9304      	str	r3, [sp, #16]
 802216e:	9307      	str	r3, [sp, #28]
 8022170:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8022174:	931a      	str	r3, [sp, #104]	@ 0x68
 8022176:	4654      	mov	r4, sl
 8022178:	2205      	movs	r2, #5
 802217a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802217e:	4853      	ldr	r0, [pc, #332]	@ (80222cc <_vfiprintf_r+0x21c>)
 8022180:	f7de f806 	bl	8000190 <memchr>
 8022184:	9a04      	ldr	r2, [sp, #16]
 8022186:	b9d8      	cbnz	r0, 80221c0 <_vfiprintf_r+0x110>
 8022188:	06d1      	lsls	r1, r2, #27
 802218a:	bf44      	itt	mi
 802218c:	2320      	movmi	r3, #32
 802218e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8022192:	0713      	lsls	r3, r2, #28
 8022194:	bf44      	itt	mi
 8022196:	232b      	movmi	r3, #43	@ 0x2b
 8022198:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802219c:	f89a 3000 	ldrb.w	r3, [sl]
 80221a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80221a2:	d015      	beq.n	80221d0 <_vfiprintf_r+0x120>
 80221a4:	9a07      	ldr	r2, [sp, #28]
 80221a6:	4654      	mov	r4, sl
 80221a8:	2000      	movs	r0, #0
 80221aa:	f04f 0c0a 	mov.w	ip, #10
 80221ae:	4621      	mov	r1, r4
 80221b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80221b4:	3b30      	subs	r3, #48	@ 0x30
 80221b6:	2b09      	cmp	r3, #9
 80221b8:	d94b      	bls.n	8022252 <_vfiprintf_r+0x1a2>
 80221ba:	b1b0      	cbz	r0, 80221ea <_vfiprintf_r+0x13a>
 80221bc:	9207      	str	r2, [sp, #28]
 80221be:	e014      	b.n	80221ea <_vfiprintf_r+0x13a>
 80221c0:	eba0 0308 	sub.w	r3, r0, r8
 80221c4:	fa09 f303 	lsl.w	r3, r9, r3
 80221c8:	4313      	orrs	r3, r2
 80221ca:	9304      	str	r3, [sp, #16]
 80221cc:	46a2      	mov	sl, r4
 80221ce:	e7d2      	b.n	8022176 <_vfiprintf_r+0xc6>
 80221d0:	9b03      	ldr	r3, [sp, #12]
 80221d2:	1d19      	adds	r1, r3, #4
 80221d4:	681b      	ldr	r3, [r3, #0]
 80221d6:	9103      	str	r1, [sp, #12]
 80221d8:	2b00      	cmp	r3, #0
 80221da:	bfbb      	ittet	lt
 80221dc:	425b      	neglt	r3, r3
 80221de:	f042 0202 	orrlt.w	r2, r2, #2
 80221e2:	9307      	strge	r3, [sp, #28]
 80221e4:	9307      	strlt	r3, [sp, #28]
 80221e6:	bfb8      	it	lt
 80221e8:	9204      	strlt	r2, [sp, #16]
 80221ea:	7823      	ldrb	r3, [r4, #0]
 80221ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80221ee:	d10a      	bne.n	8022206 <_vfiprintf_r+0x156>
 80221f0:	7863      	ldrb	r3, [r4, #1]
 80221f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80221f4:	d132      	bne.n	802225c <_vfiprintf_r+0x1ac>
 80221f6:	9b03      	ldr	r3, [sp, #12]
 80221f8:	1d1a      	adds	r2, r3, #4
 80221fa:	681b      	ldr	r3, [r3, #0]
 80221fc:	9203      	str	r2, [sp, #12]
 80221fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8022202:	3402      	adds	r4, #2
 8022204:	9305      	str	r3, [sp, #20]
 8022206:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80222d0 <_vfiprintf_r+0x220>
 802220a:	7821      	ldrb	r1, [r4, #0]
 802220c:	2203      	movs	r2, #3
 802220e:	4650      	mov	r0, sl
 8022210:	f7dd ffbe 	bl	8000190 <memchr>
 8022214:	b138      	cbz	r0, 8022226 <_vfiprintf_r+0x176>
 8022216:	9b04      	ldr	r3, [sp, #16]
 8022218:	eba0 000a 	sub.w	r0, r0, sl
 802221c:	2240      	movs	r2, #64	@ 0x40
 802221e:	4082      	lsls	r2, r0
 8022220:	4313      	orrs	r3, r2
 8022222:	3401      	adds	r4, #1
 8022224:	9304      	str	r3, [sp, #16]
 8022226:	f814 1b01 	ldrb.w	r1, [r4], #1
 802222a:	482a      	ldr	r0, [pc, #168]	@ (80222d4 <_vfiprintf_r+0x224>)
 802222c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8022230:	2206      	movs	r2, #6
 8022232:	f7dd ffad 	bl	8000190 <memchr>
 8022236:	2800      	cmp	r0, #0
 8022238:	d03f      	beq.n	80222ba <_vfiprintf_r+0x20a>
 802223a:	4b27      	ldr	r3, [pc, #156]	@ (80222d8 <_vfiprintf_r+0x228>)
 802223c:	bb1b      	cbnz	r3, 8022286 <_vfiprintf_r+0x1d6>
 802223e:	9b03      	ldr	r3, [sp, #12]
 8022240:	3307      	adds	r3, #7
 8022242:	f023 0307 	bic.w	r3, r3, #7
 8022246:	3308      	adds	r3, #8
 8022248:	9303      	str	r3, [sp, #12]
 802224a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802224c:	443b      	add	r3, r7
 802224e:	9309      	str	r3, [sp, #36]	@ 0x24
 8022250:	e76a      	b.n	8022128 <_vfiprintf_r+0x78>
 8022252:	fb0c 3202 	mla	r2, ip, r2, r3
 8022256:	460c      	mov	r4, r1
 8022258:	2001      	movs	r0, #1
 802225a:	e7a8      	b.n	80221ae <_vfiprintf_r+0xfe>
 802225c:	2300      	movs	r3, #0
 802225e:	3401      	adds	r4, #1
 8022260:	9305      	str	r3, [sp, #20]
 8022262:	4619      	mov	r1, r3
 8022264:	f04f 0c0a 	mov.w	ip, #10
 8022268:	4620      	mov	r0, r4
 802226a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802226e:	3a30      	subs	r2, #48	@ 0x30
 8022270:	2a09      	cmp	r2, #9
 8022272:	d903      	bls.n	802227c <_vfiprintf_r+0x1cc>
 8022274:	2b00      	cmp	r3, #0
 8022276:	d0c6      	beq.n	8022206 <_vfiprintf_r+0x156>
 8022278:	9105      	str	r1, [sp, #20]
 802227a:	e7c4      	b.n	8022206 <_vfiprintf_r+0x156>
 802227c:	fb0c 2101 	mla	r1, ip, r1, r2
 8022280:	4604      	mov	r4, r0
 8022282:	2301      	movs	r3, #1
 8022284:	e7f0      	b.n	8022268 <_vfiprintf_r+0x1b8>
 8022286:	ab03      	add	r3, sp, #12
 8022288:	9300      	str	r3, [sp, #0]
 802228a:	462a      	mov	r2, r5
 802228c:	4b13      	ldr	r3, [pc, #76]	@ (80222dc <_vfiprintf_r+0x22c>)
 802228e:	a904      	add	r1, sp, #16
 8022290:	4630      	mov	r0, r6
 8022292:	f3af 8000 	nop.w
 8022296:	4607      	mov	r7, r0
 8022298:	1c78      	adds	r0, r7, #1
 802229a:	d1d6      	bne.n	802224a <_vfiprintf_r+0x19a>
 802229c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802229e:	07d9      	lsls	r1, r3, #31
 80222a0:	d405      	bmi.n	80222ae <_vfiprintf_r+0x1fe>
 80222a2:	89ab      	ldrh	r3, [r5, #12]
 80222a4:	059a      	lsls	r2, r3, #22
 80222a6:	d402      	bmi.n	80222ae <_vfiprintf_r+0x1fe>
 80222a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80222aa:	f7fe fcbf 	bl	8020c2c <__retarget_lock_release_recursive>
 80222ae:	89ab      	ldrh	r3, [r5, #12]
 80222b0:	065b      	lsls	r3, r3, #25
 80222b2:	f53f af1f 	bmi.w	80220f4 <_vfiprintf_r+0x44>
 80222b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80222b8:	e71e      	b.n	80220f8 <_vfiprintf_r+0x48>
 80222ba:	ab03      	add	r3, sp, #12
 80222bc:	9300      	str	r3, [sp, #0]
 80222be:	462a      	mov	r2, r5
 80222c0:	4b06      	ldr	r3, [pc, #24]	@ (80222dc <_vfiprintf_r+0x22c>)
 80222c2:	a904      	add	r1, sp, #16
 80222c4:	4630      	mov	r0, r6
 80222c6:	f000 f879 	bl	80223bc <_printf_i>
 80222ca:	e7e4      	b.n	8022296 <_vfiprintf_r+0x1e6>
 80222cc:	0802408c 	.word	0x0802408c
 80222d0:	08024092 	.word	0x08024092
 80222d4:	08024096 	.word	0x08024096
 80222d8:	00000000 	.word	0x00000000
 80222dc:	0802208d 	.word	0x0802208d

080222e0 <_printf_common>:
 80222e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80222e4:	4616      	mov	r6, r2
 80222e6:	4698      	mov	r8, r3
 80222e8:	688a      	ldr	r2, [r1, #8]
 80222ea:	690b      	ldr	r3, [r1, #16]
 80222ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80222f0:	4293      	cmp	r3, r2
 80222f2:	bfb8      	it	lt
 80222f4:	4613      	movlt	r3, r2
 80222f6:	6033      	str	r3, [r6, #0]
 80222f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80222fc:	4607      	mov	r7, r0
 80222fe:	460c      	mov	r4, r1
 8022300:	b10a      	cbz	r2, 8022306 <_printf_common+0x26>
 8022302:	3301      	adds	r3, #1
 8022304:	6033      	str	r3, [r6, #0]
 8022306:	6823      	ldr	r3, [r4, #0]
 8022308:	0699      	lsls	r1, r3, #26
 802230a:	bf42      	ittt	mi
 802230c:	6833      	ldrmi	r3, [r6, #0]
 802230e:	3302      	addmi	r3, #2
 8022310:	6033      	strmi	r3, [r6, #0]
 8022312:	6825      	ldr	r5, [r4, #0]
 8022314:	f015 0506 	ands.w	r5, r5, #6
 8022318:	d106      	bne.n	8022328 <_printf_common+0x48>
 802231a:	f104 0a19 	add.w	sl, r4, #25
 802231e:	68e3      	ldr	r3, [r4, #12]
 8022320:	6832      	ldr	r2, [r6, #0]
 8022322:	1a9b      	subs	r3, r3, r2
 8022324:	42ab      	cmp	r3, r5
 8022326:	dc26      	bgt.n	8022376 <_printf_common+0x96>
 8022328:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 802232c:	6822      	ldr	r2, [r4, #0]
 802232e:	3b00      	subs	r3, #0
 8022330:	bf18      	it	ne
 8022332:	2301      	movne	r3, #1
 8022334:	0692      	lsls	r2, r2, #26
 8022336:	d42b      	bmi.n	8022390 <_printf_common+0xb0>
 8022338:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 802233c:	4641      	mov	r1, r8
 802233e:	4638      	mov	r0, r7
 8022340:	47c8      	blx	r9
 8022342:	3001      	adds	r0, #1
 8022344:	d01e      	beq.n	8022384 <_printf_common+0xa4>
 8022346:	6823      	ldr	r3, [r4, #0]
 8022348:	6922      	ldr	r2, [r4, #16]
 802234a:	f003 0306 	and.w	r3, r3, #6
 802234e:	2b04      	cmp	r3, #4
 8022350:	bf02      	ittt	eq
 8022352:	68e5      	ldreq	r5, [r4, #12]
 8022354:	6833      	ldreq	r3, [r6, #0]
 8022356:	1aed      	subeq	r5, r5, r3
 8022358:	68a3      	ldr	r3, [r4, #8]
 802235a:	bf0c      	ite	eq
 802235c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8022360:	2500      	movne	r5, #0
 8022362:	4293      	cmp	r3, r2
 8022364:	bfc4      	itt	gt
 8022366:	1a9b      	subgt	r3, r3, r2
 8022368:	18ed      	addgt	r5, r5, r3
 802236a:	2600      	movs	r6, #0
 802236c:	341a      	adds	r4, #26
 802236e:	42b5      	cmp	r5, r6
 8022370:	d11a      	bne.n	80223a8 <_printf_common+0xc8>
 8022372:	2000      	movs	r0, #0
 8022374:	e008      	b.n	8022388 <_printf_common+0xa8>
 8022376:	2301      	movs	r3, #1
 8022378:	4652      	mov	r2, sl
 802237a:	4641      	mov	r1, r8
 802237c:	4638      	mov	r0, r7
 802237e:	47c8      	blx	r9
 8022380:	3001      	adds	r0, #1
 8022382:	d103      	bne.n	802238c <_printf_common+0xac>
 8022384:	f04f 30ff 	mov.w	r0, #4294967295
 8022388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802238c:	3501      	adds	r5, #1
 802238e:	e7c6      	b.n	802231e <_printf_common+0x3e>
 8022390:	18e1      	adds	r1, r4, r3
 8022392:	1c5a      	adds	r2, r3, #1
 8022394:	2030      	movs	r0, #48	@ 0x30
 8022396:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 802239a:	4422      	add	r2, r4
 802239c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80223a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80223a4:	3302      	adds	r3, #2
 80223a6:	e7c7      	b.n	8022338 <_printf_common+0x58>
 80223a8:	2301      	movs	r3, #1
 80223aa:	4622      	mov	r2, r4
 80223ac:	4641      	mov	r1, r8
 80223ae:	4638      	mov	r0, r7
 80223b0:	47c8      	blx	r9
 80223b2:	3001      	adds	r0, #1
 80223b4:	d0e6      	beq.n	8022384 <_printf_common+0xa4>
 80223b6:	3601      	adds	r6, #1
 80223b8:	e7d9      	b.n	802236e <_printf_common+0x8e>
	...

080223bc <_printf_i>:
 80223bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80223c0:	7e0f      	ldrb	r7, [r1, #24]
 80223c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80223c4:	2f78      	cmp	r7, #120	@ 0x78
 80223c6:	4691      	mov	r9, r2
 80223c8:	4680      	mov	r8, r0
 80223ca:	460c      	mov	r4, r1
 80223cc:	469a      	mov	sl, r3
 80223ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80223d2:	d807      	bhi.n	80223e4 <_printf_i+0x28>
 80223d4:	2f62      	cmp	r7, #98	@ 0x62
 80223d6:	d80a      	bhi.n	80223ee <_printf_i+0x32>
 80223d8:	2f00      	cmp	r7, #0
 80223da:	f000 80d2 	beq.w	8022582 <_printf_i+0x1c6>
 80223de:	2f58      	cmp	r7, #88	@ 0x58
 80223e0:	f000 80b9 	beq.w	8022556 <_printf_i+0x19a>
 80223e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80223e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80223ec:	e03a      	b.n	8022464 <_printf_i+0xa8>
 80223ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80223f2:	2b15      	cmp	r3, #21
 80223f4:	d8f6      	bhi.n	80223e4 <_printf_i+0x28>
 80223f6:	a101      	add	r1, pc, #4	@ (adr r1, 80223fc <_printf_i+0x40>)
 80223f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80223fc:	08022455 	.word	0x08022455
 8022400:	08022469 	.word	0x08022469
 8022404:	080223e5 	.word	0x080223e5
 8022408:	080223e5 	.word	0x080223e5
 802240c:	080223e5 	.word	0x080223e5
 8022410:	080223e5 	.word	0x080223e5
 8022414:	08022469 	.word	0x08022469
 8022418:	080223e5 	.word	0x080223e5
 802241c:	080223e5 	.word	0x080223e5
 8022420:	080223e5 	.word	0x080223e5
 8022424:	080223e5 	.word	0x080223e5
 8022428:	08022569 	.word	0x08022569
 802242c:	08022493 	.word	0x08022493
 8022430:	08022523 	.word	0x08022523
 8022434:	080223e5 	.word	0x080223e5
 8022438:	080223e5 	.word	0x080223e5
 802243c:	0802258b 	.word	0x0802258b
 8022440:	080223e5 	.word	0x080223e5
 8022444:	08022493 	.word	0x08022493
 8022448:	080223e5 	.word	0x080223e5
 802244c:	080223e5 	.word	0x080223e5
 8022450:	0802252b 	.word	0x0802252b
 8022454:	6833      	ldr	r3, [r6, #0]
 8022456:	1d1a      	adds	r2, r3, #4
 8022458:	681b      	ldr	r3, [r3, #0]
 802245a:	6032      	str	r2, [r6, #0]
 802245c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8022460:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8022464:	2301      	movs	r3, #1
 8022466:	e09d      	b.n	80225a4 <_printf_i+0x1e8>
 8022468:	6833      	ldr	r3, [r6, #0]
 802246a:	6820      	ldr	r0, [r4, #0]
 802246c:	1d19      	adds	r1, r3, #4
 802246e:	6031      	str	r1, [r6, #0]
 8022470:	0606      	lsls	r6, r0, #24
 8022472:	d501      	bpl.n	8022478 <_printf_i+0xbc>
 8022474:	681d      	ldr	r5, [r3, #0]
 8022476:	e003      	b.n	8022480 <_printf_i+0xc4>
 8022478:	0645      	lsls	r5, r0, #25
 802247a:	d5fb      	bpl.n	8022474 <_printf_i+0xb8>
 802247c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8022480:	2d00      	cmp	r5, #0
 8022482:	da03      	bge.n	802248c <_printf_i+0xd0>
 8022484:	232d      	movs	r3, #45	@ 0x2d
 8022486:	426d      	negs	r5, r5
 8022488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802248c:	4859      	ldr	r0, [pc, #356]	@ (80225f4 <_printf_i+0x238>)
 802248e:	230a      	movs	r3, #10
 8022490:	e011      	b.n	80224b6 <_printf_i+0xfa>
 8022492:	6821      	ldr	r1, [r4, #0]
 8022494:	6833      	ldr	r3, [r6, #0]
 8022496:	0608      	lsls	r0, r1, #24
 8022498:	f853 5b04 	ldr.w	r5, [r3], #4
 802249c:	d402      	bmi.n	80224a4 <_printf_i+0xe8>
 802249e:	0649      	lsls	r1, r1, #25
 80224a0:	bf48      	it	mi
 80224a2:	b2ad      	uxthmi	r5, r5
 80224a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80224a6:	4853      	ldr	r0, [pc, #332]	@ (80225f4 <_printf_i+0x238>)
 80224a8:	6033      	str	r3, [r6, #0]
 80224aa:	bf14      	ite	ne
 80224ac:	230a      	movne	r3, #10
 80224ae:	2308      	moveq	r3, #8
 80224b0:	2100      	movs	r1, #0
 80224b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80224b6:	6866      	ldr	r6, [r4, #4]
 80224b8:	60a6      	str	r6, [r4, #8]
 80224ba:	2e00      	cmp	r6, #0
 80224bc:	bfa2      	ittt	ge
 80224be:	6821      	ldrge	r1, [r4, #0]
 80224c0:	f021 0104 	bicge.w	r1, r1, #4
 80224c4:	6021      	strge	r1, [r4, #0]
 80224c6:	b90d      	cbnz	r5, 80224cc <_printf_i+0x110>
 80224c8:	2e00      	cmp	r6, #0
 80224ca:	d04b      	beq.n	8022564 <_printf_i+0x1a8>
 80224cc:	4616      	mov	r6, r2
 80224ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80224d2:	fb03 5711 	mls	r7, r3, r1, r5
 80224d6:	5dc7      	ldrb	r7, [r0, r7]
 80224d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80224dc:	462f      	mov	r7, r5
 80224de:	42bb      	cmp	r3, r7
 80224e0:	460d      	mov	r5, r1
 80224e2:	d9f4      	bls.n	80224ce <_printf_i+0x112>
 80224e4:	2b08      	cmp	r3, #8
 80224e6:	d10b      	bne.n	8022500 <_printf_i+0x144>
 80224e8:	6823      	ldr	r3, [r4, #0]
 80224ea:	07df      	lsls	r7, r3, #31
 80224ec:	d508      	bpl.n	8022500 <_printf_i+0x144>
 80224ee:	6923      	ldr	r3, [r4, #16]
 80224f0:	6861      	ldr	r1, [r4, #4]
 80224f2:	4299      	cmp	r1, r3
 80224f4:	bfde      	ittt	le
 80224f6:	2330      	movle	r3, #48	@ 0x30
 80224f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80224fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8022500:	1b92      	subs	r2, r2, r6
 8022502:	6122      	str	r2, [r4, #16]
 8022504:	f8cd a000 	str.w	sl, [sp]
 8022508:	464b      	mov	r3, r9
 802250a:	aa03      	add	r2, sp, #12
 802250c:	4621      	mov	r1, r4
 802250e:	4640      	mov	r0, r8
 8022510:	f7ff fee6 	bl	80222e0 <_printf_common>
 8022514:	3001      	adds	r0, #1
 8022516:	d14a      	bne.n	80225ae <_printf_i+0x1f2>
 8022518:	f04f 30ff 	mov.w	r0, #4294967295
 802251c:	b004      	add	sp, #16
 802251e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022522:	6823      	ldr	r3, [r4, #0]
 8022524:	f043 0320 	orr.w	r3, r3, #32
 8022528:	6023      	str	r3, [r4, #0]
 802252a:	4833      	ldr	r0, [pc, #204]	@ (80225f8 <_printf_i+0x23c>)
 802252c:	2778      	movs	r7, #120	@ 0x78
 802252e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8022532:	6823      	ldr	r3, [r4, #0]
 8022534:	6831      	ldr	r1, [r6, #0]
 8022536:	061f      	lsls	r7, r3, #24
 8022538:	f851 5b04 	ldr.w	r5, [r1], #4
 802253c:	d402      	bmi.n	8022544 <_printf_i+0x188>
 802253e:	065f      	lsls	r7, r3, #25
 8022540:	bf48      	it	mi
 8022542:	b2ad      	uxthmi	r5, r5
 8022544:	6031      	str	r1, [r6, #0]
 8022546:	07d9      	lsls	r1, r3, #31
 8022548:	bf44      	itt	mi
 802254a:	f043 0320 	orrmi.w	r3, r3, #32
 802254e:	6023      	strmi	r3, [r4, #0]
 8022550:	b11d      	cbz	r5, 802255a <_printf_i+0x19e>
 8022552:	2310      	movs	r3, #16
 8022554:	e7ac      	b.n	80224b0 <_printf_i+0xf4>
 8022556:	4827      	ldr	r0, [pc, #156]	@ (80225f4 <_printf_i+0x238>)
 8022558:	e7e9      	b.n	802252e <_printf_i+0x172>
 802255a:	6823      	ldr	r3, [r4, #0]
 802255c:	f023 0320 	bic.w	r3, r3, #32
 8022560:	6023      	str	r3, [r4, #0]
 8022562:	e7f6      	b.n	8022552 <_printf_i+0x196>
 8022564:	4616      	mov	r6, r2
 8022566:	e7bd      	b.n	80224e4 <_printf_i+0x128>
 8022568:	6833      	ldr	r3, [r6, #0]
 802256a:	6825      	ldr	r5, [r4, #0]
 802256c:	6961      	ldr	r1, [r4, #20]
 802256e:	1d18      	adds	r0, r3, #4
 8022570:	6030      	str	r0, [r6, #0]
 8022572:	062e      	lsls	r6, r5, #24
 8022574:	681b      	ldr	r3, [r3, #0]
 8022576:	d501      	bpl.n	802257c <_printf_i+0x1c0>
 8022578:	6019      	str	r1, [r3, #0]
 802257a:	e002      	b.n	8022582 <_printf_i+0x1c6>
 802257c:	0668      	lsls	r0, r5, #25
 802257e:	d5fb      	bpl.n	8022578 <_printf_i+0x1bc>
 8022580:	8019      	strh	r1, [r3, #0]
 8022582:	2300      	movs	r3, #0
 8022584:	6123      	str	r3, [r4, #16]
 8022586:	4616      	mov	r6, r2
 8022588:	e7bc      	b.n	8022504 <_printf_i+0x148>
 802258a:	6833      	ldr	r3, [r6, #0]
 802258c:	1d1a      	adds	r2, r3, #4
 802258e:	6032      	str	r2, [r6, #0]
 8022590:	681e      	ldr	r6, [r3, #0]
 8022592:	6862      	ldr	r2, [r4, #4]
 8022594:	2100      	movs	r1, #0
 8022596:	4630      	mov	r0, r6
 8022598:	f7dd fdfa 	bl	8000190 <memchr>
 802259c:	b108      	cbz	r0, 80225a2 <_printf_i+0x1e6>
 802259e:	1b80      	subs	r0, r0, r6
 80225a0:	6060      	str	r0, [r4, #4]
 80225a2:	6863      	ldr	r3, [r4, #4]
 80225a4:	6123      	str	r3, [r4, #16]
 80225a6:	2300      	movs	r3, #0
 80225a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80225ac:	e7aa      	b.n	8022504 <_printf_i+0x148>
 80225ae:	6923      	ldr	r3, [r4, #16]
 80225b0:	4632      	mov	r2, r6
 80225b2:	4649      	mov	r1, r9
 80225b4:	4640      	mov	r0, r8
 80225b6:	47d0      	blx	sl
 80225b8:	3001      	adds	r0, #1
 80225ba:	d0ad      	beq.n	8022518 <_printf_i+0x15c>
 80225bc:	6823      	ldr	r3, [r4, #0]
 80225be:	079b      	lsls	r3, r3, #30
 80225c0:	d413      	bmi.n	80225ea <_printf_i+0x22e>
 80225c2:	68e0      	ldr	r0, [r4, #12]
 80225c4:	9b03      	ldr	r3, [sp, #12]
 80225c6:	4298      	cmp	r0, r3
 80225c8:	bfb8      	it	lt
 80225ca:	4618      	movlt	r0, r3
 80225cc:	e7a6      	b.n	802251c <_printf_i+0x160>
 80225ce:	2301      	movs	r3, #1
 80225d0:	4632      	mov	r2, r6
 80225d2:	4649      	mov	r1, r9
 80225d4:	4640      	mov	r0, r8
 80225d6:	47d0      	blx	sl
 80225d8:	3001      	adds	r0, #1
 80225da:	d09d      	beq.n	8022518 <_printf_i+0x15c>
 80225dc:	3501      	adds	r5, #1
 80225de:	68e3      	ldr	r3, [r4, #12]
 80225e0:	9903      	ldr	r1, [sp, #12]
 80225e2:	1a5b      	subs	r3, r3, r1
 80225e4:	42ab      	cmp	r3, r5
 80225e6:	dcf2      	bgt.n	80225ce <_printf_i+0x212>
 80225e8:	e7eb      	b.n	80225c2 <_printf_i+0x206>
 80225ea:	2500      	movs	r5, #0
 80225ec:	f104 0619 	add.w	r6, r4, #25
 80225f0:	e7f5      	b.n	80225de <_printf_i+0x222>
 80225f2:	bf00      	nop
 80225f4:	0802409d 	.word	0x0802409d
 80225f8:	080240ae 	.word	0x080240ae

080225fc <__swbuf_r>:
 80225fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80225fe:	460e      	mov	r6, r1
 8022600:	4614      	mov	r4, r2
 8022602:	4605      	mov	r5, r0
 8022604:	b118      	cbz	r0, 802260e <__swbuf_r+0x12>
 8022606:	6a03      	ldr	r3, [r0, #32]
 8022608:	b90b      	cbnz	r3, 802260e <__swbuf_r+0x12>
 802260a:	f7fe f9e1 	bl	80209d0 <__sinit>
 802260e:	69a3      	ldr	r3, [r4, #24]
 8022610:	60a3      	str	r3, [r4, #8]
 8022612:	89a3      	ldrh	r3, [r4, #12]
 8022614:	071a      	lsls	r2, r3, #28
 8022616:	d501      	bpl.n	802261c <__swbuf_r+0x20>
 8022618:	6923      	ldr	r3, [r4, #16]
 802261a:	b943      	cbnz	r3, 802262e <__swbuf_r+0x32>
 802261c:	4621      	mov	r1, r4
 802261e:	4628      	mov	r0, r5
 8022620:	f000 f82a 	bl	8022678 <__swsetup_r>
 8022624:	b118      	cbz	r0, 802262e <__swbuf_r+0x32>
 8022626:	f04f 37ff 	mov.w	r7, #4294967295
 802262a:	4638      	mov	r0, r7
 802262c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802262e:	6823      	ldr	r3, [r4, #0]
 8022630:	6922      	ldr	r2, [r4, #16]
 8022632:	1a98      	subs	r0, r3, r2
 8022634:	6963      	ldr	r3, [r4, #20]
 8022636:	b2f6      	uxtb	r6, r6
 8022638:	4283      	cmp	r3, r0
 802263a:	4637      	mov	r7, r6
 802263c:	dc05      	bgt.n	802264a <__swbuf_r+0x4e>
 802263e:	4621      	mov	r1, r4
 8022640:	4628      	mov	r0, r5
 8022642:	f7ff fc83 	bl	8021f4c <_fflush_r>
 8022646:	2800      	cmp	r0, #0
 8022648:	d1ed      	bne.n	8022626 <__swbuf_r+0x2a>
 802264a:	68a3      	ldr	r3, [r4, #8]
 802264c:	3b01      	subs	r3, #1
 802264e:	60a3      	str	r3, [r4, #8]
 8022650:	6823      	ldr	r3, [r4, #0]
 8022652:	1c5a      	adds	r2, r3, #1
 8022654:	6022      	str	r2, [r4, #0]
 8022656:	701e      	strb	r6, [r3, #0]
 8022658:	6962      	ldr	r2, [r4, #20]
 802265a:	1c43      	adds	r3, r0, #1
 802265c:	429a      	cmp	r2, r3
 802265e:	d004      	beq.n	802266a <__swbuf_r+0x6e>
 8022660:	89a3      	ldrh	r3, [r4, #12]
 8022662:	07db      	lsls	r3, r3, #31
 8022664:	d5e1      	bpl.n	802262a <__swbuf_r+0x2e>
 8022666:	2e0a      	cmp	r6, #10
 8022668:	d1df      	bne.n	802262a <__swbuf_r+0x2e>
 802266a:	4621      	mov	r1, r4
 802266c:	4628      	mov	r0, r5
 802266e:	f7ff fc6d 	bl	8021f4c <_fflush_r>
 8022672:	2800      	cmp	r0, #0
 8022674:	d0d9      	beq.n	802262a <__swbuf_r+0x2e>
 8022676:	e7d6      	b.n	8022626 <__swbuf_r+0x2a>

08022678 <__swsetup_r>:
 8022678:	b538      	push	{r3, r4, r5, lr}
 802267a:	4b29      	ldr	r3, [pc, #164]	@ (8022720 <__swsetup_r+0xa8>)
 802267c:	4605      	mov	r5, r0
 802267e:	6818      	ldr	r0, [r3, #0]
 8022680:	460c      	mov	r4, r1
 8022682:	b118      	cbz	r0, 802268c <__swsetup_r+0x14>
 8022684:	6a03      	ldr	r3, [r0, #32]
 8022686:	b90b      	cbnz	r3, 802268c <__swsetup_r+0x14>
 8022688:	f7fe f9a2 	bl	80209d0 <__sinit>
 802268c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8022690:	0719      	lsls	r1, r3, #28
 8022692:	d422      	bmi.n	80226da <__swsetup_r+0x62>
 8022694:	06da      	lsls	r2, r3, #27
 8022696:	d407      	bmi.n	80226a8 <__swsetup_r+0x30>
 8022698:	2209      	movs	r2, #9
 802269a:	602a      	str	r2, [r5, #0]
 802269c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80226a0:	81a3      	strh	r3, [r4, #12]
 80226a2:	f04f 30ff 	mov.w	r0, #4294967295
 80226a6:	e033      	b.n	8022710 <__swsetup_r+0x98>
 80226a8:	0758      	lsls	r0, r3, #29
 80226aa:	d512      	bpl.n	80226d2 <__swsetup_r+0x5a>
 80226ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80226ae:	b141      	cbz	r1, 80226c2 <__swsetup_r+0x4a>
 80226b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80226b4:	4299      	cmp	r1, r3
 80226b6:	d002      	beq.n	80226be <__swsetup_r+0x46>
 80226b8:	4628      	mov	r0, r5
 80226ba:	f7fe facd 	bl	8020c58 <_free_r>
 80226be:	2300      	movs	r3, #0
 80226c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80226c2:	89a3      	ldrh	r3, [r4, #12]
 80226c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80226c8:	81a3      	strh	r3, [r4, #12]
 80226ca:	2300      	movs	r3, #0
 80226cc:	6063      	str	r3, [r4, #4]
 80226ce:	6923      	ldr	r3, [r4, #16]
 80226d0:	6023      	str	r3, [r4, #0]
 80226d2:	89a3      	ldrh	r3, [r4, #12]
 80226d4:	f043 0308 	orr.w	r3, r3, #8
 80226d8:	81a3      	strh	r3, [r4, #12]
 80226da:	6923      	ldr	r3, [r4, #16]
 80226dc:	b94b      	cbnz	r3, 80226f2 <__swsetup_r+0x7a>
 80226de:	89a3      	ldrh	r3, [r4, #12]
 80226e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80226e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80226e8:	d003      	beq.n	80226f2 <__swsetup_r+0x7a>
 80226ea:	4621      	mov	r1, r4
 80226ec:	4628      	mov	r0, r5
 80226ee:	f000 f883 	bl	80227f8 <__smakebuf_r>
 80226f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80226f6:	f013 0201 	ands.w	r2, r3, #1
 80226fa:	d00a      	beq.n	8022712 <__swsetup_r+0x9a>
 80226fc:	2200      	movs	r2, #0
 80226fe:	60a2      	str	r2, [r4, #8]
 8022700:	6962      	ldr	r2, [r4, #20]
 8022702:	4252      	negs	r2, r2
 8022704:	61a2      	str	r2, [r4, #24]
 8022706:	6922      	ldr	r2, [r4, #16]
 8022708:	b942      	cbnz	r2, 802271c <__swsetup_r+0xa4>
 802270a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 802270e:	d1c5      	bne.n	802269c <__swsetup_r+0x24>
 8022710:	bd38      	pop	{r3, r4, r5, pc}
 8022712:	0799      	lsls	r1, r3, #30
 8022714:	bf58      	it	pl
 8022716:	6962      	ldrpl	r2, [r4, #20]
 8022718:	60a2      	str	r2, [r4, #8]
 802271a:	e7f4      	b.n	8022706 <__swsetup_r+0x8e>
 802271c:	2000      	movs	r0, #0
 802271e:	e7f7      	b.n	8022710 <__swsetup_r+0x98>
 8022720:	200002e4 	.word	0x200002e4

08022724 <_raise_r>:
 8022724:	291f      	cmp	r1, #31
 8022726:	b538      	push	{r3, r4, r5, lr}
 8022728:	4605      	mov	r5, r0
 802272a:	460c      	mov	r4, r1
 802272c:	d904      	bls.n	8022738 <_raise_r+0x14>
 802272e:	2316      	movs	r3, #22
 8022730:	6003      	str	r3, [r0, #0]
 8022732:	f04f 30ff 	mov.w	r0, #4294967295
 8022736:	bd38      	pop	{r3, r4, r5, pc}
 8022738:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802273a:	b112      	cbz	r2, 8022742 <_raise_r+0x1e>
 802273c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8022740:	b94b      	cbnz	r3, 8022756 <_raise_r+0x32>
 8022742:	4628      	mov	r0, r5
 8022744:	f000 f830 	bl	80227a8 <_getpid_r>
 8022748:	4622      	mov	r2, r4
 802274a:	4601      	mov	r1, r0
 802274c:	4628      	mov	r0, r5
 802274e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8022752:	f000 b817 	b.w	8022784 <_kill_r>
 8022756:	2b01      	cmp	r3, #1
 8022758:	d00a      	beq.n	8022770 <_raise_r+0x4c>
 802275a:	1c59      	adds	r1, r3, #1
 802275c:	d103      	bne.n	8022766 <_raise_r+0x42>
 802275e:	2316      	movs	r3, #22
 8022760:	6003      	str	r3, [r0, #0]
 8022762:	2001      	movs	r0, #1
 8022764:	e7e7      	b.n	8022736 <_raise_r+0x12>
 8022766:	2100      	movs	r1, #0
 8022768:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 802276c:	4620      	mov	r0, r4
 802276e:	4798      	blx	r3
 8022770:	2000      	movs	r0, #0
 8022772:	e7e0      	b.n	8022736 <_raise_r+0x12>

08022774 <raise>:
 8022774:	4b02      	ldr	r3, [pc, #8]	@ (8022780 <raise+0xc>)
 8022776:	4601      	mov	r1, r0
 8022778:	6818      	ldr	r0, [r3, #0]
 802277a:	f7ff bfd3 	b.w	8022724 <_raise_r>
 802277e:	bf00      	nop
 8022780:	200002e4 	.word	0x200002e4

08022784 <_kill_r>:
 8022784:	b538      	push	{r3, r4, r5, lr}
 8022786:	4d07      	ldr	r5, [pc, #28]	@ (80227a4 <_kill_r+0x20>)
 8022788:	2300      	movs	r3, #0
 802278a:	4604      	mov	r4, r0
 802278c:	4608      	mov	r0, r1
 802278e:	4611      	mov	r1, r2
 8022790:	602b      	str	r3, [r5, #0]
 8022792:	f7df ffe5 	bl	8002760 <_kill>
 8022796:	1c43      	adds	r3, r0, #1
 8022798:	d102      	bne.n	80227a0 <_kill_r+0x1c>
 802279a:	682b      	ldr	r3, [r5, #0]
 802279c:	b103      	cbz	r3, 80227a0 <_kill_r+0x1c>
 802279e:	6023      	str	r3, [r4, #0]
 80227a0:	bd38      	pop	{r3, r4, r5, pc}
 80227a2:	bf00      	nop
 80227a4:	20002a30 	.word	0x20002a30

080227a8 <_getpid_r>:
 80227a8:	f7df bfd3 	b.w	8002752 <_getpid>

080227ac <__swhatbuf_r>:
 80227ac:	b570      	push	{r4, r5, r6, lr}
 80227ae:	460c      	mov	r4, r1
 80227b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80227b4:	2900      	cmp	r1, #0
 80227b6:	b096      	sub	sp, #88	@ 0x58
 80227b8:	4615      	mov	r5, r2
 80227ba:	461e      	mov	r6, r3
 80227bc:	da0d      	bge.n	80227da <__swhatbuf_r+0x2e>
 80227be:	89a3      	ldrh	r3, [r4, #12]
 80227c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80227c4:	f04f 0100 	mov.w	r1, #0
 80227c8:	bf14      	ite	ne
 80227ca:	2340      	movne	r3, #64	@ 0x40
 80227cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80227d0:	2000      	movs	r0, #0
 80227d2:	6031      	str	r1, [r6, #0]
 80227d4:	602b      	str	r3, [r5, #0]
 80227d6:	b016      	add	sp, #88	@ 0x58
 80227d8:	bd70      	pop	{r4, r5, r6, pc}
 80227da:	466a      	mov	r2, sp
 80227dc:	f000 f848 	bl	8022870 <_fstat_r>
 80227e0:	2800      	cmp	r0, #0
 80227e2:	dbec      	blt.n	80227be <__swhatbuf_r+0x12>
 80227e4:	9901      	ldr	r1, [sp, #4]
 80227e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80227ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80227ee:	4259      	negs	r1, r3
 80227f0:	4159      	adcs	r1, r3
 80227f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80227f6:	e7eb      	b.n	80227d0 <__swhatbuf_r+0x24>

080227f8 <__smakebuf_r>:
 80227f8:	898b      	ldrh	r3, [r1, #12]
 80227fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80227fc:	079d      	lsls	r5, r3, #30
 80227fe:	4606      	mov	r6, r0
 8022800:	460c      	mov	r4, r1
 8022802:	d507      	bpl.n	8022814 <__smakebuf_r+0x1c>
 8022804:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8022808:	6023      	str	r3, [r4, #0]
 802280a:	6123      	str	r3, [r4, #16]
 802280c:	2301      	movs	r3, #1
 802280e:	6163      	str	r3, [r4, #20]
 8022810:	b003      	add	sp, #12
 8022812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022814:	ab01      	add	r3, sp, #4
 8022816:	466a      	mov	r2, sp
 8022818:	f7ff ffc8 	bl	80227ac <__swhatbuf_r>
 802281c:	9f00      	ldr	r7, [sp, #0]
 802281e:	4605      	mov	r5, r0
 8022820:	4639      	mov	r1, r7
 8022822:	4630      	mov	r0, r6
 8022824:	f7fe fdbe 	bl	80213a4 <_malloc_r>
 8022828:	b948      	cbnz	r0, 802283e <__smakebuf_r+0x46>
 802282a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802282e:	059a      	lsls	r2, r3, #22
 8022830:	d4ee      	bmi.n	8022810 <__smakebuf_r+0x18>
 8022832:	f023 0303 	bic.w	r3, r3, #3
 8022836:	f043 0302 	orr.w	r3, r3, #2
 802283a:	81a3      	strh	r3, [r4, #12]
 802283c:	e7e2      	b.n	8022804 <__smakebuf_r+0xc>
 802283e:	89a3      	ldrh	r3, [r4, #12]
 8022840:	6020      	str	r0, [r4, #0]
 8022842:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022846:	81a3      	strh	r3, [r4, #12]
 8022848:	9b01      	ldr	r3, [sp, #4]
 802284a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802284e:	b15b      	cbz	r3, 8022868 <__smakebuf_r+0x70>
 8022850:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8022854:	4630      	mov	r0, r6
 8022856:	f000 f81d 	bl	8022894 <_isatty_r>
 802285a:	b128      	cbz	r0, 8022868 <__smakebuf_r+0x70>
 802285c:	89a3      	ldrh	r3, [r4, #12]
 802285e:	f023 0303 	bic.w	r3, r3, #3
 8022862:	f043 0301 	orr.w	r3, r3, #1
 8022866:	81a3      	strh	r3, [r4, #12]
 8022868:	89a3      	ldrh	r3, [r4, #12]
 802286a:	431d      	orrs	r5, r3
 802286c:	81a5      	strh	r5, [r4, #12]
 802286e:	e7cf      	b.n	8022810 <__smakebuf_r+0x18>

08022870 <_fstat_r>:
 8022870:	b538      	push	{r3, r4, r5, lr}
 8022872:	4d07      	ldr	r5, [pc, #28]	@ (8022890 <_fstat_r+0x20>)
 8022874:	2300      	movs	r3, #0
 8022876:	4604      	mov	r4, r0
 8022878:	4608      	mov	r0, r1
 802287a:	4611      	mov	r1, r2
 802287c:	602b      	str	r3, [r5, #0]
 802287e:	f7df ffce 	bl	800281e <_fstat>
 8022882:	1c43      	adds	r3, r0, #1
 8022884:	d102      	bne.n	802288c <_fstat_r+0x1c>
 8022886:	682b      	ldr	r3, [r5, #0]
 8022888:	b103      	cbz	r3, 802288c <_fstat_r+0x1c>
 802288a:	6023      	str	r3, [r4, #0]
 802288c:	bd38      	pop	{r3, r4, r5, pc}
 802288e:	bf00      	nop
 8022890:	20002a30 	.word	0x20002a30

08022894 <_isatty_r>:
 8022894:	b538      	push	{r3, r4, r5, lr}
 8022896:	4d06      	ldr	r5, [pc, #24]	@ (80228b0 <_isatty_r+0x1c>)
 8022898:	2300      	movs	r3, #0
 802289a:	4604      	mov	r4, r0
 802289c:	4608      	mov	r0, r1
 802289e:	602b      	str	r3, [r5, #0]
 80228a0:	f7df ffcc 	bl	800283c <_isatty>
 80228a4:	1c43      	adds	r3, r0, #1
 80228a6:	d102      	bne.n	80228ae <_isatty_r+0x1a>
 80228a8:	682b      	ldr	r3, [r5, #0]
 80228aa:	b103      	cbz	r3, 80228ae <_isatty_r+0x1a>
 80228ac:	6023      	str	r3, [r4, #0]
 80228ae:	bd38      	pop	{r3, r4, r5, pc}
 80228b0:	20002a30 	.word	0x20002a30
 80228b4:	00000000 	.word	0x00000000

080228b8 <floor>:
 80228b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80228bc:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80228c0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 80228c4:	2e13      	cmp	r6, #19
 80228c6:	4602      	mov	r2, r0
 80228c8:	460b      	mov	r3, r1
 80228ca:	460c      	mov	r4, r1
 80228cc:	4605      	mov	r5, r0
 80228ce:	4680      	mov	r8, r0
 80228d0:	dc35      	bgt.n	802293e <floor+0x86>
 80228d2:	2e00      	cmp	r6, #0
 80228d4:	da17      	bge.n	8022906 <floor+0x4e>
 80228d6:	a334      	add	r3, pc, #208	@ (adr r3, 80229a8 <floor+0xf0>)
 80228d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80228dc:	f7dd fcae 	bl	800023c <__adddf3>
 80228e0:	2200      	movs	r2, #0
 80228e2:	2300      	movs	r3, #0
 80228e4:	f7de f8f0 	bl	8000ac8 <__aeabi_dcmpgt>
 80228e8:	b150      	cbz	r0, 8022900 <floor+0x48>
 80228ea:	2c00      	cmp	r4, #0
 80228ec:	da57      	bge.n	802299e <floor+0xe6>
 80228ee:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80228f2:	432c      	orrs	r4, r5
 80228f4:	2500      	movs	r5, #0
 80228f6:	42ac      	cmp	r4, r5
 80228f8:	4c2d      	ldr	r4, [pc, #180]	@ (80229b0 <floor+0xf8>)
 80228fa:	bf08      	it	eq
 80228fc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8022900:	4623      	mov	r3, r4
 8022902:	462a      	mov	r2, r5
 8022904:	e024      	b.n	8022950 <floor+0x98>
 8022906:	4f2b      	ldr	r7, [pc, #172]	@ (80229b4 <floor+0xfc>)
 8022908:	4137      	asrs	r7, r6
 802290a:	ea01 0c07 	and.w	ip, r1, r7
 802290e:	ea5c 0c00 	orrs.w	ip, ip, r0
 8022912:	d01d      	beq.n	8022950 <floor+0x98>
 8022914:	a324      	add	r3, pc, #144	@ (adr r3, 80229a8 <floor+0xf0>)
 8022916:	e9d3 2300 	ldrd	r2, r3, [r3]
 802291a:	f7dd fc8f 	bl	800023c <__adddf3>
 802291e:	2200      	movs	r2, #0
 8022920:	2300      	movs	r3, #0
 8022922:	f7de f8d1 	bl	8000ac8 <__aeabi_dcmpgt>
 8022926:	2800      	cmp	r0, #0
 8022928:	d0ea      	beq.n	8022900 <floor+0x48>
 802292a:	2c00      	cmp	r4, #0
 802292c:	bfbe      	ittt	lt
 802292e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8022932:	4133      	asrlt	r3, r6
 8022934:	18e4      	addlt	r4, r4, r3
 8022936:	ea24 0407 	bic.w	r4, r4, r7
 802293a:	2500      	movs	r5, #0
 802293c:	e7e0      	b.n	8022900 <floor+0x48>
 802293e:	2e33      	cmp	r6, #51	@ 0x33
 8022940:	dd0a      	ble.n	8022958 <floor+0xa0>
 8022942:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8022946:	d103      	bne.n	8022950 <floor+0x98>
 8022948:	f7dd fc78 	bl	800023c <__adddf3>
 802294c:	4602      	mov	r2, r0
 802294e:	460b      	mov	r3, r1
 8022950:	4610      	mov	r0, r2
 8022952:	4619      	mov	r1, r3
 8022954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8022958:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 802295c:	f04f 3cff 	mov.w	ip, #4294967295
 8022960:	fa2c f707 	lsr.w	r7, ip, r7
 8022964:	4207      	tst	r7, r0
 8022966:	d0f3      	beq.n	8022950 <floor+0x98>
 8022968:	a30f      	add	r3, pc, #60	@ (adr r3, 80229a8 <floor+0xf0>)
 802296a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802296e:	f7dd fc65 	bl	800023c <__adddf3>
 8022972:	2200      	movs	r2, #0
 8022974:	2300      	movs	r3, #0
 8022976:	f7de f8a7 	bl	8000ac8 <__aeabi_dcmpgt>
 802297a:	2800      	cmp	r0, #0
 802297c:	d0c0      	beq.n	8022900 <floor+0x48>
 802297e:	2c00      	cmp	r4, #0
 8022980:	da0a      	bge.n	8022998 <floor+0xe0>
 8022982:	2e14      	cmp	r6, #20
 8022984:	d101      	bne.n	802298a <floor+0xd2>
 8022986:	3401      	adds	r4, #1
 8022988:	e006      	b.n	8022998 <floor+0xe0>
 802298a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 802298e:	2301      	movs	r3, #1
 8022990:	40b3      	lsls	r3, r6
 8022992:	441d      	add	r5, r3
 8022994:	4545      	cmp	r5, r8
 8022996:	d3f6      	bcc.n	8022986 <floor+0xce>
 8022998:	ea25 0507 	bic.w	r5, r5, r7
 802299c:	e7b0      	b.n	8022900 <floor+0x48>
 802299e:	2500      	movs	r5, #0
 80229a0:	462c      	mov	r4, r5
 80229a2:	e7ad      	b.n	8022900 <floor+0x48>
 80229a4:	f3af 8000 	nop.w
 80229a8:	8800759c 	.word	0x8800759c
 80229ac:	7e37e43c 	.word	0x7e37e43c
 80229b0:	bff00000 	.word	0xbff00000
 80229b4:	000fffff 	.word	0x000fffff

080229b8 <_init>:
 80229b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80229ba:	bf00      	nop
 80229bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80229be:	bc08      	pop	{r3}
 80229c0:	469e      	mov	lr, r3
 80229c2:	4770      	bx	lr

080229c4 <_fini>:
 80229c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80229c6:	bf00      	nop
 80229c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80229ca:	bc08      	pop	{r3}
 80229cc:	469e      	mov	lr, r3
 80229ce:	4770      	bx	lr
