{
    "strategy": "delay",
    "total_runtime": 308255,
    "synthesis_runtime": 8940,
    "packing_runtime": 15757,
    "placement_runtime": 85796,
    "routing_runtime": 45176,
    "time_analysis_runtime": 15262,
    "bitstream_runtime": 137120,
    "reg_id": "23",
    "device": "1VG50",
    "target device": "1VG50",
    "version": "2023.10",
    "git_hash": "e73d896",
    "built": "0.8.40",
    "built_type": "Engineering",
    "status": "Fail",
    "error_msg": "BIT: Design accumulator bitstream generation failed ",
    "post_synth_sim_status": "Pass",
    "post_route_sim_status": null,
    "bitstream_sim_status": null,
    "failure_type": "BIT",
    "fmax_clock1": 240.789,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": -4.15301,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": -289.39,
    "fmax_geomean": 240.789,
    "registers": 58,
    "total_luts": 104,
    "brams": null,
    "dsp": null,
    "Adder_Carry": 38,
    "CLB": 11,
    "LUT_CLB_ratio": 0.0,
    "CLB_percentage_used": 0.5036630036630036,
    "FLE_Percentage_used": 0.4750457875457875,
    "Wirelength_Percentage_used": 0.37191358024691357,
    "logic_level_clock1": 0,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": null,
    "dynamic_power": null,
    "static_power": null,
    "target_freq_clock1": null,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}