
OTH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004358  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004468  08004468  00014468  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080044dc  080044dc  000144dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080044e0  080044e0  000144e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  080044e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001848  20000028  0800450c  00020028  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001870  0800450c  00021870  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001fe52  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003864  00000000  00000000  0003fea3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000c557  00000000  00000000  00043707  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f08  00000000  00000000  0004fc60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001680  00000000  00000000  00050b68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000096bc  00000000  00000000  000521e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005a71  00000000  00000000  0005b8a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00061315  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000314c  00000000  00000000  00061394  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000028 	.word	0x20000028
 800012c:	00000000 	.word	0x00000000
 8000130:	08004450 	.word	0x08004450

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000002c 	.word	0x2000002c
 800014c:	08004450 	.word	0x08004450

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <__aeabi_d2uiz>:
 8000944:	004a      	lsls	r2, r1, #1
 8000946:	d211      	bcs.n	800096c <__aeabi_d2uiz+0x28>
 8000948:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800094c:	d211      	bcs.n	8000972 <__aeabi_d2uiz+0x2e>
 800094e:	d50d      	bpl.n	800096c <__aeabi_d2uiz+0x28>
 8000950:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000954:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000958:	d40e      	bmi.n	8000978 <__aeabi_d2uiz+0x34>
 800095a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800095e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000962:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000966:	fa23 f002 	lsr.w	r0, r3, r2
 800096a:	4770      	bx	lr
 800096c:	f04f 0000 	mov.w	r0, #0
 8000970:	4770      	bx	lr
 8000972:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000976:	d102      	bne.n	800097e <__aeabi_d2uiz+0x3a>
 8000978:	f04f 30ff 	mov.w	r0, #4294967295
 800097c:	4770      	bx	lr
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	4770      	bx	lr

08000984 <__aeabi_d2f>:
 8000984:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000988:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800098c:	bf24      	itt	cs
 800098e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000992:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000996:	d90d      	bls.n	80009b4 <__aeabi_d2f+0x30>
 8000998:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800099c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009a0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009a4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009a8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009ac:	bf08      	it	eq
 80009ae:	f020 0001 	biceq.w	r0, r0, #1
 80009b2:	4770      	bx	lr
 80009b4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009b8:	d121      	bne.n	80009fe <__aeabi_d2f+0x7a>
 80009ba:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009be:	bfbc      	itt	lt
 80009c0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009c4:	4770      	bxlt	lr
 80009c6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ca:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ce:	f1c2 0218 	rsb	r2, r2, #24
 80009d2:	f1c2 0c20 	rsb	ip, r2, #32
 80009d6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009da:	fa20 f002 	lsr.w	r0, r0, r2
 80009de:	bf18      	it	ne
 80009e0:	f040 0001 	orrne.w	r0, r0, #1
 80009e4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009ec:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009f0:	ea40 000c 	orr.w	r0, r0, ip
 80009f4:	fa23 f302 	lsr.w	r3, r3, r2
 80009f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009fc:	e7cc      	b.n	8000998 <__aeabi_d2f+0x14>
 80009fe:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a02:	d107      	bne.n	8000a14 <__aeabi_d2f+0x90>
 8000a04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a08:	bf1e      	ittt	ne
 8000a0a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a0e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a12:	4770      	bxne	lr
 8000a14:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a18:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <__aeabi_frsub>:
 8000a24:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a28:	e002      	b.n	8000a30 <__addsf3>
 8000a2a:	bf00      	nop

08000a2c <__aeabi_fsub>:
 8000a2c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a30 <__addsf3>:
 8000a30:	0042      	lsls	r2, r0, #1
 8000a32:	bf1f      	itttt	ne
 8000a34:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a38:	ea92 0f03 	teqne	r2, r3
 8000a3c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a40:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a44:	d06a      	beq.n	8000b1c <__addsf3+0xec>
 8000a46:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a4a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a4e:	bfc1      	itttt	gt
 8000a50:	18d2      	addgt	r2, r2, r3
 8000a52:	4041      	eorgt	r1, r0
 8000a54:	4048      	eorgt	r0, r1
 8000a56:	4041      	eorgt	r1, r0
 8000a58:	bfb8      	it	lt
 8000a5a:	425b      	neglt	r3, r3
 8000a5c:	2b19      	cmp	r3, #25
 8000a5e:	bf88      	it	hi
 8000a60:	4770      	bxhi	lr
 8000a62:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a6a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a76:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a7a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a7e:	bf18      	it	ne
 8000a80:	4249      	negne	r1, r1
 8000a82:	ea92 0f03 	teq	r2, r3
 8000a86:	d03f      	beq.n	8000b08 <__addsf3+0xd8>
 8000a88:	f1a2 0201 	sub.w	r2, r2, #1
 8000a8c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a90:	eb10 000c 	adds.w	r0, r0, ip
 8000a94:	f1c3 0320 	rsb	r3, r3, #32
 8000a98:	fa01 f103 	lsl.w	r1, r1, r3
 8000a9c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aa0:	d502      	bpl.n	8000aa8 <__addsf3+0x78>
 8000aa2:	4249      	negs	r1, r1
 8000aa4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aa8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000aac:	d313      	bcc.n	8000ad6 <__addsf3+0xa6>
 8000aae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ab2:	d306      	bcc.n	8000ac2 <__addsf3+0x92>
 8000ab4:	0840      	lsrs	r0, r0, #1
 8000ab6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000aba:	f102 0201 	add.w	r2, r2, #1
 8000abe:	2afe      	cmp	r2, #254	; 0xfe
 8000ac0:	d251      	bcs.n	8000b66 <__addsf3+0x136>
 8000ac2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ac6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aca:	bf08      	it	eq
 8000acc:	f020 0001 	biceq.w	r0, r0, #1
 8000ad0:	ea40 0003 	orr.w	r0, r0, r3
 8000ad4:	4770      	bx	lr
 8000ad6:	0049      	lsls	r1, r1, #1
 8000ad8:	eb40 0000 	adc.w	r0, r0, r0
 8000adc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000ae0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ae4:	d1ed      	bne.n	8000ac2 <__addsf3+0x92>
 8000ae6:	fab0 fc80 	clz	ip, r0
 8000aea:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aee:	ebb2 020c 	subs.w	r2, r2, ip
 8000af2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000af6:	bfaa      	itet	ge
 8000af8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000afc:	4252      	neglt	r2, r2
 8000afe:	4318      	orrge	r0, r3
 8000b00:	bfbc      	itt	lt
 8000b02:	40d0      	lsrlt	r0, r2
 8000b04:	4318      	orrlt	r0, r3
 8000b06:	4770      	bx	lr
 8000b08:	f092 0f00 	teq	r2, #0
 8000b0c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b10:	bf06      	itte	eq
 8000b12:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b16:	3201      	addeq	r2, #1
 8000b18:	3b01      	subne	r3, #1
 8000b1a:	e7b5      	b.n	8000a88 <__addsf3+0x58>
 8000b1c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b24:	bf18      	it	ne
 8000b26:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b2a:	d021      	beq.n	8000b70 <__addsf3+0x140>
 8000b2c:	ea92 0f03 	teq	r2, r3
 8000b30:	d004      	beq.n	8000b3c <__addsf3+0x10c>
 8000b32:	f092 0f00 	teq	r2, #0
 8000b36:	bf08      	it	eq
 8000b38:	4608      	moveq	r0, r1
 8000b3a:	4770      	bx	lr
 8000b3c:	ea90 0f01 	teq	r0, r1
 8000b40:	bf1c      	itt	ne
 8000b42:	2000      	movne	r0, #0
 8000b44:	4770      	bxne	lr
 8000b46:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b4a:	d104      	bne.n	8000b56 <__addsf3+0x126>
 8000b4c:	0040      	lsls	r0, r0, #1
 8000b4e:	bf28      	it	cs
 8000b50:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	4770      	bx	lr
 8000b56:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b5a:	bf3c      	itt	cc
 8000b5c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bxcc	lr
 8000b62:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b66:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	4770      	bx	lr
 8000b70:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b74:	bf16      	itet	ne
 8000b76:	4608      	movne	r0, r1
 8000b78:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b7c:	4601      	movne	r1, r0
 8000b7e:	0242      	lsls	r2, r0, #9
 8000b80:	bf06      	itte	eq
 8000b82:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b86:	ea90 0f01 	teqeq	r0, r1
 8000b8a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_ui2f>:
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e004      	b.n	8000ba0 <__aeabi_i2f+0x8>
 8000b96:	bf00      	nop

08000b98 <__aeabi_i2f>:
 8000b98:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	bf48      	it	mi
 8000b9e:	4240      	negmi	r0, r0
 8000ba0:	ea5f 0c00 	movs.w	ip, r0
 8000ba4:	bf08      	it	eq
 8000ba6:	4770      	bxeq	lr
 8000ba8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bac:	4601      	mov	r1, r0
 8000bae:	f04f 0000 	mov.w	r0, #0
 8000bb2:	e01c      	b.n	8000bee <__aeabi_l2f+0x2a>

08000bb4 <__aeabi_ul2f>:
 8000bb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bb8:	bf08      	it	eq
 8000bba:	4770      	bxeq	lr
 8000bbc:	f04f 0300 	mov.w	r3, #0
 8000bc0:	e00a      	b.n	8000bd8 <__aeabi_l2f+0x14>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_l2f>:
 8000bc4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc8:	bf08      	it	eq
 8000bca:	4770      	bxeq	lr
 8000bcc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bd0:	d502      	bpl.n	8000bd8 <__aeabi_l2f+0x14>
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	ea5f 0c01 	movs.w	ip, r1
 8000bdc:	bf02      	ittt	eq
 8000bde:	4684      	moveq	ip, r0
 8000be0:	4601      	moveq	r1, r0
 8000be2:	2000      	moveq	r0, #0
 8000be4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000be8:	bf08      	it	eq
 8000bea:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bee:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bf2:	fabc f28c 	clz	r2, ip
 8000bf6:	3a08      	subs	r2, #8
 8000bf8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bfc:	db10      	blt.n	8000c20 <__aeabi_l2f+0x5c>
 8000bfe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c02:	4463      	add	r3, ip
 8000c04:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c08:	f1c2 0220 	rsb	r2, r2, #32
 8000c0c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c10:	fa20 f202 	lsr.w	r2, r0, r2
 8000c14:	eb43 0002 	adc.w	r0, r3, r2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f102 0220 	add.w	r2, r2, #32
 8000c24:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c28:	f1c2 0220 	rsb	r2, r2, #32
 8000c2c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c30:	fa21 f202 	lsr.w	r2, r1, r2
 8000c34:	eb43 0002 	adc.w	r0, r3, r2
 8000c38:	bf08      	it	eq
 8000c3a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c3e:	4770      	bx	lr

08000c40 <__aeabi_fmul>:
 8000c40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c48:	bf1e      	ittt	ne
 8000c4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c4e:	ea92 0f0c 	teqne	r2, ip
 8000c52:	ea93 0f0c 	teqne	r3, ip
 8000c56:	d06f      	beq.n	8000d38 <__aeabi_fmul+0xf8>
 8000c58:	441a      	add	r2, r3
 8000c5a:	ea80 0c01 	eor.w	ip, r0, r1
 8000c5e:	0240      	lsls	r0, r0, #9
 8000c60:	bf18      	it	ne
 8000c62:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c66:	d01e      	beq.n	8000ca6 <__aeabi_fmul+0x66>
 8000c68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c6c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c70:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c74:	fba0 3101 	umull	r3, r1, r0, r1
 8000c78:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c7c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c80:	bf3e      	ittt	cc
 8000c82:	0049      	lslcc	r1, r1, #1
 8000c84:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c88:	005b      	lslcc	r3, r3, #1
 8000c8a:	ea40 0001 	orr.w	r0, r0, r1
 8000c8e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c92:	2afd      	cmp	r2, #253	; 0xfd
 8000c94:	d81d      	bhi.n	8000cd2 <__aeabi_fmul+0x92>
 8000c96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c9e:	bf08      	it	eq
 8000ca0:	f020 0001 	biceq.w	r0, r0, #1
 8000ca4:	4770      	bx	lr
 8000ca6:	f090 0f00 	teq	r0, #0
 8000caa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cae:	bf08      	it	eq
 8000cb0:	0249      	lsleq	r1, r1, #9
 8000cb2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cb6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cba:	3a7f      	subs	r2, #127	; 0x7f
 8000cbc:	bfc2      	ittt	gt
 8000cbe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cc2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cc6:	4770      	bxgt	lr
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	3a01      	subs	r2, #1
 8000cd2:	dc5d      	bgt.n	8000d90 <__aeabi_fmul+0x150>
 8000cd4:	f112 0f19 	cmn.w	r2, #25
 8000cd8:	bfdc      	itt	le
 8000cda:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000cde:	4770      	bxle	lr
 8000ce0:	f1c2 0200 	rsb	r2, r2, #0
 8000ce4:	0041      	lsls	r1, r0, #1
 8000ce6:	fa21 f102 	lsr.w	r1, r1, r2
 8000cea:	f1c2 0220 	rsb	r2, r2, #32
 8000cee:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cf6:	f140 0000 	adc.w	r0, r0, #0
 8000cfa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cfe:	bf08      	it	eq
 8000d00:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d04:	4770      	bx	lr
 8000d06:	f092 0f00 	teq	r2, #0
 8000d0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d0e:	bf02      	ittt	eq
 8000d10:	0040      	lsleq	r0, r0, #1
 8000d12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d16:	3a01      	subeq	r2, #1
 8000d18:	d0f9      	beq.n	8000d0e <__aeabi_fmul+0xce>
 8000d1a:	ea40 000c 	orr.w	r0, r0, ip
 8000d1e:	f093 0f00 	teq	r3, #0
 8000d22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d26:	bf02      	ittt	eq
 8000d28:	0049      	lsleq	r1, r1, #1
 8000d2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d2e:	3b01      	subeq	r3, #1
 8000d30:	d0f9      	beq.n	8000d26 <__aeabi_fmul+0xe6>
 8000d32:	ea41 010c 	orr.w	r1, r1, ip
 8000d36:	e78f      	b.n	8000c58 <__aeabi_fmul+0x18>
 8000d38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d3c:	ea92 0f0c 	teq	r2, ip
 8000d40:	bf18      	it	ne
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d00a      	beq.n	8000d5e <__aeabi_fmul+0x11e>
 8000d48:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d4c:	bf18      	it	ne
 8000d4e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d52:	d1d8      	bne.n	8000d06 <__aeabi_fmul+0xc6>
 8000d54:	ea80 0001 	eor.w	r0, r0, r1
 8000d58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d5c:	4770      	bx	lr
 8000d5e:	f090 0f00 	teq	r0, #0
 8000d62:	bf17      	itett	ne
 8000d64:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d68:	4608      	moveq	r0, r1
 8000d6a:	f091 0f00 	teqne	r1, #0
 8000d6e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d72:	d014      	beq.n	8000d9e <__aeabi_fmul+0x15e>
 8000d74:	ea92 0f0c 	teq	r2, ip
 8000d78:	d101      	bne.n	8000d7e <__aeabi_fmul+0x13e>
 8000d7a:	0242      	lsls	r2, r0, #9
 8000d7c:	d10f      	bne.n	8000d9e <__aeabi_fmul+0x15e>
 8000d7e:	ea93 0f0c 	teq	r3, ip
 8000d82:	d103      	bne.n	8000d8c <__aeabi_fmul+0x14c>
 8000d84:	024b      	lsls	r3, r1, #9
 8000d86:	bf18      	it	ne
 8000d88:	4608      	movne	r0, r1
 8000d8a:	d108      	bne.n	8000d9e <__aeabi_fmul+0x15e>
 8000d8c:	ea80 0001 	eor.w	r0, r0, r1
 8000d90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d9c:	4770      	bx	lr
 8000d9e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000da6:	4770      	bx	lr

08000da8 <__aeabi_fdiv>:
 8000da8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000db0:	bf1e      	ittt	ne
 8000db2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000db6:	ea92 0f0c 	teqne	r2, ip
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d069      	beq.n	8000e94 <__aeabi_fdiv+0xec>
 8000dc0:	eba2 0203 	sub.w	r2, r2, r3
 8000dc4:	ea80 0c01 	eor.w	ip, r0, r1
 8000dc8:	0249      	lsls	r1, r1, #9
 8000dca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dce:	d037      	beq.n	8000e40 <__aeabi_fdiv+0x98>
 8000dd0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dd4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000dd8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ddc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de0:	428b      	cmp	r3, r1
 8000de2:	bf38      	it	cc
 8000de4:	005b      	lslcc	r3, r3, #1
 8000de6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000dea:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000dee:	428b      	cmp	r3, r1
 8000df0:	bf24      	itt	cs
 8000df2:	1a5b      	subcs	r3, r3, r1
 8000df4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000df8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000dfc:	bf24      	itt	cs
 8000dfe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e02:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e06:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e0a:	bf24      	itt	cs
 8000e0c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e14:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e18:	bf24      	itt	cs
 8000e1a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e1e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e22:	011b      	lsls	r3, r3, #4
 8000e24:	bf18      	it	ne
 8000e26:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e2a:	d1e0      	bne.n	8000dee <__aeabi_fdiv+0x46>
 8000e2c:	2afd      	cmp	r2, #253	; 0xfd
 8000e2e:	f63f af50 	bhi.w	8000cd2 <__aeabi_fmul+0x92>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e38:	bf08      	it	eq
 8000e3a:	f020 0001 	biceq.w	r0, r0, #1
 8000e3e:	4770      	bx	lr
 8000e40:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e44:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e48:	327f      	adds	r2, #127	; 0x7f
 8000e4a:	bfc2      	ittt	gt
 8000e4c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e50:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e54:	4770      	bxgt	lr
 8000e56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e5a:	f04f 0300 	mov.w	r3, #0
 8000e5e:	3a01      	subs	r2, #1
 8000e60:	e737      	b.n	8000cd2 <__aeabi_fmul+0x92>
 8000e62:	f092 0f00 	teq	r2, #0
 8000e66:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0040      	lsleq	r0, r0, #1
 8000e6e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e72:	3a01      	subeq	r2, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fdiv+0xc2>
 8000e76:	ea40 000c 	orr.w	r0, r0, ip
 8000e7a:	f093 0f00 	teq	r3, #0
 8000e7e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e82:	bf02      	ittt	eq
 8000e84:	0049      	lsleq	r1, r1, #1
 8000e86:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e8a:	3b01      	subeq	r3, #1
 8000e8c:	d0f9      	beq.n	8000e82 <__aeabi_fdiv+0xda>
 8000e8e:	ea41 010c 	orr.w	r1, r1, ip
 8000e92:	e795      	b.n	8000dc0 <__aeabi_fdiv+0x18>
 8000e94:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e98:	ea92 0f0c 	teq	r2, ip
 8000e9c:	d108      	bne.n	8000eb0 <__aeabi_fdiv+0x108>
 8000e9e:	0242      	lsls	r2, r0, #9
 8000ea0:	f47f af7d 	bne.w	8000d9e <__aeabi_fmul+0x15e>
 8000ea4:	ea93 0f0c 	teq	r3, ip
 8000ea8:	f47f af70 	bne.w	8000d8c <__aeabi_fmul+0x14c>
 8000eac:	4608      	mov	r0, r1
 8000eae:	e776      	b.n	8000d9e <__aeabi_fmul+0x15e>
 8000eb0:	ea93 0f0c 	teq	r3, ip
 8000eb4:	d104      	bne.n	8000ec0 <__aeabi_fdiv+0x118>
 8000eb6:	024b      	lsls	r3, r1, #9
 8000eb8:	f43f af4c 	beq.w	8000d54 <__aeabi_fmul+0x114>
 8000ebc:	4608      	mov	r0, r1
 8000ebe:	e76e      	b.n	8000d9e <__aeabi_fmul+0x15e>
 8000ec0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec4:	bf18      	it	ne
 8000ec6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	d1ca      	bne.n	8000e62 <__aeabi_fdiv+0xba>
 8000ecc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ed0:	f47f af5c 	bne.w	8000d8c <__aeabi_fmul+0x14c>
 8000ed4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ed8:	f47f af3c 	bne.w	8000d54 <__aeabi_fmul+0x114>
 8000edc:	e75f      	b.n	8000d9e <__aeabi_fmul+0x15e>
 8000ede:	bf00      	nop

08000ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee2:	4b0e      	ldr	r3, [pc, #56]	; (8000f1c <HAL_InitTick+0x3c>)
{
 8000ee4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee6:	7818      	ldrb	r0, [r3, #0]
 8000ee8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eec:	fbb3 f3f0 	udiv	r3, r3, r0
 8000ef0:	4a0b      	ldr	r2, [pc, #44]	; (8000f20 <HAL_InitTick+0x40>)
 8000ef2:	6810      	ldr	r0, [r2, #0]
 8000ef4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ef8:	f000 faee 	bl	80014d8 <HAL_SYSTICK_Config>
 8000efc:	4604      	mov	r4, r0
 8000efe:	b958      	cbnz	r0, 8000f18 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f00:	2d0f      	cmp	r5, #15
 8000f02:	d809      	bhi.n	8000f18 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f04:	4602      	mov	r2, r0
 8000f06:	4629      	mov	r1, r5
 8000f08:	f04f 30ff 	mov.w	r0, #4294967295
 8000f0c:	f000 faa4 	bl	8001458 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f10:	4b04      	ldr	r3, [pc, #16]	; (8000f24 <HAL_InitTick+0x44>)
 8000f12:	4620      	mov	r0, r4
 8000f14:	601d      	str	r5, [r3, #0]
 8000f16:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f18:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f1a:	bd38      	pop	{r3, r4, r5, pc}
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000024 	.word	0x20000024
 8000f24:	20000004 	.word	0x20000004

08000f28 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f28:	4a07      	ldr	r2, [pc, #28]	; (8000f48 <HAL_Init+0x20>)
{
 8000f2a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f2c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f2e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f30:	f043 0310 	orr.w	r3, r3, #16
 8000f34:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f36:	f000 fa7d 	bl	8001434 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f7ff ffd0 	bl	8000ee0 <HAL_InitTick>
  HAL_MspInit();
 8000f40:	f002 ff06 	bl	8003d50 <HAL_MspInit>
}
 8000f44:	2000      	movs	r0, #0
 8000f46:	bd08      	pop	{r3, pc}
 8000f48:	40022000 	.word	0x40022000

08000f4c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f4c:	4a03      	ldr	r2, [pc, #12]	; (8000f5c <HAL_IncTick+0x10>)
 8000f4e:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <HAL_IncTick+0x14>)
 8000f50:	6811      	ldr	r1, [r2, #0]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	440b      	add	r3, r1
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000054 	.word	0x20000054
 8000f60:	20000000 	.word	0x20000000

08000f64 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f64:	4b01      	ldr	r3, [pc, #4]	; (8000f6c <HAL_GetTick+0x8>)
 8000f66:	6818      	ldr	r0, [r3, #0]
}
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	20000054 	.word	0x20000054

08000f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f70:	b538      	push	{r3, r4, r5, lr}
 8000f72:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f74:	f7ff fff6 	bl	8000f64 <HAL_GetTick>
 8000f78:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f7a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f7c:	bf1e      	ittt	ne
 8000f7e:	4b04      	ldrne	r3, [pc, #16]	; (8000f90 <HAL_Delay+0x20>)
 8000f80:	781b      	ldrbne	r3, [r3, #0]
 8000f82:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f84:	f7ff ffee 	bl	8000f64 <HAL_GetTick>
 8000f88:	1b40      	subs	r0, r0, r5
 8000f8a:	4284      	cmp	r4, r0
 8000f8c:	d8fa      	bhi.n	8000f84 <HAL_Delay+0x14>
  {
  }
}
 8000f8e:	bd38      	pop	{r3, r4, r5, pc}
 8000f90:	20000000 	.word	0x20000000

08000f94 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000f94:	6803      	ldr	r3, [r0, #0]
 8000f96:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000f98:	4770      	bx	lr
	...

08000f9c <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000f9c:	2300      	movs	r3, #0
{ 
 8000f9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000fa0:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fa2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d074      	beq.n	8001094 <HAL_ADC_ConfigChannel+0xf8>
 8000faa:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000fac:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000fae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000fb2:	2d06      	cmp	r5, #6
 8000fb4:	6802      	ldr	r2, [r0, #0]
 8000fb6:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000fba:	680c      	ldr	r4, [r1, #0]
 8000fbc:	d825      	bhi.n	800100a <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000fbe:	442b      	add	r3, r5
 8000fc0:	251f      	movs	r5, #31
 8000fc2:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000fc4:	3b05      	subs	r3, #5
 8000fc6:	409d      	lsls	r5, r3
 8000fc8:	ea26 0505 	bic.w	r5, r6, r5
 8000fcc:	fa04 f303 	lsl.w	r3, r4, r3
 8000fd0:	432b      	orrs	r3, r5
 8000fd2:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000fd4:	2c09      	cmp	r4, #9
 8000fd6:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000fda:	688d      	ldr	r5, [r1, #8]
 8000fdc:	d92f      	bls.n	800103e <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000fde:	2607      	movs	r6, #7
 8000fe0:	4423      	add	r3, r4
 8000fe2:	68d1      	ldr	r1, [r2, #12]
 8000fe4:	3b1e      	subs	r3, #30
 8000fe6:	409e      	lsls	r6, r3
 8000fe8:	ea21 0106 	bic.w	r1, r1, r6
 8000fec:	fa05 f303 	lsl.w	r3, r5, r3
 8000ff0:	430b      	orrs	r3, r1
 8000ff2:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ff4:	f1a4 0310 	sub.w	r3, r4, #16
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d92b      	bls.n	8001054 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ffc:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000ffe:	2200      	movs	r2, #0
 8001000:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8001004:	4618      	mov	r0, r3
 8001006:	b002      	add	sp, #8
 8001008:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800100a:	2d0c      	cmp	r5, #12
 800100c:	d80b      	bhi.n	8001026 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800100e:	442b      	add	r3, r5
 8001010:	251f      	movs	r5, #31
 8001012:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001014:	3b23      	subs	r3, #35	; 0x23
 8001016:	409d      	lsls	r5, r3
 8001018:	ea26 0505 	bic.w	r5, r6, r5
 800101c:	fa04 f303 	lsl.w	r3, r4, r3
 8001020:	432b      	orrs	r3, r5
 8001022:	6313      	str	r3, [r2, #48]	; 0x30
 8001024:	e7d6      	b.n	8000fd4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001026:	442b      	add	r3, r5
 8001028:	251f      	movs	r5, #31
 800102a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800102c:	3b41      	subs	r3, #65	; 0x41
 800102e:	409d      	lsls	r5, r3
 8001030:	ea26 0505 	bic.w	r5, r6, r5
 8001034:	fa04 f303 	lsl.w	r3, r4, r3
 8001038:	432b      	orrs	r3, r5
 800103a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800103c:	e7ca      	b.n	8000fd4 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800103e:	2607      	movs	r6, #7
 8001040:	6911      	ldr	r1, [r2, #16]
 8001042:	4423      	add	r3, r4
 8001044:	409e      	lsls	r6, r3
 8001046:	ea21 0106 	bic.w	r1, r1, r6
 800104a:	fa05 f303 	lsl.w	r3, r5, r3
 800104e:	430b      	orrs	r3, r1
 8001050:	6113      	str	r3, [r2, #16]
 8001052:	e7cf      	b.n	8000ff4 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8001054:	4b10      	ldr	r3, [pc, #64]	; (8001098 <HAL_ADC_ConfigChannel+0xfc>)
 8001056:	429a      	cmp	r2, r3
 8001058:	d116      	bne.n	8001088 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800105a:	6893      	ldr	r3, [r2, #8]
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	d4cd      	bmi.n	8000ffc <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001060:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001062:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001064:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001068:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800106a:	d1c7      	bne.n	8000ffc <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <HAL_ADC_ConfigChannel+0x100>)
 800106e:	4a0c      	ldr	r2, [pc, #48]	; (80010a0 <HAL_ADC_ConfigChannel+0x104>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	fbb3 f2f2 	udiv	r2, r3, r2
 8001076:	230a      	movs	r3, #10
 8001078:	4353      	muls	r3, r2
            wait_loop_index--;
 800107a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800107c:	9b01      	ldr	r3, [sp, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d0bc      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8001082:	9b01      	ldr	r3, [sp, #4]
 8001084:	3b01      	subs	r3, #1
 8001086:	e7f8      	b.n	800107a <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001088:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800108a:	f043 0320 	orr.w	r3, r3, #32
 800108e:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e7b4      	b.n	8000ffe <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001094:	2302      	movs	r3, #2
 8001096:	e7b5      	b.n	8001004 <HAL_ADC_ConfigChannel+0x68>
 8001098:	40012400 	.word	0x40012400
 800109c:	20000024 	.word	0x20000024
 80010a0:	000f4240 	.word	0x000f4240

080010a4 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80010a4:	2300      	movs	r3, #0
{
 80010a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80010a8:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010aa:	6803      	ldr	r3, [r0, #0]
{
 80010ac:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010ae:	689a      	ldr	r2, [r3, #8]
 80010b0:	07d2      	lsls	r2, r2, #31
 80010b2:	d502      	bpl.n	80010ba <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80010b4:	2000      	movs	r0, #0
}
 80010b6:	b002      	add	sp, #8
 80010b8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80010ba:	689a      	ldr	r2, [r3, #8]
 80010bc:	f042 0201 	orr.w	r2, r2, #1
 80010c0:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <ADC_Enable+0x68>)
 80010c4:	4a12      	ldr	r2, [pc, #72]	; (8001110 <ADC_Enable+0x6c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80010cc:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80010ce:	9b01      	ldr	r3, [sp, #4]
 80010d0:	b9c3      	cbnz	r3, 8001104 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80010d2:	f7ff ff47 	bl	8000f64 <HAL_GetTick>
 80010d6:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80010d8:	6823      	ldr	r3, [r4, #0]
 80010da:	689d      	ldr	r5, [r3, #8]
 80010dc:	f015 0501 	ands.w	r5, r5, #1
 80010e0:	d1e8      	bne.n	80010b4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010e2:	f7ff ff3f 	bl	8000f64 <HAL_GetTick>
 80010e6:	1b80      	subs	r0, r0, r6
 80010e8:	2802      	cmp	r0, #2
 80010ea:	d9f5      	bls.n	80010d8 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80010ee:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010f2:	f043 0310 	orr.w	r3, r3, #16
 80010f6:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80010fa:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001102:	e7d8      	b.n	80010b6 <ADC_Enable+0x12>
      wait_loop_index--;
 8001104:	9b01      	ldr	r3, [sp, #4]
 8001106:	3b01      	subs	r3, #1
 8001108:	e7e0      	b.n	80010cc <ADC_Enable+0x28>
 800110a:	bf00      	nop
 800110c:	20000024 	.word	0x20000024
 8001110:	000f4240 	.word	0x000f4240

08001114 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8001114:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001118:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800111a:	2b01      	cmp	r3, #1
{
 800111c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800111e:	d054      	beq.n	80011ca <HAL_ADC_Start+0xb6>
 8001120:	2301      	movs	r3, #1
 8001122:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8001126:	f7ff ffbd 	bl	80010a4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800112a:	2800      	cmp	r0, #0
 800112c:	d149      	bne.n	80011c2 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 800112e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001130:	4a27      	ldr	r2, [pc, #156]	; (80011d0 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8001132:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001136:	f023 0301 	bic.w	r3, r3, #1
 800113a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800113e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001140:	6823      	ldr	r3, [r4, #0]
 8001142:	4293      	cmp	r3, r2
 8001144:	d104      	bne.n	8001150 <HAL_ADC_Start+0x3c>
 8001146:	4923      	ldr	r1, [pc, #140]	; (80011d4 <HAL_ADC_Start+0xc0>)
 8001148:	684a      	ldr	r2, [r1, #4]
 800114a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800114e:	d12e      	bne.n	80011ae <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001150:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001152:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001156:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001158:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800115a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800115c:	bf41      	itttt	mi
 800115e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 8001160:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001164:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001168:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800116a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800116c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001170:	bf1c      	itt	ne
 8001172:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 8001174:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001178:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 800117a:	2200      	movs	r2, #0
 800117c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001180:	f06f 0202 	mvn.w	r2, #2
 8001184:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001186:	689a      	ldr	r2, [r3, #8]
 8001188:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800118c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001190:	d113      	bne.n	80011ba <HAL_ADC_Start+0xa6>
 8001192:	4a0f      	ldr	r2, [pc, #60]	; (80011d0 <HAL_ADC_Start+0xbc>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d105      	bne.n	80011a4 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001198:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800119c:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800119e:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80011a2:	d10a      	bne.n	80011ba <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80011a4:	689a      	ldr	r2, [r3, #8]
 80011a6:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011ae:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011b0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80011b4:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80011b6:	684a      	ldr	r2, [r1, #4]
 80011b8:	e7cf      	b.n	800115a <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80011c0:	e7f3      	b.n	80011aa <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 80011c2:	2300      	movs	r3, #0
 80011c4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80011c8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80011ca:	2002      	movs	r0, #2
}
 80011cc:	bd10      	pop	{r4, pc}
 80011ce:	bf00      	nop
 80011d0:	40012800 	.word	0x40012800
 80011d4:	40012400 	.word	0x40012400

080011d8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80011d8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011da:	6803      	ldr	r3, [r0, #0]
{
 80011dc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011de:	689a      	ldr	r2, [r3, #8]
 80011e0:	07d2      	lsls	r2, r2, #31
 80011e2:	d401      	bmi.n	80011e8 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80011e4:	2000      	movs	r0, #0
 80011e6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80011e8:	689a      	ldr	r2, [r3, #8]
 80011ea:	f022 0201 	bic.w	r2, r2, #1
 80011ee:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80011f0:	f7ff feb8 	bl	8000f64 <HAL_GetTick>
 80011f4:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	07db      	lsls	r3, r3, #31
 80011fc:	d5f2      	bpl.n	80011e4 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011fe:	f7ff feb1 	bl	8000f64 <HAL_GetTick>
 8001202:	1b40      	subs	r0, r0, r5
 8001204:	2802      	cmp	r0, #2
 8001206:	d9f6      	bls.n	80011f6 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001208:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800120c:	f043 0310 	orr.w	r3, r3, #16
 8001210:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001212:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	62e3      	str	r3, [r4, #44]	; 0x2c
 800121a:	bd38      	pop	{r3, r4, r5, pc}

0800121c <HAL_ADC_Init>:
{
 800121c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800121e:	4604      	mov	r4, r0
 8001220:	2800      	cmp	r0, #0
 8001222:	d071      	beq.n	8001308 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001224:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001226:	b923      	cbnz	r3, 8001232 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001228:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800122a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800122e:	f002 fdd5 	bl	8003ddc <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001232:	4620      	mov	r0, r4
 8001234:	f7ff ffd0 	bl	80011d8 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001238:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800123a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800123e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001240:	d164      	bne.n	800130c <HAL_ADC_Init+0xf0>
 8001242:	2800      	cmp	r0, #0
 8001244:	d162      	bne.n	800130c <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001246:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8001248:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800124c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800124e:	f023 0302 	bic.w	r3, r3, #2
 8001252:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001256:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001258:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800125a:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800125c:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800125e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001262:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001266:	d038      	beq.n	80012da <HAL_ADC_Init+0xbe>
 8001268:	2901      	cmp	r1, #1
 800126a:	bf14      	ite	ne
 800126c:	4606      	movne	r6, r0
 800126e:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001272:	6965      	ldr	r5, [r4, #20]
 8001274:	2d01      	cmp	r5, #1
 8001276:	d107      	bne.n	8001288 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001278:	2b00      	cmp	r3, #0
 800127a:	d130      	bne.n	80012de <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800127c:	69a3      	ldr	r3, [r4, #24]
 800127e:	3b01      	subs	r3, #1
 8001280:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001284:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8001288:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800128a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800128e:	685d      	ldr	r5, [r3, #4]
 8001290:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001294:	ea45 0506 	orr.w	r5, r5, r6
 8001298:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800129a:	689e      	ldr	r6, [r3, #8]
 800129c:	4d1d      	ldr	r5, [pc, #116]	; (8001314 <HAL_ADC_Init+0xf8>)
 800129e:	ea05 0506 	and.w	r5, r5, r6
 80012a2:	ea45 0502 	orr.w	r5, r5, r2
 80012a6:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012a8:	d001      	beq.n	80012ae <HAL_ADC_Init+0x92>
 80012aa:	2901      	cmp	r1, #1
 80012ac:	d120      	bne.n	80012f0 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80012ae:	6921      	ldr	r1, [r4, #16]
 80012b0:	3901      	subs	r1, #1
 80012b2:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80012b4:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80012b6:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80012ba:	4329      	orrs	r1, r5
 80012bc:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80012be:	6899      	ldr	r1, [r3, #8]
 80012c0:	4b15      	ldr	r3, [pc, #84]	; (8001318 <HAL_ADC_Init+0xfc>)
 80012c2:	400b      	ands	r3, r1
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d115      	bne.n	80012f4 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80012c8:	2300      	movs	r3, #0
 80012ca:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80012cc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012ce:	f023 0303 	bic.w	r3, r3, #3
 80012d2:	f043 0301 	orr.w	r3, r3, #1
 80012d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80012d8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80012da:	460e      	mov	r6, r1
 80012dc:	e7c9      	b.n	8001272 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012e0:	f043 0320 	orr.w	r3, r3, #32
 80012e4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012e6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80012ee:	e7cb      	b.n	8001288 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 80012f0:	2100      	movs	r1, #0
 80012f2:	e7df      	b.n	80012b4 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 80012f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80012f6:	f023 0312 	bic.w	r3, r3, #18
 80012fa:	f043 0310 	orr.w	r3, r3, #16
 80012fe:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001300:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001308:	2001      	movs	r0, #1
}
 800130a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800130c:	f043 0310 	orr.w	r3, r3, #16
 8001310:	62a3      	str	r3, [r4, #40]	; 0x28
 8001312:	e7f9      	b.n	8001308 <HAL_ADC_Init+0xec>
 8001314:	ffe1f7fd 	.word	0xffe1f7fd
 8001318:	ff1f0efe 	.word	0xff1f0efe

0800131c <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 800131c:	b570      	push	{r4, r5, r6, lr}
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
  uint32_t tickstart = 0U;
  uint32_t tmp_mcr = 0U;
  
  /* Check CAN handle */
  if(hcan == NULL)
 800131e:	4604      	mov	r4, r0
 8001320:	2800      	cmp	r0, #0
 8001322:	d069      	beq.n	80013f8 <HAL_CAN_Init+0xdc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 8001324:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001328:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800132c:	b91b      	cbnz	r3, 8001336 <HAL_CAN_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 800132e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8001332:	f002 fd83 	bl	8003e3c <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8001336:	2302      	movs	r3, #2
 8001338:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800133c:	6823      	ldr	r3, [r4, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	f022 0202 	bic.w	r2, r2, #2
 8001344:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	f042 0201 	orr.w	r2, r2, #1
 800134c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();   
 800134e:	f7ff fe09 	bl	8000f64 <HAL_GetTick>
 8001352:	4606      	mov	r6, r0
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001354:	6822      	ldr	r2, [r4, #0]
 8001356:	6855      	ldr	r5, [r2, #4]
 8001358:	f015 0501 	ands.w	r5, r5, #1
 800135c:	d04e      	beq.n	80013fc <HAL_CAN_Init+0xe0>
      return HAL_TIMEOUT;
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800135e:	6853      	ldr	r3, [r2, #4]
 8001360:	07d9      	lsls	r1, r3, #31
 8001362:	d546      	bpl.n	80013f2 <HAL_CAN_Init+0xd6>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001364:	69a3      	ldr	r3, [r4, #24]
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001366:	69e1      	ldr	r1, [r4, #28]
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
 8001368:	2b01      	cmp	r3, #1
 800136a:	bf0c      	ite	eq
 800136c:	2380      	moveq	r3, #128	; 0x80
 800136e:	2300      	movne	r3, #0
    if (hcan->Init.ABOM == ENABLE)
 8001370:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001372:	6a21      	ldr	r1, [r4, #32]
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 8001374:	bf0c      	ite	eq
 8001376:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
 800137a:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
    if (hcan->Init.AWUM == ENABLE)
 800137e:	2901      	cmp	r1, #1
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
    }
    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001380:	6a61      	ldr	r1, [r4, #36]	; 0x24
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 8001382:	bf0c      	ite	eq
 8001384:	f043 0320 	orreq.w	r3, r3, #32
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
 8001388:	f023 0320 	bicne.w	r3, r3, #32
    if (hcan->Init.NART == ENABLE)
 800138c:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 800138e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 8001390:	bf0c      	ite	eq
 8001392:	f043 0310 	orreq.w	r3, r3, #16
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
 8001396:	f023 0310 	bicne.w	r3, r3, #16
    if (hcan->Init.RFLM == ENABLE)
 800139a:	2901      	cmp	r1, #1
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
    }
    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 800139c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 800139e:	bf0c      	ite	eq
 80013a0:	f043 0308 	orreq.w	r3, r3, #8
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
 80013a4:	f023 0308 	bicne.w	r3, r3, #8
    if (hcan->Init.TXFP == ENABLE)
 80013a8:	2901      	cmp	r1, #1
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
    }
    
    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80013aa:	6811      	ldr	r1, [r2, #0]
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 80013ac:	bf0c      	ite	eq
 80013ae:	f043 0304 	orreq.w	r3, r3, #4
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
 80013b2:	f023 0304 	bicne.w	r3, r3, #4
    MODIFY_REG(hcan->Instance->MCR,
 80013b6:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
 80013ba:	430b      	orrs	r3, r1
 80013bc:	6013      	str	r3, [r2, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);
    
    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80013be:	68e1      	ldr	r1, [r4, #12]
 80013c0:	68a3      	ldr	r3, [r4, #8]
 80013c2:	430b      	orrs	r3, r1
 80013c4:	6921      	ldr	r1, [r4, #16]
 80013c6:	430b      	orrs	r3, r1
 80013c8:	6961      	ldr	r1, [r4, #20]
 80013ca:	430b      	orrs	r3, r1
 80013cc:	6861      	ldr	r1, [r4, #4]
 80013ce:	3901      	subs	r1, #1
 80013d0:	430b      	orrs	r3, r1
 80013d2:	61d3      	str	r3, [r2, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U)));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013d4:	6813      	ldr	r3, [r2, #0]
 80013d6:	f023 0301 	bic.w	r3, r3, #1
 80013da:	6013      	str	r3, [r2, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();   
 80013dc:	f7ff fdc2 	bl	8000f64 <HAL_GetTick>
 80013e0:	4605      	mov	r5, r0
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	685a      	ldr	r2, [r3, #4]
 80013e6:	07d2      	lsls	r2, r2, #31
 80013e8:	d413      	bmi.n	8001412 <HAL_CAN_Init+0xf6>
        return HAL_TIMEOUT;
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80013ea:	6858      	ldr	r0, [r3, #4]
 80013ec:	f010 0001 	ands.w	r0, r0, #1
 80013f0:	d01b      	beq.n	800142a <HAL_CAN_Init+0x10e>
    return HAL_OK;
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 80013f2:	2304      	movs	r3, #4
 80013f4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 80013f8:	2001      	movs	r0, #1
 80013fa:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80013fc:	f7ff fdb2 	bl	8000f64 <HAL_GetTick>
 8001400:	1b80      	subs	r0, r0, r6
 8001402:	280a      	cmp	r0, #10
 8001404:	d9a6      	bls.n	8001354 <HAL_CAN_Init+0x38>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001406:	2003      	movs	r0, #3
      __HAL_UNLOCK(hcan);
 8001408:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800140c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
      return HAL_TIMEOUT;
 8001410:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001412:	f7ff fda7 	bl	8000f64 <HAL_GetTick>
 8001416:	1b40      	subs	r0, r0, r5
 8001418:	280a      	cmp	r0, #10
 800141a:	d9e2      	bls.n	80013e2 <HAL_CAN_Init+0xc6>
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 800141c:	2003      	movs	r0, #3
        __HAL_UNLOCK(hcan);
 800141e:	2300      	movs	r3, #0
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001420:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        __HAL_UNLOCK(hcan);
 8001424:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001428:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_READY;
 800142a:	2301      	movs	r3, #1
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800142c:	6420      	str	r0, [r4, #64]	; 0x40
    hcan->State = HAL_CAN_STATE_READY;
 800142e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  }
}
 8001432:	bd70      	pop	{r4, r5, r6, pc}

08001434 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001434:	4a07      	ldr	r2, [pc, #28]	; (8001454 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001436:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001438:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800143a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800143e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001442:	041b      	lsls	r3, r3, #16
 8001444:	0c1b      	lsrs	r3, r3, #16
 8001446:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800144a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800144e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001450:	60d3      	str	r3, [r2, #12]
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001458:	4b17      	ldr	r3, [pc, #92]	; (80014b8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800145a:	b530      	push	{r4, r5, lr}
 800145c:	68dc      	ldr	r4, [r3, #12]
 800145e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001462:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001466:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001468:	2b04      	cmp	r3, #4
 800146a:	bf28      	it	cs
 800146c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800146e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001474:	bf98      	it	ls
 8001476:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001478:	fa05 f303 	lsl.w	r3, r5, r3
 800147c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001480:	bf88      	it	hi
 8001482:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001484:	4019      	ands	r1, r3
 8001486:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001488:	fa05 f404 	lsl.w	r4, r5, r4
 800148c:	3c01      	subs	r4, #1
 800148e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001490:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001492:	ea42 0201 	orr.w	r2, r2, r1
 8001496:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800149a:	bfaf      	iteee	ge
 800149c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a0:	4b06      	ldrlt	r3, [pc, #24]	; (80014bc <HAL_NVIC_SetPriority+0x64>)
 80014a2:	f000 000f 	andlt.w	r0, r0, #15
 80014a6:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a8:	bfa5      	ittet	ge
 80014aa:	b2d2      	uxtbge	r2, r2
 80014ac:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b0:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b2:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80014b6:	bd30      	pop	{r4, r5, pc}
 80014b8:	e000ed00 	.word	0xe000ed00
 80014bc:	e000ed14 	.word	0xe000ed14

080014c0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80014c0:	2301      	movs	r3, #1
 80014c2:	0942      	lsrs	r2, r0, #5
 80014c4:	f000 001f 	and.w	r0, r0, #31
 80014c8:	fa03 f000 	lsl.w	r0, r3, r0
 80014cc:	4b01      	ldr	r3, [pc, #4]	; (80014d4 <HAL_NVIC_EnableIRQ+0x14>)
 80014ce:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80014d2:	4770      	bx	lr
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014d8:	3801      	subs	r0, #1
 80014da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80014de:	d20a      	bcs.n	80014f6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e4:	4a06      	ldr	r2, [pc, #24]	; (8001500 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014e6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ec:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ee:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014f0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014f6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	e000e010 	.word	0xe000e010
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001504:	4b04      	ldr	r3, [pc, #16]	; (8001518 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001506:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	bf0c      	ite	eq
 800150c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001510:	f022 0204 	bicne.w	r2, r2, #4
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	4770      	bx	lr
 8001518:	e000e010 	.word	0xe000e010

0800151c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800151c:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800151e:	f002 f9ef 	bl	8003900 <HAL_SYSTICK_Callback>
 8001522:	bd08      	pop	{r3, pc}

08001524 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001524:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001526:	b350      	cbz	r0, 800157e <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001528:	2214      	movs	r2, #20
 800152a:	6801      	ldr	r1, [r0, #0]
 800152c:	4b15      	ldr	r3, [pc, #84]	; (8001584 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800152e:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001530:	440b      	add	r3, r1
 8001532:	fbb3 f3f2 	udiv	r3, r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800153a:	4b13      	ldr	r3, [pc, #76]	; (8001588 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 800153c:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800153e:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001540:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001542:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8001546:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001548:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800154a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800154e:	4323      	orrs	r3, r4
 8001550:	6904      	ldr	r4, [r0, #16]
 8001552:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001554:	6944      	ldr	r4, [r0, #20]
 8001556:	4323      	orrs	r3, r4
 8001558:	6984      	ldr	r4, [r0, #24]
 800155a:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800155c:	69c4      	ldr	r4, [r0, #28]
 800155e:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001560:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001562:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001564:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001566:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001568:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 800156c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800156e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001570:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001572:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001574:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001576:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 800157a:	4618      	mov	r0, r3
 800157c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800157e:	2001      	movs	r0, #1
}
 8001580:	bd10      	pop	{r4, pc}
 8001582:	bf00      	nop
 8001584:	bffdfff8 	.word	0xbffdfff8
 8001588:	40020000 	.word	0x40020000

0800158c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800158c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800158e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001592:	2c01      	cmp	r4, #1
 8001594:	d035      	beq.n	8001602 <HAL_DMA_Start_IT+0x76>
 8001596:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001598:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800159c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80015a0:	42a5      	cmp	r5, r4
 80015a2:	f04f 0600 	mov.w	r6, #0
 80015a6:	f04f 0402 	mov.w	r4, #2
 80015aa:	d128      	bne.n	80015fe <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80015ac:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80015b0:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015b2:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80015b4:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015b6:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80015b8:	f026 0601 	bic.w	r6, r6, #1
 80015bc:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015be:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80015c0:	40bd      	lsls	r5, r7
 80015c2:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80015c4:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80015c6:	6843      	ldr	r3, [r0, #4]
 80015c8:	6805      	ldr	r5, [r0, #0]
 80015ca:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80015cc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80015ce:	bf0b      	itete	eq
 80015d0:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80015d2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80015d4:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80015d6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80015d8:	b14b      	cbz	r3, 80015ee <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015da:	6823      	ldr	r3, [r4, #0]
 80015dc:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015e0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80015e2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80015e4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	602b      	str	r3, [r5, #0]
 80015ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	f023 0304 	bic.w	r3, r3, #4
 80015f4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80015f6:	6823      	ldr	r3, [r4, #0]
 80015f8:	f043 030a 	orr.w	r3, r3, #10
 80015fc:	e7f0      	b.n	80015e0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80015fe:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001602:	2002      	movs	r0, #2
}
 8001604:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001608 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001608:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800160c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800160e:	2b02      	cmp	r3, #2
 8001610:	d003      	beq.n	800161a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001612:	2304      	movs	r3, #4
 8001614:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001616:	2001      	movs	r0, #1
 8001618:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800161a:	6803      	ldr	r3, [r0, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	f022 020e 	bic.w	r2, r2, #14
 8001622:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	f022 0201 	bic.w	r2, r2, #1
 800162a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800162c:	4a18      	ldr	r2, [pc, #96]	; (8001690 <HAL_DMA_Abort_IT+0x88>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d01f      	beq.n	8001672 <HAL_DMA_Abort_IT+0x6a>
 8001632:	3214      	adds	r2, #20
 8001634:	4293      	cmp	r3, r2
 8001636:	d01e      	beq.n	8001676 <HAL_DMA_Abort_IT+0x6e>
 8001638:	3214      	adds	r2, #20
 800163a:	4293      	cmp	r3, r2
 800163c:	d01d      	beq.n	800167a <HAL_DMA_Abort_IT+0x72>
 800163e:	3214      	adds	r2, #20
 8001640:	4293      	cmp	r3, r2
 8001642:	d01d      	beq.n	8001680 <HAL_DMA_Abort_IT+0x78>
 8001644:	3214      	adds	r2, #20
 8001646:	4293      	cmp	r3, r2
 8001648:	d01d      	beq.n	8001686 <HAL_DMA_Abort_IT+0x7e>
 800164a:	3214      	adds	r2, #20
 800164c:	4293      	cmp	r3, r2
 800164e:	bf0c      	ite	eq
 8001650:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001654:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001658:	4a0e      	ldr	r2, [pc, #56]	; (8001694 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 800165a:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800165c:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800165e:	2301      	movs	r3, #1
 8001660:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001664:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001666:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800166a:	b17b      	cbz	r3, 800168c <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 800166c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800166e:	4620      	mov	r0, r4
 8001670:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001672:	2301      	movs	r3, #1
 8001674:	e7f0      	b.n	8001658 <HAL_DMA_Abort_IT+0x50>
 8001676:	2310      	movs	r3, #16
 8001678:	e7ee      	b.n	8001658 <HAL_DMA_Abort_IT+0x50>
 800167a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800167e:	e7eb      	b.n	8001658 <HAL_DMA_Abort_IT+0x50>
 8001680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001684:	e7e8      	b.n	8001658 <HAL_DMA_Abort_IT+0x50>
 8001686:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800168a:	e7e5      	b.n	8001658 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 800168c:	4618      	mov	r0, r3
}
 800168e:	bd10      	pop	{r4, pc}
 8001690:	40020008 	.word	0x40020008
 8001694:	40020000 	.word	0x40020000

08001698 <HAL_DMA_IRQHandler>:
{
 8001698:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800169a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800169c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800169e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80016a0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80016a2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80016a4:	4095      	lsls	r5, r2
 80016a6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80016a8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80016aa:	d032      	beq.n	8001712 <HAL_DMA_IRQHandler+0x7a>
 80016ac:	074d      	lsls	r5, r1, #29
 80016ae:	d530      	bpl.n	8001712 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016b4:	bf5e      	ittt	pl
 80016b6:	681a      	ldrpl	r2, [r3, #0]
 80016b8:	f022 0204 	bicpl.w	r2, r2, #4
 80016bc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80016be:	4a3e      	ldr	r2, [pc, #248]	; (80017b8 <HAL_DMA_IRQHandler+0x120>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d019      	beq.n	80016f8 <HAL_DMA_IRQHandler+0x60>
 80016c4:	3214      	adds	r2, #20
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d018      	beq.n	80016fc <HAL_DMA_IRQHandler+0x64>
 80016ca:	3214      	adds	r2, #20
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d017      	beq.n	8001700 <HAL_DMA_IRQHandler+0x68>
 80016d0:	3214      	adds	r2, #20
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d017      	beq.n	8001706 <HAL_DMA_IRQHandler+0x6e>
 80016d6:	3214      	adds	r2, #20
 80016d8:	4293      	cmp	r3, r2
 80016da:	d017      	beq.n	800170c <HAL_DMA_IRQHandler+0x74>
 80016dc:	3214      	adds	r2, #20
 80016de:	4293      	cmp	r3, r2
 80016e0:	bf0c      	ite	eq
 80016e2:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 80016e6:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 80016ea:	4a34      	ldr	r2, [pc, #208]	; (80017bc <HAL_DMA_IRQHandler+0x124>)
 80016ec:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80016ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d05e      	beq.n	80017b2 <HAL_DMA_IRQHandler+0x11a>
}
 80016f4:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80016f6:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80016f8:	2304      	movs	r3, #4
 80016fa:	e7f6      	b.n	80016ea <HAL_DMA_IRQHandler+0x52>
 80016fc:	2340      	movs	r3, #64	; 0x40
 80016fe:	e7f4      	b.n	80016ea <HAL_DMA_IRQHandler+0x52>
 8001700:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001704:	e7f1      	b.n	80016ea <HAL_DMA_IRQHandler+0x52>
 8001706:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800170a:	e7ee      	b.n	80016ea <HAL_DMA_IRQHandler+0x52>
 800170c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001710:	e7eb      	b.n	80016ea <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001712:	2502      	movs	r5, #2
 8001714:	4095      	lsls	r5, r2
 8001716:	4225      	tst	r5, r4
 8001718:	d035      	beq.n	8001786 <HAL_DMA_IRQHandler+0xee>
 800171a:	078d      	lsls	r5, r1, #30
 800171c:	d533      	bpl.n	8001786 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	0694      	lsls	r4, r2, #26
 8001722:	d406      	bmi.n	8001732 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	f022 020a 	bic.w	r2, r2, #10
 800172a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800172c:	2201      	movs	r2, #1
 800172e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001732:	4a21      	ldr	r2, [pc, #132]	; (80017b8 <HAL_DMA_IRQHandler+0x120>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d019      	beq.n	800176c <HAL_DMA_IRQHandler+0xd4>
 8001738:	3214      	adds	r2, #20
 800173a:	4293      	cmp	r3, r2
 800173c:	d018      	beq.n	8001770 <HAL_DMA_IRQHandler+0xd8>
 800173e:	3214      	adds	r2, #20
 8001740:	4293      	cmp	r3, r2
 8001742:	d017      	beq.n	8001774 <HAL_DMA_IRQHandler+0xdc>
 8001744:	3214      	adds	r2, #20
 8001746:	4293      	cmp	r3, r2
 8001748:	d017      	beq.n	800177a <HAL_DMA_IRQHandler+0xe2>
 800174a:	3214      	adds	r2, #20
 800174c:	4293      	cmp	r3, r2
 800174e:	d017      	beq.n	8001780 <HAL_DMA_IRQHandler+0xe8>
 8001750:	3214      	adds	r2, #20
 8001752:	4293      	cmp	r3, r2
 8001754:	bf0c      	ite	eq
 8001756:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800175a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800175e:	4a17      	ldr	r2, [pc, #92]	; (80017bc <HAL_DMA_IRQHandler+0x124>)
 8001760:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001762:	2300      	movs	r3, #0
 8001764:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001768:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800176a:	e7c1      	b.n	80016f0 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800176c:	2302      	movs	r3, #2
 800176e:	e7f6      	b.n	800175e <HAL_DMA_IRQHandler+0xc6>
 8001770:	2320      	movs	r3, #32
 8001772:	e7f4      	b.n	800175e <HAL_DMA_IRQHandler+0xc6>
 8001774:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001778:	e7f1      	b.n	800175e <HAL_DMA_IRQHandler+0xc6>
 800177a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800177e:	e7ee      	b.n	800175e <HAL_DMA_IRQHandler+0xc6>
 8001780:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001784:	e7eb      	b.n	800175e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001786:	2508      	movs	r5, #8
 8001788:	4095      	lsls	r5, r2
 800178a:	4225      	tst	r5, r4
 800178c:	d011      	beq.n	80017b2 <HAL_DMA_IRQHandler+0x11a>
 800178e:	0709      	lsls	r1, r1, #28
 8001790:	d50f      	bpl.n	80017b2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001792:	6819      	ldr	r1, [r3, #0]
 8001794:	f021 010e 	bic.w	r1, r1, #14
 8001798:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800179a:	2301      	movs	r3, #1
 800179c:	fa03 f202 	lsl.w	r2, r3, r2
 80017a0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017a2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80017a4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80017a8:	2300      	movs	r3, #0
 80017aa:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80017ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80017b0:	e79e      	b.n	80016f0 <HAL_DMA_IRQHandler+0x58>
}
 80017b2:	bc70      	pop	{r4, r5, r6}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	40020008 	.word	0x40020008
 80017bc:	40020000 	.word	0x40020000

080017c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80017c4:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80017c6:	4616      	mov	r6, r2
 80017c8:	4b65      	ldr	r3, [pc, #404]	; (8001960 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ca:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001970 <HAL_GPIO_Init+0x1b0>
 80017ce:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001974 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80017d2:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017d6:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80017d8:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017dc:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80017e0:	45a0      	cmp	r8, r4
 80017e2:	d17f      	bne.n	80018e4 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80017e4:	684d      	ldr	r5, [r1, #4]
 80017e6:	2d12      	cmp	r5, #18
 80017e8:	f000 80af 	beq.w	800194a <HAL_GPIO_Init+0x18a>
 80017ec:	f200 8088 	bhi.w	8001900 <HAL_GPIO_Init+0x140>
 80017f0:	2d02      	cmp	r5, #2
 80017f2:	f000 80a7 	beq.w	8001944 <HAL_GPIO_Init+0x184>
 80017f6:	d87c      	bhi.n	80018f2 <HAL_GPIO_Init+0x132>
 80017f8:	2d00      	cmp	r5, #0
 80017fa:	f000 808e 	beq.w	800191a <HAL_GPIO_Init+0x15a>
 80017fe:	2d01      	cmp	r5, #1
 8001800:	f000 809e 	beq.w	8001940 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001804:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001808:	2cff      	cmp	r4, #255	; 0xff
 800180a:	bf93      	iteet	ls
 800180c:	4682      	movls	sl, r0
 800180e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001812:	3d08      	subhi	r5, #8
 8001814:	f8d0 b000 	ldrls.w	fp, [r0]
 8001818:	bf92      	itee	ls
 800181a:	00b5      	lslls	r5, r6, #2
 800181c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001820:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001822:	fa09 f805 	lsl.w	r8, r9, r5
 8001826:	ea2b 0808 	bic.w	r8, fp, r8
 800182a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800182e:	bf88      	it	hi
 8001830:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001834:	ea48 0505 	orr.w	r5, r8, r5
 8001838:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800183c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001840:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001844:	d04e      	beq.n	80018e4 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001846:	4d47      	ldr	r5, [pc, #284]	; (8001964 <HAL_GPIO_Init+0x1a4>)
 8001848:	4f46      	ldr	r7, [pc, #280]	; (8001964 <HAL_GPIO_Init+0x1a4>)
 800184a:	69ad      	ldr	r5, [r5, #24]
 800184c:	f026 0803 	bic.w	r8, r6, #3
 8001850:	f045 0501 	orr.w	r5, r5, #1
 8001854:	61bd      	str	r5, [r7, #24]
 8001856:	69bd      	ldr	r5, [r7, #24]
 8001858:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800185c:	f005 0501 	and.w	r5, r5, #1
 8001860:	9501      	str	r5, [sp, #4]
 8001862:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001866:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800186a:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800186c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001870:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001874:	fa09 f90b 	lsl.w	r9, r9, fp
 8001878:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800187c:	4d3a      	ldr	r5, [pc, #232]	; (8001968 <HAL_GPIO_Init+0x1a8>)
 800187e:	42a8      	cmp	r0, r5
 8001880:	d068      	beq.n	8001954 <HAL_GPIO_Init+0x194>
 8001882:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001886:	42a8      	cmp	r0, r5
 8001888:	d066      	beq.n	8001958 <HAL_GPIO_Init+0x198>
 800188a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800188e:	42a8      	cmp	r0, r5
 8001890:	d064      	beq.n	800195c <HAL_GPIO_Init+0x19c>
 8001892:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001896:	42a8      	cmp	r0, r5
 8001898:	bf0c      	ite	eq
 800189a:	2503      	moveq	r5, #3
 800189c:	2504      	movne	r5, #4
 800189e:	fa05 f50b 	lsl.w	r5, r5, fp
 80018a2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80018a6:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018aa:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018ac:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80018b0:	bf14      	ite	ne
 80018b2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018b4:	43a5      	biceq	r5, r4
 80018b6:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018b8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018ba:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80018be:	bf14      	ite	ne
 80018c0:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018c2:	43a5      	biceq	r5, r4
 80018c4:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018c6:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018c8:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80018cc:	bf14      	ite	ne
 80018ce:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018d0:	43a5      	biceq	r5, r4
 80018d2:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018d4:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018d6:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80018da:	bf14      	ite	ne
 80018dc:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018de:	ea25 0404 	biceq.w	r4, r5, r4
 80018e2:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80018e4:	3601      	adds	r6, #1
 80018e6:	2e10      	cmp	r6, #16
 80018e8:	f47f af73 	bne.w	80017d2 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80018ec:	b003      	add	sp, #12
 80018ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80018f2:	2d03      	cmp	r5, #3
 80018f4:	d022      	beq.n	800193c <HAL_GPIO_Init+0x17c>
 80018f6:	2d11      	cmp	r5, #17
 80018f8:	d184      	bne.n	8001804 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018fa:	68ca      	ldr	r2, [r1, #12]
 80018fc:	3204      	adds	r2, #4
          break;
 80018fe:	e781      	b.n	8001804 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001900:	4f1a      	ldr	r7, [pc, #104]	; (800196c <HAL_GPIO_Init+0x1ac>)
 8001902:	42bd      	cmp	r5, r7
 8001904:	d009      	beq.n	800191a <HAL_GPIO_Init+0x15a>
 8001906:	d812      	bhi.n	800192e <HAL_GPIO_Init+0x16e>
 8001908:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001978 <HAL_GPIO_Init+0x1b8>
 800190c:	454d      	cmp	r5, r9
 800190e:	d004      	beq.n	800191a <HAL_GPIO_Init+0x15a>
 8001910:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001914:	454d      	cmp	r5, r9
 8001916:	f47f af75 	bne.w	8001804 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800191a:	688a      	ldr	r2, [r1, #8]
 800191c:	b1c2      	cbz	r2, 8001950 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800191e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001920:	bf0c      	ite	eq
 8001922:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001926:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800192a:	2208      	movs	r2, #8
 800192c:	e76a      	b.n	8001804 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800192e:	4575      	cmp	r5, lr
 8001930:	d0f3      	beq.n	800191a <HAL_GPIO_Init+0x15a>
 8001932:	4565      	cmp	r5, ip
 8001934:	d0f1      	beq.n	800191a <HAL_GPIO_Init+0x15a>
 8001936:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800197c <HAL_GPIO_Init+0x1bc>
 800193a:	e7eb      	b.n	8001914 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800193c:	2200      	movs	r2, #0
 800193e:	e761      	b.n	8001804 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001940:	68ca      	ldr	r2, [r1, #12]
          break;
 8001942:	e75f      	b.n	8001804 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001944:	68ca      	ldr	r2, [r1, #12]
 8001946:	3208      	adds	r2, #8
          break;
 8001948:	e75c      	b.n	8001804 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800194a:	68ca      	ldr	r2, [r1, #12]
 800194c:	320c      	adds	r2, #12
          break;
 800194e:	e759      	b.n	8001804 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001950:	2204      	movs	r2, #4
 8001952:	e757      	b.n	8001804 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001954:	2500      	movs	r5, #0
 8001956:	e7a2      	b.n	800189e <HAL_GPIO_Init+0xde>
 8001958:	2501      	movs	r5, #1
 800195a:	e7a0      	b.n	800189e <HAL_GPIO_Init+0xde>
 800195c:	2502      	movs	r5, #2
 800195e:	e79e      	b.n	800189e <HAL_GPIO_Init+0xde>
 8001960:	40010400 	.word	0x40010400
 8001964:	40021000 	.word	0x40021000
 8001968:	40010800 	.word	0x40010800
 800196c:	10210000 	.word	0x10210000
 8001970:	10310000 	.word	0x10310000
 8001974:	10320000 	.word	0x10320000
 8001978:	10110000 	.word	0x10110000
 800197c:	10220000 	.word	0x10220000

08001980 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001980:	b10a      	cbz	r2, 8001986 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001982:	6101      	str	r1, [r0, #16]
 8001984:	4770      	bx	lr
 8001986:	0409      	lsls	r1, r1, #16
 8001988:	e7fb      	b.n	8001982 <HAL_GPIO_WritePin+0x2>

0800198a <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800198a:	68c3      	ldr	r3, [r0, #12]
 800198c:	4059      	eors	r1, r3
 800198e:	60c1      	str	r1, [r0, #12]
 8001990:	4770      	bx	lr
	...

08001994 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001994:	b538      	push	{r3, r4, r5, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001996:	4604      	mov	r4, r0
 8001998:	b908      	cbnz	r0, 800199e <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 800199a:	2001      	movs	r0, #1
 800199c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800199e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019a2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019a6:	b91b      	cbnz	r3, 80019b0 <HAL_I2C_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019a8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019ac:	f002 fa7e 	bl	8003eac <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019b0:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019b2:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80019b8:	6813      	ldr	r3, [r2, #0]
 80019ba:	f023 0301 	bic.w	r3, r3, #1
 80019be:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019c0:	f000 fada 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80019c4:	6863      	ldr	r3, [r4, #4]
 80019c6:	4a2f      	ldr	r2, [pc, #188]	; (8001a84 <HAL_I2C_Init+0xf0>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d830      	bhi.n	8001a2e <HAL_I2C_Init+0x9a>
 80019cc:	4a2e      	ldr	r2, [pc, #184]	; (8001a88 <HAL_I2C_Init+0xf4>)
 80019ce:	4290      	cmp	r0, r2
 80019d0:	d9e3      	bls.n	800199a <HAL_I2C_Init+0x6>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80019d2:	4a2e      	ldr	r2, [pc, #184]	; (8001a8c <HAL_I2C_Init+0xf8>)

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80019d4:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80019d6:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 80019da:	604a      	str	r2, [r1, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019dc:	3201      	adds	r2, #1
 80019de:	620a      	str	r2, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80019e0:	4a28      	ldr	r2, [pc, #160]	; (8001a84 <HAL_I2C_Init+0xf0>)
 80019e2:	3801      	subs	r0, #1
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d832      	bhi.n	8001a4e <HAL_I2C_Init+0xba>
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80019ee:	1c43      	adds	r3, r0, #1
 80019f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019f4:	2b04      	cmp	r3, #4
 80019f6:	bf38      	it	cc
 80019f8:	2304      	movcc	r3, #4
 80019fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019fc:	6a22      	ldr	r2, [r4, #32]
 80019fe:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a00:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001a06:	68e2      	ldr	r2, [r4, #12]
 8001a08:	6923      	ldr	r3, [r4, #16]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001a0e:	69a2      	ldr	r2, [r4, #24]
 8001a10:	6963      	ldr	r3, [r4, #20]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001a16:	680b      	ldr	r3, [r1, #0]
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001a1e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a20:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a26:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a28:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001a2c:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a2e:	4a18      	ldr	r2, [pc, #96]	; (8001a90 <HAL_I2C_Init+0xfc>)
 8001a30:	4290      	cmp	r0, r2
 8001a32:	d9b2      	bls.n	800199a <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001a34:	4d15      	ldr	r5, [pc, #84]	; (8001a8c <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a36:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001a3a:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 8001a3e:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a40:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 8001a42:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a44:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8001a48:	fbb2 f2f5 	udiv	r2, r2, r5
 8001a4c:	e7c6      	b.n	80019dc <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a4e:	68a2      	ldr	r2, [r4, #8]
 8001a50:	b952      	cbnz	r2, 8001a68 <HAL_I2C_Init+0xd4>
 8001a52:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a56:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a5a:	1c43      	adds	r3, r0, #1
 8001a5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a60:	b16b      	cbz	r3, 8001a7e <HAL_I2C_Init+0xea>
 8001a62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a66:	e7c8      	b.n	80019fa <HAL_I2C_Init+0x66>
 8001a68:	2219      	movs	r2, #25
 8001a6a:	4353      	muls	r3, r2
 8001a6c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a70:	1c43      	adds	r3, r0, #1
 8001a72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a76:	b113      	cbz	r3, 8001a7e <HAL_I2C_Init+0xea>
 8001a78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a7c:	e7bd      	b.n	80019fa <HAL_I2C_Init+0x66>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e7bb      	b.n	80019fa <HAL_I2C_Init+0x66>
 8001a82:	bf00      	nop
 8001a84:	000186a0 	.word	0x000186a0
 8001a88:	001e847f 	.word	0x001e847f
 8001a8c:	000f4240 	.word	0x000f4240
 8001a90:	003d08ff 	.word	0x003d08ff

08001a94 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a94:	6803      	ldr	r3, [r0, #0]
{
 8001a96:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a9a:	07db      	lsls	r3, r3, #31
{
 8001a9c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a9e:	d410      	bmi.n	8001ac2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aa0:	682b      	ldr	r3, [r5, #0]
 8001aa2:	079f      	lsls	r7, r3, #30
 8001aa4:	d45e      	bmi.n	8001b64 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aa6:	682b      	ldr	r3, [r5, #0]
 8001aa8:	0719      	lsls	r1, r3, #28
 8001aaa:	f100 8095 	bmi.w	8001bd8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aae:	682b      	ldr	r3, [r5, #0]
 8001ab0:	075a      	lsls	r2, r3, #29
 8001ab2:	f100 80bf 	bmi.w	8001c34 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ab6:	69ea      	ldr	r2, [r5, #28]
 8001ab8:	2a00      	cmp	r2, #0
 8001aba:	f040 812d 	bne.w	8001d18 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001abe:	2000      	movs	r0, #0
 8001ac0:	e014      	b.n	8001aec <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ac2:	4c90      	ldr	r4, [pc, #576]	; (8001d04 <HAL_RCC_OscConfig+0x270>)
 8001ac4:	6863      	ldr	r3, [r4, #4]
 8001ac6:	f003 030c 	and.w	r3, r3, #12
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	d007      	beq.n	8001ade <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ace:	6863      	ldr	r3, [r4, #4]
 8001ad0:	f003 030c 	and.w	r3, r3, #12
 8001ad4:	2b08      	cmp	r3, #8
 8001ad6:	d10c      	bne.n	8001af2 <HAL_RCC_OscConfig+0x5e>
 8001ad8:	6863      	ldr	r3, [r4, #4]
 8001ada:	03de      	lsls	r6, r3, #15
 8001adc:	d509      	bpl.n	8001af2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ade:	6823      	ldr	r3, [r4, #0]
 8001ae0:	039c      	lsls	r4, r3, #14
 8001ae2:	d5dd      	bpl.n	8001aa0 <HAL_RCC_OscConfig+0xc>
 8001ae4:	686b      	ldr	r3, [r5, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1da      	bne.n	8001aa0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
}
 8001aec:	b002      	add	sp, #8
 8001aee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001af2:	686b      	ldr	r3, [r5, #4]
 8001af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001af8:	d110      	bne.n	8001b1c <HAL_RCC_OscConfig+0x88>
 8001afa:	6823      	ldr	r3, [r4, #0]
 8001afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b00:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b02:	f7ff fa2f 	bl	8000f64 <HAL_GetTick>
 8001b06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b08:	6823      	ldr	r3, [r4, #0]
 8001b0a:	0398      	lsls	r0, r3, #14
 8001b0c:	d4c8      	bmi.n	8001aa0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b0e:	f7ff fa29 	bl	8000f64 <HAL_GetTick>
 8001b12:	1b80      	subs	r0, r0, r6
 8001b14:	2864      	cmp	r0, #100	; 0x64
 8001b16:	d9f7      	bls.n	8001b08 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001b18:	2003      	movs	r0, #3
 8001b1a:	e7e7      	b.n	8001aec <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1c:	b99b      	cbnz	r3, 8001b46 <HAL_RCC_OscConfig+0xb2>
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b24:	6023      	str	r3, [r4, #0]
 8001b26:	6823      	ldr	r3, [r4, #0]
 8001b28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b2c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001b2e:	f7ff fa19 	bl	8000f64 <HAL_GetTick>
 8001b32:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b34:	6823      	ldr	r3, [r4, #0]
 8001b36:	0399      	lsls	r1, r3, #14
 8001b38:	d5b2      	bpl.n	8001aa0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b3a:	f7ff fa13 	bl	8000f64 <HAL_GetTick>
 8001b3e:	1b80      	subs	r0, r0, r6
 8001b40:	2864      	cmp	r0, #100	; 0x64
 8001b42:	d9f7      	bls.n	8001b34 <HAL_RCC_OscConfig+0xa0>
 8001b44:	e7e8      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b4a:	6823      	ldr	r3, [r4, #0]
 8001b4c:	d103      	bne.n	8001b56 <HAL_RCC_OscConfig+0xc2>
 8001b4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b52:	6023      	str	r3, [r4, #0]
 8001b54:	e7d1      	b.n	8001afa <HAL_RCC_OscConfig+0x66>
 8001b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b5a:	6023      	str	r3, [r4, #0]
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b62:	e7cd      	b.n	8001b00 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b64:	4c67      	ldr	r4, [pc, #412]	; (8001d04 <HAL_RCC_OscConfig+0x270>)
 8001b66:	6863      	ldr	r3, [r4, #4]
 8001b68:	f013 0f0c 	tst.w	r3, #12
 8001b6c:	d007      	beq.n	8001b7e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b6e:	6863      	ldr	r3, [r4, #4]
 8001b70:	f003 030c 	and.w	r3, r3, #12
 8001b74:	2b08      	cmp	r3, #8
 8001b76:	d110      	bne.n	8001b9a <HAL_RCC_OscConfig+0x106>
 8001b78:	6863      	ldr	r3, [r4, #4]
 8001b7a:	03da      	lsls	r2, r3, #15
 8001b7c:	d40d      	bmi.n	8001b9a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b7e:	6823      	ldr	r3, [r4, #0]
 8001b80:	079b      	lsls	r3, r3, #30
 8001b82:	d502      	bpl.n	8001b8a <HAL_RCC_OscConfig+0xf6>
 8001b84:	692b      	ldr	r3, [r5, #16]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d1af      	bne.n	8001aea <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8a:	6823      	ldr	r3, [r4, #0]
 8001b8c:	696a      	ldr	r2, [r5, #20]
 8001b8e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b92:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001b96:	6023      	str	r3, [r4, #0]
 8001b98:	e785      	b.n	8001aa6 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b9a:	692a      	ldr	r2, [r5, #16]
 8001b9c:	4b5a      	ldr	r3, [pc, #360]	; (8001d08 <HAL_RCC_OscConfig+0x274>)
 8001b9e:	b16a      	cbz	r2, 8001bbc <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ba4:	f7ff f9de 	bl	8000f64 <HAL_GetTick>
 8001ba8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001baa:	6823      	ldr	r3, [r4, #0]
 8001bac:	079f      	lsls	r7, r3, #30
 8001bae:	d4ec      	bmi.n	8001b8a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bb0:	f7ff f9d8 	bl	8000f64 <HAL_GetTick>
 8001bb4:	1b80      	subs	r0, r0, r6
 8001bb6:	2802      	cmp	r0, #2
 8001bb8:	d9f7      	bls.n	8001baa <HAL_RCC_OscConfig+0x116>
 8001bba:	e7ad      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001bbc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001bbe:	f7ff f9d1 	bl	8000f64 <HAL_GetTick>
 8001bc2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc4:	6823      	ldr	r3, [r4, #0]
 8001bc6:	0798      	lsls	r0, r3, #30
 8001bc8:	f57f af6d 	bpl.w	8001aa6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bcc:	f7ff f9ca 	bl	8000f64 <HAL_GetTick>
 8001bd0:	1b80      	subs	r0, r0, r6
 8001bd2:	2802      	cmp	r0, #2
 8001bd4:	d9f6      	bls.n	8001bc4 <HAL_RCC_OscConfig+0x130>
 8001bd6:	e79f      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bd8:	69aa      	ldr	r2, [r5, #24]
 8001bda:	4c4a      	ldr	r4, [pc, #296]	; (8001d04 <HAL_RCC_OscConfig+0x270>)
 8001bdc:	4b4b      	ldr	r3, [pc, #300]	; (8001d0c <HAL_RCC_OscConfig+0x278>)
 8001bde:	b1da      	cbz	r2, 8001c18 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001be0:	2201      	movs	r2, #1
 8001be2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001be4:	f7ff f9be 	bl	8000f64 <HAL_GetTick>
 8001be8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bec:	079b      	lsls	r3, r3, #30
 8001bee:	d50d      	bpl.n	8001c0c <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bf0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001bf4:	4b46      	ldr	r3, [pc, #280]	; (8001d10 <HAL_RCC_OscConfig+0x27c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001bfc:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001bfe:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001c00:	9b01      	ldr	r3, [sp, #4]
 8001c02:	1e5a      	subs	r2, r3, #1
 8001c04:	9201      	str	r2, [sp, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f9      	bne.n	8001bfe <HAL_RCC_OscConfig+0x16a>
 8001c0a:	e750      	b.n	8001aae <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c0c:	f7ff f9aa 	bl	8000f64 <HAL_GetTick>
 8001c10:	1b80      	subs	r0, r0, r6
 8001c12:	2802      	cmp	r0, #2
 8001c14:	d9e9      	bls.n	8001bea <HAL_RCC_OscConfig+0x156>
 8001c16:	e77f      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001c18:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c1a:	f7ff f9a3 	bl	8000f64 <HAL_GetTick>
 8001c1e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c22:	079f      	lsls	r7, r3, #30
 8001c24:	f57f af43 	bpl.w	8001aae <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c28:	f7ff f99c 	bl	8000f64 <HAL_GetTick>
 8001c2c:	1b80      	subs	r0, r0, r6
 8001c2e:	2802      	cmp	r0, #2
 8001c30:	d9f6      	bls.n	8001c20 <HAL_RCC_OscConfig+0x18c>
 8001c32:	e771      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c34:	4c33      	ldr	r4, [pc, #204]	; (8001d04 <HAL_RCC_OscConfig+0x270>)
 8001c36:	69e3      	ldr	r3, [r4, #28]
 8001c38:	00d8      	lsls	r0, r3, #3
 8001c3a:	d424      	bmi.n	8001c86 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001c3c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	69e3      	ldr	r3, [r4, #28]
 8001c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c44:	61e3      	str	r3, [r4, #28]
 8001c46:	69e3      	ldr	r3, [r4, #28]
 8001c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	9300      	str	r3, [sp, #0]
 8001c4e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c50:	4e30      	ldr	r6, [pc, #192]	; (8001d14 <HAL_RCC_OscConfig+0x280>)
 8001c52:	6833      	ldr	r3, [r6, #0]
 8001c54:	05d9      	lsls	r1, r3, #23
 8001c56:	d518      	bpl.n	8001c8a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c58:	68eb      	ldr	r3, [r5, #12]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d126      	bne.n	8001cac <HAL_RCC_OscConfig+0x218>
 8001c5e:	6a23      	ldr	r3, [r4, #32]
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001c66:	f7ff f97d 	bl	8000f64 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001c6e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c70:	6a23      	ldr	r3, [r4, #32]
 8001c72:	079b      	lsls	r3, r3, #30
 8001c74:	d53f      	bpl.n	8001cf6 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001c76:	2f00      	cmp	r7, #0
 8001c78:	f43f af1d 	beq.w	8001ab6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c7c:	69e3      	ldr	r3, [r4, #28]
 8001c7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c82:	61e3      	str	r3, [r4, #28]
 8001c84:	e717      	b.n	8001ab6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001c86:	2700      	movs	r7, #0
 8001c88:	e7e2      	b.n	8001c50 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c8a:	6833      	ldr	r3, [r6, #0]
 8001c8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c90:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001c92:	f7ff f967 	bl	8000f64 <HAL_GetTick>
 8001c96:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c98:	6833      	ldr	r3, [r6, #0]
 8001c9a:	05da      	lsls	r2, r3, #23
 8001c9c:	d4dc      	bmi.n	8001c58 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c9e:	f7ff f961 	bl	8000f64 <HAL_GetTick>
 8001ca2:	eba0 0008 	sub.w	r0, r0, r8
 8001ca6:	2864      	cmp	r0, #100	; 0x64
 8001ca8:	d9f6      	bls.n	8001c98 <HAL_RCC_OscConfig+0x204>
 8001caa:	e735      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cac:	b9ab      	cbnz	r3, 8001cda <HAL_RCC_OscConfig+0x246>
 8001cae:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cb0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb4:	f023 0301 	bic.w	r3, r3, #1
 8001cb8:	6223      	str	r3, [r4, #32]
 8001cba:	6a23      	ldr	r3, [r4, #32]
 8001cbc:	f023 0304 	bic.w	r3, r3, #4
 8001cc0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001cc2:	f7ff f94f 	bl	8000f64 <HAL_GetTick>
 8001cc6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc8:	6a23      	ldr	r3, [r4, #32]
 8001cca:	0798      	lsls	r0, r3, #30
 8001ccc:	d5d3      	bpl.n	8001c76 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cce:	f7ff f949 	bl	8000f64 <HAL_GetTick>
 8001cd2:	1b80      	subs	r0, r0, r6
 8001cd4:	4540      	cmp	r0, r8
 8001cd6:	d9f7      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x234>
 8001cd8:	e71e      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cda:	2b05      	cmp	r3, #5
 8001cdc:	6a23      	ldr	r3, [r4, #32]
 8001cde:	d103      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x254>
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6223      	str	r3, [r4, #32]
 8001ce6:	e7ba      	b.n	8001c5e <HAL_RCC_OscConfig+0x1ca>
 8001ce8:	f023 0301 	bic.w	r3, r3, #1
 8001cec:	6223      	str	r3, [r4, #32]
 8001cee:	6a23      	ldr	r3, [r4, #32]
 8001cf0:	f023 0304 	bic.w	r3, r3, #4
 8001cf4:	e7b6      	b.n	8001c64 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf6:	f7ff f935 	bl	8000f64 <HAL_GetTick>
 8001cfa:	eba0 0008 	sub.w	r0, r0, r8
 8001cfe:	42b0      	cmp	r0, r6
 8001d00:	d9b6      	bls.n	8001c70 <HAL_RCC_OscConfig+0x1dc>
 8001d02:	e709      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
 8001d04:	40021000 	.word	0x40021000
 8001d08:	42420000 	.word	0x42420000
 8001d0c:	42420480 	.word	0x42420480
 8001d10:	20000024 	.word	0x20000024
 8001d14:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d18:	4c22      	ldr	r4, [pc, #136]	; (8001da4 <HAL_RCC_OscConfig+0x310>)
 8001d1a:	6863      	ldr	r3, [r4, #4]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
 8001d20:	2b08      	cmp	r3, #8
 8001d22:	f43f aee2 	beq.w	8001aea <HAL_RCC_OscConfig+0x56>
 8001d26:	2300      	movs	r3, #0
 8001d28:	4e1f      	ldr	r6, [pc, #124]	; (8001da8 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d2a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001d2c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d2e:	d12b      	bne.n	8001d88 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001d30:	f7ff f918 	bl	8000f64 <HAL_GetTick>
 8001d34:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	0199      	lsls	r1, r3, #6
 8001d3a:	d41f      	bmi.n	8001d7c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d3c:	6a2b      	ldr	r3, [r5, #32]
 8001d3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d42:	d105      	bne.n	8001d50 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d44:	6862      	ldr	r2, [r4, #4]
 8001d46:	68a9      	ldr	r1, [r5, #8]
 8001d48:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d50:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001d52:	6862      	ldr	r2, [r4, #4]
 8001d54:	430b      	orrs	r3, r1
 8001d56:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d5e:	2301      	movs	r3, #1
 8001d60:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001d62:	f7ff f8ff 	bl	8000f64 <HAL_GetTick>
 8001d66:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d68:	6823      	ldr	r3, [r4, #0]
 8001d6a:	019a      	lsls	r2, r3, #6
 8001d6c:	f53f aea7 	bmi.w	8001abe <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d70:	f7ff f8f8 	bl	8000f64 <HAL_GetTick>
 8001d74:	1b40      	subs	r0, r0, r5
 8001d76:	2802      	cmp	r0, #2
 8001d78:	d9f6      	bls.n	8001d68 <HAL_RCC_OscConfig+0x2d4>
 8001d7a:	e6cd      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d7c:	f7ff f8f2 	bl	8000f64 <HAL_GetTick>
 8001d80:	1bc0      	subs	r0, r0, r7
 8001d82:	2802      	cmp	r0, #2
 8001d84:	d9d7      	bls.n	8001d36 <HAL_RCC_OscConfig+0x2a2>
 8001d86:	e6c7      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001d88:	f7ff f8ec 	bl	8000f64 <HAL_GetTick>
 8001d8c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d8e:	6823      	ldr	r3, [r4, #0]
 8001d90:	019b      	lsls	r3, r3, #6
 8001d92:	f57f ae94 	bpl.w	8001abe <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d96:	f7ff f8e5 	bl	8000f64 <HAL_GetTick>
 8001d9a:	1b40      	subs	r0, r0, r5
 8001d9c:	2802      	cmp	r0, #2
 8001d9e:	d9f6      	bls.n	8001d8e <HAL_RCC_OscConfig+0x2fa>
 8001da0:	e6ba      	b.n	8001b18 <HAL_RCC_OscConfig+0x84>
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000
 8001da8:	42420060 	.word	0x42420060

08001dac <HAL_RCC_GetSysClockFreq>:
{
 8001dac:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001dae:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001db0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001db2:	ac02      	add	r4, sp, #8
 8001db4:	f103 0510 	add.w	r5, r3, #16
 8001db8:	4622      	mov	r2, r4
 8001dba:	6818      	ldr	r0, [r3, #0]
 8001dbc:	6859      	ldr	r1, [r3, #4]
 8001dbe:	3308      	adds	r3, #8
 8001dc0:	c203      	stmia	r2!, {r0, r1}
 8001dc2:	42ab      	cmp	r3, r5
 8001dc4:	4614      	mov	r4, r2
 8001dc6:	d1f7      	bne.n	8001db8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dc8:	2301      	movs	r3, #1
 8001dca:	f88d 3004 	strb.w	r3, [sp, #4]
 8001dce:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001dd0:	4911      	ldr	r1, [pc, #68]	; (8001e18 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001dd2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001dd6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001dd8:	f003 020c 	and.w	r2, r3, #12
 8001ddc:	2a08      	cmp	r2, #8
 8001dde:	d117      	bne.n	8001e10 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001de0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001de4:	a806      	add	r0, sp, #24
 8001de6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001de8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dea:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dee:	d50c      	bpl.n	8001e0a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001df0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001df2:	480a      	ldr	r0, [pc, #40]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001df4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001df8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dfa:	aa06      	add	r2, sp, #24
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e02:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001e06:	b007      	add	sp, #28
 8001e08:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e0a:	4805      	ldr	r0, [pc, #20]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x74>)
 8001e0c:	4350      	muls	r0, r2
 8001e0e:	e7fa      	b.n	8001e06 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001e10:	4802      	ldr	r0, [pc, #8]	; (8001e1c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001e12:	e7f8      	b.n	8001e06 <HAL_RCC_GetSysClockFreq+0x5a>
 8001e14:	08004468 	.word	0x08004468
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	007a1200 	.word	0x007a1200
 8001e20:	003d0900 	.word	0x003d0900

08001e24 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e24:	4a4d      	ldr	r2, [pc, #308]	; (8001f5c <HAL_RCC_ClockConfig+0x138>)
{
 8001e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e2a:	6813      	ldr	r3, [r2, #0]
{
 8001e2c:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	428b      	cmp	r3, r1
{
 8001e34:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e36:	d328      	bcc.n	8001e8a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e38:	682a      	ldr	r2, [r5, #0]
 8001e3a:	0791      	lsls	r1, r2, #30
 8001e3c:	d432      	bmi.n	8001ea4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e3e:	07d2      	lsls	r2, r2, #31
 8001e40:	d438      	bmi.n	8001eb4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001e42:	4a46      	ldr	r2, [pc, #280]	; (8001f5c <HAL_RCC_ClockConfig+0x138>)
 8001e44:	6813      	ldr	r3, [r2, #0]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	429e      	cmp	r6, r3
 8001e4c:	d373      	bcc.n	8001f36 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e4e:	682a      	ldr	r2, [r5, #0]
 8001e50:	4c43      	ldr	r4, [pc, #268]	; (8001f60 <HAL_RCC_ClockConfig+0x13c>)
 8001e52:	f012 0f04 	tst.w	r2, #4
 8001e56:	d179      	bne.n	8001f4c <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e58:	0713      	lsls	r3, r2, #28
 8001e5a:	d506      	bpl.n	8001e6a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e5c:	6863      	ldr	r3, [r4, #4]
 8001e5e:	692a      	ldr	r2, [r5, #16]
 8001e60:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001e64:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e68:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e6a:	f7ff ff9f 	bl	8001dac <HAL_RCC_GetSysClockFreq>
 8001e6e:	6863      	ldr	r3, [r4, #4]
 8001e70:	4a3c      	ldr	r2, [pc, #240]	; (8001f64 <HAL_RCC_ClockConfig+0x140>)
 8001e72:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e76:	5cd3      	ldrb	r3, [r2, r3]
 8001e78:	40d8      	lsrs	r0, r3
 8001e7a:	4b3b      	ldr	r3, [pc, #236]	; (8001f68 <HAL_RCC_ClockConfig+0x144>)
 8001e7c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e7e:	2000      	movs	r0, #0
 8001e80:	f7ff f82e 	bl	8000ee0 <HAL_InitTick>
  return HAL_OK;
 8001e84:	2000      	movs	r0, #0
}
 8001e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8a:	6813      	ldr	r3, [r2, #0]
 8001e8c:	f023 0307 	bic.w	r3, r3, #7
 8001e90:	430b      	orrs	r3, r1
 8001e92:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e94:	6813      	ldr	r3, [r2, #0]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	4299      	cmp	r1, r3
 8001e9c:	d0cc      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001e9e:	2001      	movs	r0, #1
 8001ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea4:	492e      	ldr	r1, [pc, #184]	; (8001f60 <HAL_RCC_ClockConfig+0x13c>)
 8001ea6:	68a8      	ldr	r0, [r5, #8]
 8001ea8:	684b      	ldr	r3, [r1, #4]
 8001eaa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001eae:	4303      	orrs	r3, r0
 8001eb0:	604b      	str	r3, [r1, #4]
 8001eb2:	e7c4      	b.n	8001e3e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eb4:	686a      	ldr	r2, [r5, #4]
 8001eb6:	4c2a      	ldr	r4, [pc, #168]	; (8001f60 <HAL_RCC_ClockConfig+0x13c>)
 8001eb8:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eba:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ebc:	d11c      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ebe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec2:	d0ec      	beq.n	8001e9e <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ec4:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eca:	f023 0303 	bic.w	r3, r3, #3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001ed2:	f7ff f847 	bl	8000f64 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed6:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001ed8:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d114      	bne.n	8001f08 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ede:	6863      	ldr	r3, [r4, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b04      	cmp	r3, #4
 8001ee6:	d0ac      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee8:	f7ff f83c 	bl	8000f64 <HAL_GetTick>
 8001eec:	1bc0      	subs	r0, r0, r7
 8001eee:	4540      	cmp	r0, r8
 8001ef0:	d9f5      	bls.n	8001ede <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ef8:	2a02      	cmp	r2, #2
 8001efa:	d102      	bne.n	8001f02 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f00:	e7df      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f02:	f013 0f02 	tst.w	r3, #2
 8001f06:	e7dc      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d10f      	bne.n	8001f2c <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f0c:	6863      	ldr	r3, [r4, #4]
 8001f0e:	f003 030c 	and.w	r3, r3, #12
 8001f12:	2b08      	cmp	r3, #8
 8001f14:	d095      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f16:	f7ff f825 	bl	8000f64 <HAL_GetTick>
 8001f1a:	1bc0      	subs	r0, r0, r7
 8001f1c:	4540      	cmp	r0, r8
 8001f1e:	d9f5      	bls.n	8001f0c <HAL_RCC_ClockConfig+0xe8>
 8001f20:	e7e7      	b.n	8001ef2 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f22:	f7ff f81f 	bl	8000f64 <HAL_GetTick>
 8001f26:	1bc0      	subs	r0, r0, r7
 8001f28:	4540      	cmp	r0, r8
 8001f2a:	d8e2      	bhi.n	8001ef2 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f2c:	6863      	ldr	r3, [r4, #4]
 8001f2e:	f013 0f0c 	tst.w	r3, #12
 8001f32:	d1f6      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xfe>
 8001f34:	e785      	b.n	8001e42 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f36:	6813      	ldr	r3, [r2, #0]
 8001f38:	f023 0307 	bic.w	r3, r3, #7
 8001f3c:	4333      	orrs	r3, r6
 8001f3e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f40:	6813      	ldr	r3, [r2, #0]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	429e      	cmp	r6, r3
 8001f48:	d1a9      	bne.n	8001e9e <HAL_RCC_ClockConfig+0x7a>
 8001f4a:	e780      	b.n	8001e4e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f4c:	6863      	ldr	r3, [r4, #4]
 8001f4e:	68e9      	ldr	r1, [r5, #12]
 8001f50:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f54:	430b      	orrs	r3, r1
 8001f56:	6063      	str	r3, [r4, #4]
 8001f58:	e77e      	b.n	8001e58 <HAL_RCC_ClockConfig+0x34>
 8001f5a:	bf00      	nop
 8001f5c:	40022000 	.word	0x40022000
 8001f60:	40021000 	.word	0x40021000
 8001f64:	080044c3 	.word	0x080044c3
 8001f68:	20000024 	.word	0x20000024

08001f6c <HAL_RCC_GetHCLKFreq>:
}
 8001f6c:	4b01      	ldr	r3, [pc, #4]	; (8001f74 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f6e:	6818      	ldr	r0, [r3, #0]
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	20000024 	.word	0x20000024

08001f78 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f78:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f7a:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001f82:	5cd3      	ldrb	r3, [r2, r3]
 8001f84:	4a03      	ldr	r2, [pc, #12]	; (8001f94 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f86:	6810      	ldr	r0, [r2, #0]
}    
 8001f88:	40d8      	lsrs	r0, r3
 8001f8a:	4770      	bx	lr
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	080044d3 	.word	0x080044d3
 8001f94:	20000024 	.word	0x20000024

08001f98 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f98:	4b04      	ldr	r3, [pc, #16]	; (8001fac <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f9a:	4a05      	ldr	r2, [pc, #20]	; (8001fb0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	4a03      	ldr	r2, [pc, #12]	; (8001fb4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001fa6:	6810      	ldr	r0, [r2, #0]
} 
 8001fa8:	40d8      	lsrs	r0, r3
 8001faa:	4770      	bx	lr
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	080044d3 	.word	0x080044d3
 8001fb4:	20000024 	.word	0x20000024

08001fb8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fb8:	6803      	ldr	r3, [r0, #0]
{
 8001fba:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fbe:	07d9      	lsls	r1, r3, #31
{
 8001fc0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fc2:	d520      	bpl.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fc4:	4c35      	ldr	r4, [pc, #212]	; (800209c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001fc6:	69e3      	ldr	r3, [r4, #28]
 8001fc8:	00da      	lsls	r2, r3, #3
 8001fca:	d432      	bmi.n	8002032 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001fcc:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fce:	69e3      	ldr	r3, [r4, #28]
 8001fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd4:	61e3      	str	r3, [r4, #28]
 8001fd6:	69e3      	ldr	r3, [r4, #28]
 8001fd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fdc:	9301      	str	r3, [sp, #4]
 8001fde:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe0:	4e2f      	ldr	r6, [pc, #188]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001fe2:	6833      	ldr	r3, [r6, #0]
 8001fe4:	05db      	lsls	r3, r3, #23
 8001fe6:	d526      	bpl.n	8002036 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fe8:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fea:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001fee:	d136      	bne.n	800205e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001ff0:	6a23      	ldr	r3, [r4, #32]
 8001ff2:	686a      	ldr	r2, [r5, #4]
 8001ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ffc:	b11f      	cbz	r7, 8002006 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ffe:	69e3      	ldr	r3, [r4, #28]
 8002000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002004:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002006:	6828      	ldr	r0, [r5, #0]
 8002008:	0783      	lsls	r3, r0, #30
 800200a:	d506      	bpl.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800200c:	4a23      	ldr	r2, [pc, #140]	; (800209c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800200e:	68a9      	ldr	r1, [r5, #8]
 8002010:	6853      	ldr	r3, [r2, #4]
 8002012:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002016:	430b      	orrs	r3, r1
 8002018:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800201a:	f010 0010 	ands.w	r0, r0, #16
 800201e:	d01b      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002020:	4a1e      	ldr	r2, [pc, #120]	; (800209c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002022:	68e9      	ldr	r1, [r5, #12]
 8002024:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002026:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002028:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800202c:	430b      	orrs	r3, r1
 800202e:	6053      	str	r3, [r2, #4]
 8002030:	e012      	b.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8002032:	2700      	movs	r7, #0
 8002034:	e7d4      	b.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002036:	6833      	ldr	r3, [r6, #0]
 8002038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800203c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800203e:	f7fe ff91 	bl	8000f64 <HAL_GetTick>
 8002042:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002044:	6833      	ldr	r3, [r6, #0]
 8002046:	05d8      	lsls	r0, r3, #23
 8002048:	d4ce      	bmi.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800204a:	f7fe ff8b 	bl	8000f64 <HAL_GetTick>
 800204e:	eba0 0008 	sub.w	r0, r0, r8
 8002052:	2864      	cmp	r0, #100	; 0x64
 8002054:	d9f6      	bls.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002056:	2003      	movs	r0, #3
}
 8002058:	b002      	add	sp, #8
 800205a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800205e:	686a      	ldr	r2, [r5, #4]
 8002060:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002064:	4293      	cmp	r3, r2
 8002066:	d0c3      	beq.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002068:	2001      	movs	r0, #1
 800206a:	4a0e      	ldr	r2, [pc, #56]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800206c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800206e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002070:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002072:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002076:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002078:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800207a:	07d9      	lsls	r1, r3, #31
 800207c:	d5b8      	bpl.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800207e:	f7fe ff71 	bl	8000f64 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002082:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002086:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002088:	6a23      	ldr	r3, [r4, #32]
 800208a:	079a      	lsls	r2, r3, #30
 800208c:	d4b0      	bmi.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208e:	f7fe ff69 	bl	8000f64 <HAL_GetTick>
 8002092:	1b80      	subs	r0, r0, r6
 8002094:	4540      	cmp	r0, r8
 8002096:	d9f7      	bls.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002098:	e7dd      	b.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000
 80020a0:	40007000 	.word	0x40007000
 80020a4:	42420440 	.word	0x42420440

080020a8 <HAL_SPI_ErrorCallback>:
 80020a8:	4770      	bx	lr
	...

080020ac <HAL_SPI_IRQHandler>:
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
  uint32_t itsource = hspi->Instance->CR2;
 80020ac:	6803      	ldr	r3, [r0, #0]
{
 80020ae:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 80020b0:	6859      	ldr	r1, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80020b2:	689a      	ldr	r2, [r3, #8]
{
 80020b4:	b085      	sub	sp, #20

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80020b6:	f002 0541 	and.w	r5, r2, #65	; 0x41
 80020ba:	2d01      	cmp	r5, #1
{
 80020bc:	4604      	mov	r4, r0
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 80020be:	d105      	bne.n	80020cc <HAL_SPI_IRQHandler+0x20>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 80020c0:	064d      	lsls	r5, r1, #25
 80020c2:	d503      	bpl.n	80020cc <HAL_SPI_IRQHandler+0x20>
  {
    hspi->RxISR(hspi);
 80020c4:	6c03      	ldr	r3, [r0, #64]	; 0x40
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
  {
    hspi->TxISR(hspi);
 80020c6:	4798      	blx	r3
        HAL_SPI_ErrorCallback(hspi);
      }
    }
    return;
  }
}
 80020c8:	b005      	add	sp, #20
 80020ca:	bd30      	pop	{r4, r5, pc}
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 80020cc:	0790      	lsls	r0, r2, #30
 80020ce:	d504      	bpl.n	80020da <HAL_SPI_IRQHandler+0x2e>
 80020d0:	060d      	lsls	r5, r1, #24
 80020d2:	d502      	bpl.n	80020da <HAL_SPI_IRQHandler+0x2e>
    hspi->TxISR(hspi);
 80020d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80020d6:	4620      	mov	r0, r4
 80020d8:	e7f5      	b.n	80020c6 <HAL_SPI_IRQHandler+0x1a>
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 80020da:	f012 0f60 	tst.w	r2, #96	; 0x60
 80020de:	d0f3      	beq.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
 80020e0:	0688      	lsls	r0, r1, #26
 80020e2:	d5f1      	bpl.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
    if((itflag & SPI_FLAG_OVR) != RESET)
 80020e4:	0655      	lsls	r5, r2, #25
 80020e6:	d50e      	bpl.n	8002106 <HAL_SPI_IRQHandler+0x5a>
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 80020e8:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80020ec:	2500      	movs	r5, #0
 80020ee:	2803      	cmp	r0, #3
 80020f0:	d036      	beq.n	8002160 <HAL_SPI_IRQHandler+0xb4>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80020f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80020f4:	f040 0004 	orr.w	r0, r0, #4
 80020f8:	6560      	str	r0, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80020fa:	9501      	str	r5, [sp, #4]
 80020fc:	68d8      	ldr	r0, [r3, #12]
 80020fe:	9001      	str	r0, [sp, #4]
 8002100:	6898      	ldr	r0, [r3, #8]
 8002102:	9001      	str	r0, [sp, #4]
 8002104:	9801      	ldr	r0, [sp, #4]
    if((itflag & SPI_FLAG_MODF) != RESET)
 8002106:	0690      	lsls	r0, r2, #26
 8002108:	d50c      	bpl.n	8002124 <HAL_SPI_IRQHandler+0x78>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800210a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800210c:	f042 0201 	orr.w	r2, r2, #1
 8002110:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002112:	2200      	movs	r2, #0
 8002114:	9203      	str	r2, [sp, #12]
 8002116:	689a      	ldr	r2, [r3, #8]
 8002118:	9203      	str	r2, [sp, #12]
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	9a03      	ldr	r2, [sp, #12]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002124:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002126:	2a00      	cmp	r2, #0
 8002128:	d0ce      	beq.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002130:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8002132:	2201      	movs	r2, #1
 8002134:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002138:	078a      	lsls	r2, r1, #30
 800213a:	d018      	beq.n	800216e <HAL_SPI_IRQHandler+0xc2>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800213c:	685a      	ldr	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 800213e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002140:	f022 0203 	bic.w	r2, r2, #3
 8002144:	605a      	str	r2, [r3, #4]
        if(hspi->hdmarx != NULL)
 8002146:	b118      	cbz	r0, 8002150 <HAL_SPI_IRQHandler+0xa4>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002148:	4b0b      	ldr	r3, [pc, #44]	; (8002178 <HAL_SPI_IRQHandler+0xcc>)
 800214a:	6343      	str	r3, [r0, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800214c:	f7ff fa5c 	bl	8001608 <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 8002150:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002152:	2800      	cmp	r0, #0
 8002154:	d0b8      	beq.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002156:	4b08      	ldr	r3, [pc, #32]	; (8002178 <HAL_SPI_IRQHandler+0xcc>)
 8002158:	6343      	str	r3, [r0, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800215a:	f7ff fa55 	bl	8001608 <HAL_DMA_Abort_IT>
 800215e:	e7b3      	b.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002160:	9502      	str	r5, [sp, #8]
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	9202      	str	r2, [sp, #8]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	9302      	str	r3, [sp, #8]
 800216a:	9b02      	ldr	r3, [sp, #8]
        return;
 800216c:	e7ac      	b.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
        HAL_SPI_ErrorCallback(hspi);
 800216e:	4620      	mov	r0, r4
 8002170:	f7ff ff9a 	bl	80020a8 <HAL_SPI_ErrorCallback>
 8002174:	e7a8      	b.n	80020c8 <HAL_SPI_IRQHandler+0x1c>
 8002176:	bf00      	nop
 8002178:	0800217d 	.word	0x0800217d

0800217c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800217c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  hspi->RxXferCount = 0U;
 800217e:	2300      	movs	r3, #0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002180:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8002182:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8002184:	86c3      	strh	r3, [r0, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 8002186:	f7ff ff8f 	bl	80020a8 <HAL_SPI_ErrorCallback>
 800218a:	bd08      	pop	{r3, pc}

0800218c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800218c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800218e:	4604      	mov	r4, r0
 8002190:	2800      	cmp	r0, #0
 8002192:	d034      	beq.n	80021fe <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002194:	2300      	movs	r3, #0
 8002196:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002198:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800219c:	b90b      	cbnz	r3, 80021a2 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800219e:	f001 fea7 	bl	8003ef0 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80021a2:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021a4:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80021a6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80021aa:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80021ac:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 80021ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021b2:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80021b4:	6863      	ldr	r3, [r4, #4]
 80021b6:	69a2      	ldr	r2, [r4, #24]
 80021b8:	4303      	orrs	r3, r0
 80021ba:	68e0      	ldr	r0, [r4, #12]
 80021bc:	4303      	orrs	r3, r0
 80021be:	6920      	ldr	r0, [r4, #16]
 80021c0:	4303      	orrs	r3, r0
 80021c2:	6960      	ldr	r0, [r4, #20]
 80021c4:	4303      	orrs	r3, r0
 80021c6:	69e0      	ldr	r0, [r4, #28]
 80021c8:	4303      	orrs	r3, r0
 80021ca:	6a20      	ldr	r0, [r4, #32]
 80021cc:	4303      	orrs	r3, r0
 80021ce:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80021d0:	4303      	orrs	r3, r0
 80021d2:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80021d6:	4303      	orrs	r3, r0
 80021d8:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80021da:	0c12      	lsrs	r2, r2, #16
 80021dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80021de:	f002 0204 	and.w	r2, r2, #4
 80021e2:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80021e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80021e6:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80021e8:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021ea:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021ec:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80021f2:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 80021f4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80021f6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80021f8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 80021fc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80021fe:	2001      	movs	r0, #1
}
 8002200:	bd10      	pop	{r4, pc}

08002202 <HAL_TIM_Base_Start>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002202:	2302      	movs	r3, #2

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002204:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002206:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 800220a:	6813      	ldr	r3, [r2, #0]
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	6013      	str	r3, [r2, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002212:	2301      	movs	r3, #1
 8002214:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002218:	2000      	movs	r0, #0
 800221a:	4770      	bx	lr

0800221c <HAL_TIM_Base_Stop>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800221c:	2302      	movs	r3, #2

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800221e:	f241 1211 	movw	r2, #4369	; 0x1111
  htim->State= HAL_TIM_STATE_BUSY;
 8002222:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8002226:	6803      	ldr	r3, [r0, #0]
 8002228:	6a19      	ldr	r1, [r3, #32]
 800222a:	4211      	tst	r1, r2
 800222c:	d108      	bne.n	8002240 <HAL_TIM_Base_Stop+0x24>
 800222e:	f240 4244 	movw	r2, #1092	; 0x444
 8002232:	6a19      	ldr	r1, [r3, #32]
 8002234:	4211      	tst	r1, r2
 8002236:	bf02      	ittt	eq
 8002238:	681a      	ldreq	r2, [r3, #0]
 800223a:	f022 0201 	biceq.w	r2, r2, #1
 800223e:	601a      	streq	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002240:	2301      	movs	r3, #1
 8002242:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002246:	2000      	movs	r0, #0
 8002248:	4770      	bx	lr

0800224a <HAL_TIM_IC_MspInit>:
 800224a:	4770      	bx	lr

0800224c <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 800224c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002250:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002252:	2b01      	cmp	r3, #1
 8002254:	f04f 0302 	mov.w	r3, #2
 8002258:	d01c      	beq.n	8002294 <HAL_TIM_ConfigClockSource+0x48>
 800225a:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 800225c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002260:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002262:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002266:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002268:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800226c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002270:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002272:	680a      	ldr	r2, [r1, #0]
 8002274:	2a40      	cmp	r2, #64	; 0x40
 8002276:	d079      	beq.n	800236c <HAL_TIM_ConfigClockSource+0x120>
 8002278:	d819      	bhi.n	80022ae <HAL_TIM_ConfigClockSource+0x62>
 800227a:	2a10      	cmp	r2, #16
 800227c:	f000 8093 	beq.w	80023a6 <HAL_TIM_ConfigClockSource+0x15a>
 8002280:	d80a      	bhi.n	8002298 <HAL_TIM_ConfigClockSource+0x4c>
 8002282:	2a00      	cmp	r2, #0
 8002284:	f000 8089 	beq.w	800239a <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8002288:	2301      	movs	r3, #1
 800228a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800228e:	2300      	movs	r3, #0
 8002290:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002294:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002296:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002298:	2a20      	cmp	r2, #32
 800229a:	f000 808a 	beq.w	80023b2 <HAL_TIM_ConfigClockSource+0x166>
 800229e:	2a30      	cmp	r2, #48	; 0x30
 80022a0:	d1f2      	bne.n	8002288 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80022a2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80022a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80022a8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80022ac:	e036      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80022ae:	2a70      	cmp	r2, #112	; 0x70
 80022b0:	d036      	beq.n	8002320 <HAL_TIM_ConfigClockSource+0xd4>
 80022b2:	d81b      	bhi.n	80022ec <HAL_TIM_ConfigClockSource+0xa0>
 80022b4:	2a50      	cmp	r2, #80	; 0x50
 80022b6:	d042      	beq.n	800233e <HAL_TIM_ConfigClockSource+0xf2>
 80022b8:	2a60      	cmp	r2, #96	; 0x60
 80022ba:	d1e5      	bne.n	8002288 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022bc:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022be:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022c0:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022c4:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022c6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022c8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80022ca:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022cc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022d0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80022d4:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022d8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80022dc:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80022de:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80022e0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80022e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80022e6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80022ea:	e017      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80022ec:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80022f0:	d011      	beq.n	8002316 <HAL_TIM_ConfigClockSource+0xca>
 80022f2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80022f6:	d1c7      	bne.n	8002288 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022f8:	688a      	ldr	r2, [r1, #8]
 80022fa:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80022fc:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022fe:	68c9      	ldr	r1, [r1, #12]
 8002300:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002302:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002306:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800230a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800230c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002314:	e002      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	e7b3      	b.n	8002288 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002320:	688a      	ldr	r2, [r1, #8]
 8002322:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002324:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002326:	68c9      	ldr	r1, [r1, #12]
 8002328:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800232a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800232e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002332:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002334:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002336:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002338:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800233c:	e7ee      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800233e:	684c      	ldr	r4, [r1, #4]
 8002340:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002342:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002344:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002346:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800234a:	f025 0501 	bic.w	r5, r5, #1
 800234e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002350:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002352:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002354:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002358:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800235c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800235e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002360:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002362:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002366:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800236a:	e7d7      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800236c:	684c      	ldr	r4, [r1, #4]
 800236e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002370:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002372:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002374:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002378:	f025 0501 	bic.w	r5, r5, #1
 800237c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800237e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002380:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002382:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002386:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800238a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800238c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800238e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002390:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002394:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002398:	e7c0      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800239a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800239c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80023a0:	f042 0207 	orr.w	r2, r2, #7
 80023a4:	e7ba      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80023a6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80023ac:	f042 0217 	orr.w	r2, r2, #23
 80023b0:	e7b4      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80023b2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80023b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80023b8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80023bc:	e7ae      	b.n	800231c <HAL_TIM_ConfigClockSource+0xd0>

080023be <HAL_TIM_ReadCapturedValue>:
  __HAL_LOCK(htim);
 80023be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d01c      	beq.n	8002400 <HAL_TIM_ReadCapturedValue+0x42>
  switch (Channel)
 80023c6:	290c      	cmp	r1, #12
 80023c8:	d818      	bhi.n	80023fc <HAL_TIM_ReadCapturedValue+0x3e>
 80023ca:	e8df f001 	tbb	[pc, r1]
 80023ce:	1707      	.short	0x1707
 80023d0:	170e1717 	.word	0x170e1717
 80023d4:	17111717 	.word	0x17111717
 80023d8:	1717      	.short	0x1717
 80023da:	14          	.byte	0x14
 80023db:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 80023dc:	6803      	ldr	r3, [r0, #0]
 80023de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  __HAL_UNLOCK(htim);
 80023e0:	2200      	movs	r2, #0
 80023e2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 80023ea:	6803      	ldr	r3, [r0, #0]
 80023ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      break;
 80023ee:	e7f7      	b.n	80023e0 <HAL_TIM_ReadCapturedValue+0x22>
      tmpreg =   htim->Instance->CCR3;
 80023f0:	6803      	ldr	r3, [r0, #0]
 80023f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      break;
 80023f4:	e7f4      	b.n	80023e0 <HAL_TIM_ReadCapturedValue+0x22>
      tmpreg =   htim->Instance->CCR4;
 80023f6:	6803      	ldr	r3, [r0, #0]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      break;
 80023fa:	e7f1      	b.n	80023e0 <HAL_TIM_ReadCapturedValue+0x22>
  uint32_t tmpreg = 0U;
 80023fc:	2300      	movs	r3, #0
 80023fe:	e7ef      	b.n	80023e0 <HAL_TIM_ReadCapturedValue+0x22>
  __HAL_LOCK(htim);
 8002400:	2302      	movs	r3, #2
 8002402:	e7f0      	b.n	80023e6 <HAL_TIM_ReadCapturedValue+0x28>

08002404 <HAL_TIM_OC_DelayElapsedCallback>:
 8002404:	4770      	bx	lr

08002406 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002406:	4770      	bx	lr

08002408 <HAL_TIM_TriggerCallback>:
 8002408:	4770      	bx	lr

0800240a <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800240a:	6803      	ldr	r3, [r0, #0]
{
 800240c:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800240e:	691a      	ldr	r2, [r3, #16]
{
 8002410:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002412:	0791      	lsls	r1, r2, #30
 8002414:	d50e      	bpl.n	8002434 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	0792      	lsls	r2, r2, #30
 800241a:	d50b      	bpl.n	8002434 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800241c:	f06f 0202 	mvn.w	r2, #2
 8002420:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002422:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002424:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002426:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002428:	079b      	lsls	r3, r3, #30
 800242a:	d077      	beq.n	800251c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800242c:	f001 fa18 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002430:	2300      	movs	r3, #0
 8002432:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002434:	6823      	ldr	r3, [r4, #0]
 8002436:	691a      	ldr	r2, [r3, #16]
 8002438:	0750      	lsls	r0, r2, #29
 800243a:	d510      	bpl.n	800245e <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800243c:	68da      	ldr	r2, [r3, #12]
 800243e:	0751      	lsls	r1, r2, #29
 8002440:	d50d      	bpl.n	800245e <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002442:	f06f 0204 	mvn.w	r2, #4
 8002446:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002448:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800244a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800244c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800244e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002452:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002454:	d068      	beq.n	8002528 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002456:	f001 fa03 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245a:	2300      	movs	r3, #0
 800245c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800245e:	6823      	ldr	r3, [r4, #0]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	0712      	lsls	r2, r2, #28
 8002464:	d50f      	bpl.n	8002486 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	0710      	lsls	r0, r2, #28
 800246a:	d50c      	bpl.n	8002486 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800246c:	f06f 0208 	mvn.w	r2, #8
 8002470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002472:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002474:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002476:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002478:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800247a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800247c:	d05a      	beq.n	8002534 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800247e:	f001 f9ef 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002482:	2300      	movs	r3, #0
 8002484:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	691a      	ldr	r2, [r3, #16]
 800248a:	06d2      	lsls	r2, r2, #27
 800248c:	d510      	bpl.n	80024b0 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	06d0      	lsls	r0, r2, #27
 8002492:	d50d      	bpl.n	80024b0 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002494:	f06f 0210 	mvn.w	r2, #16
 8002498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800249a:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800249c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800249e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80024a4:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024a6:	d04b      	beq.n	8002540 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80024a8:	f001 f9da 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ac:	2300      	movs	r3, #0
 80024ae:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024b0:	6823      	ldr	r3, [r4, #0]
 80024b2:	691a      	ldr	r2, [r3, #16]
 80024b4:	07d1      	lsls	r1, r2, #31
 80024b6:	d508      	bpl.n	80024ca <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	07d2      	lsls	r2, r2, #31
 80024bc:	d505      	bpl.n	80024ca <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024be:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80024c2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80024c6:	f001 f9b5 	bl	8003834 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024ca:	6823      	ldr	r3, [r4, #0]
 80024cc:	691a      	ldr	r2, [r3, #16]
 80024ce:	0610      	lsls	r0, r2, #24
 80024d0:	d508      	bpl.n	80024e4 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	0611      	lsls	r1, r2, #24
 80024d6:	d505      	bpl.n	80024e4 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80024dc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024de:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80024e0:	f000 f9e5 	bl	80028ae <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024e4:	6823      	ldr	r3, [r4, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	0652      	lsls	r2, r2, #25
 80024ea:	d508      	bpl.n	80024fe <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	0650      	lsls	r0, r2, #25
 80024f0:	d505      	bpl.n	80024fe <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80024f6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024f8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024fa:	f7ff ff85 	bl	8002408 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	0691      	lsls	r1, r2, #26
 8002504:	d522      	bpl.n	800254c <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	0692      	lsls	r2, r2, #26
 800250a:	d51f      	bpl.n	800254c <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800250c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002510:	4620      	mov	r0, r4
}
 8002512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002516:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002518:	f000 b9c8 	b.w	80028ac <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800251c:	f7ff ff72 	bl	8002404 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002520:	4620      	mov	r0, r4
 8002522:	f7ff ff70 	bl	8002406 <HAL_TIM_PWM_PulseFinishedCallback>
 8002526:	e783      	b.n	8002430 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002528:	f7ff ff6c 	bl	8002404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800252c:	4620      	mov	r0, r4
 800252e:	f7ff ff6a 	bl	8002406 <HAL_TIM_PWM_PulseFinishedCallback>
 8002532:	e792      	b.n	800245a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002534:	f7ff ff66 	bl	8002404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002538:	4620      	mov	r0, r4
 800253a:	f7ff ff64 	bl	8002406 <HAL_TIM_PWM_PulseFinishedCallback>
 800253e:	e7a0      	b.n	8002482 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002540:	f7ff ff60 	bl	8002404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002544:	4620      	mov	r0, r4
 8002546:	f7ff ff5e 	bl	8002406 <HAL_TIM_PWM_PulseFinishedCallback>
 800254a:	e7af      	b.n	80024ac <HAL_TIM_IRQHandler+0xa2>
 800254c:	bd10      	pop	{r4, pc}
	...

08002550 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002550:	4a1a      	ldr	r2, [pc, #104]	; (80025bc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002552:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002554:	4290      	cmp	r0, r2
 8002556:	d00a      	beq.n	800256e <TIM_Base_SetConfig+0x1e>
 8002558:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800255c:	d007      	beq.n	800256e <TIM_Base_SetConfig+0x1e>
 800255e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002562:	4290      	cmp	r0, r2
 8002564:	d003      	beq.n	800256e <TIM_Base_SetConfig+0x1e>
 8002566:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800256a:	4290      	cmp	r0, r2
 800256c:	d115      	bne.n	800259a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800256e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002574:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002576:	4a11      	ldr	r2, [pc, #68]	; (80025bc <TIM_Base_SetConfig+0x6c>)
 8002578:	4290      	cmp	r0, r2
 800257a:	d00a      	beq.n	8002592 <TIM_Base_SetConfig+0x42>
 800257c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002580:	d007      	beq.n	8002592 <TIM_Base_SetConfig+0x42>
 8002582:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002586:	4290      	cmp	r0, r2
 8002588:	d003      	beq.n	8002592 <TIM_Base_SetConfig+0x42>
 800258a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800258e:	4290      	cmp	r0, r2
 8002590:	d103      	bne.n	800259a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002592:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002598:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800259a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 800259c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80025a0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80025a2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025a4:	688b      	ldr	r3, [r1, #8]
 80025a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80025a8:	680b      	ldr	r3, [r1, #0]
 80025aa:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025ac:	4b03      	ldr	r3, [pc, #12]	; (80025bc <TIM_Base_SetConfig+0x6c>)
 80025ae:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80025b0:	bf04      	itt	eq
 80025b2:	690b      	ldreq	r3, [r1, #16]
 80025b4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80025b6:	2301      	movs	r3, #1
 80025b8:	6143      	str	r3, [r0, #20]
 80025ba:	4770      	bx	lr
 80025bc:	40012c00 	.word	0x40012c00

080025c0 <HAL_TIM_Base_Init>:
{
 80025c0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80025c2:	4604      	mov	r4, r0
 80025c4:	b1a0      	cbz	r0, 80025f0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80025c6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80025ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80025ce:	b91b      	cbnz	r3, 80025d8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80025d0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80025d4:	f001 fcf4 	bl	8003fc0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80025d8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025da:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80025dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025e0:	1d21      	adds	r1, r4, #4
 80025e2:	f7ff ffb5 	bl	8002550 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80025e6:	2301      	movs	r3, #1
  return HAL_OK;
 80025e8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80025ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80025ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80025f0:	2001      	movs	r0, #1
}
 80025f2:	bd10      	pop	{r4, pc}

080025f4 <HAL_TIM_IC_Init>:
{
 80025f4:	b510      	push	{r4, lr}
  if(htim == NULL)
 80025f6:	4604      	mov	r4, r0
 80025f8:	b1a0      	cbz	r0, 8002624 <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80025fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80025fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002602:	b91b      	cbnz	r3, 800260c <HAL_TIM_IC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002604:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002608:	f7ff fe1f 	bl	800224a <HAL_TIM_IC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800260c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800260e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002610:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002614:	1d21      	adds	r1, r4, #4
 8002616:	f7ff ff9b 	bl	8002550 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800261a:	2301      	movs	r3, #1
  return HAL_OK;
 800261c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800261e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002622:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002624:	2001      	movs	r0, #1
}
 8002626:	bd10      	pop	{r4, pc}

08002628 <TIM_TI1_SetConfig>:
{
 8002628:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800262a:	6a04      	ldr	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800262c:	4e12      	ldr	r6, [pc, #72]	; (8002678 <TIM_TI1_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800262e:	f024 0401 	bic.w	r4, r4, #1
 8002632:	6204      	str	r4, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002634:	42b0      	cmp	r0, r6
  tmpccmr1 = TIMx->CCMR1;
 8002636:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002638:	6a05      	ldr	r5, [r0, #32]
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800263a:	d00a      	beq.n	8002652 <TIM_TI1_SetConfig+0x2a>
 800263c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002640:	d007      	beq.n	8002652 <TIM_TI1_SetConfig+0x2a>
 8002642:	f5a6 3694 	sub.w	r6, r6, #75776	; 0x12800
 8002646:	42b0      	cmp	r0, r6
 8002648:	d003      	beq.n	8002652 <TIM_TI1_SetConfig+0x2a>
 800264a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800264e:	42b0      	cmp	r0, r6
 8002650:	d10f      	bne.n	8002672 <TIM_TI1_SetConfig+0x4a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002652:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8002656:	4322      	orrs	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002658:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800265a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800265e:	b2db      	uxtb	r3, r3
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002660:	f025 050a 	bic.w	r5, r5, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002664:	f001 010a 	and.w	r1, r1, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002668:	431a      	orrs	r2, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800266a:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1;
 800266c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800266e:	6201      	str	r1, [r0, #32]
}
 8002670:	bd70      	pop	{r4, r5, r6, pc}
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002672:	f044 0201 	orr.w	r2, r4, #1
 8002676:	e7ef      	b.n	8002658 <TIM_TI1_SetConfig+0x30>
 8002678:	40012c00 	.word	0x40012c00

0800267c <HAL_TIM_IC_ConfigChannel>:
{
 800267c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800267e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002682:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002684:	2b01      	cmp	r3, #1
{
 8002686:	460d      	mov	r5, r1
 8002688:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800268c:	d019      	beq.n	80026c2 <HAL_TIM_IC_ConfigChannel+0x46>
 800268e:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002690:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002694:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8002698:	b9a2      	cbnz	r2, 80026c4 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI1_SetConfig(htim->Instance,
 800269a:	68cb      	ldr	r3, [r1, #12]
 800269c:	6820      	ldr	r0, [r4, #0]
 800269e:	c906      	ldmia	r1, {r1, r2}
 80026a0:	f7ff ffc2 	bl	8002628 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80026a4:	6823      	ldr	r3, [r4, #0]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80026a6:	68a9      	ldr	r1, [r5, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80026a8:	699a      	ldr	r2, [r3, #24]
 80026aa:	f022 020c 	bic.w	r2, r2, #12
 80026ae:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80026b6:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80026b8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80026ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80026be:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80026c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 80026c4:	2a04      	cmp	r2, #4
 80026c6:	688e      	ldr	r6, [r1, #8]
 80026c8:	6823      	ldr	r3, [r4, #0]
 80026ca:	c982      	ldmia	r1, {r1, r7}
 80026cc:	68e8      	ldr	r0, [r5, #12]
 80026ce:	d11f      	bne.n	8002710 <HAL_TIM_IC_ConfigChannel+0x94>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026d0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80026d2:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026d4:	f022 0210 	bic.w	r2, r2, #16
 80026d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026da:	699a      	ldr	r2, [r3, #24]
  tmpccer = TIMx->CCER;
 80026dc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80026de:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80026e2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80026e6:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026e8:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80026ec:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80026ee:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80026f0:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026f4:	f025 00a0 	bic.w	r0, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80026f8:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 80026fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026fc:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80026fe:	699a      	ldr	r2, [r3, #24]
 8002700:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002704:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002706:	699a      	ldr	r2, [r3, #24]
 8002708:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800270c:	619e      	str	r6, [r3, #24]
 800270e:	e7d2      	b.n	80026b6 <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8002710:	2a08      	cmp	r2, #8
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002712:	6a1a      	ldr	r2, [r3, #32]
  else if (Channel == TIM_CHANNEL_3)
 8002714:	d11c      	bne.n	8002750 <HAL_TIM_IC_ConfigChannel+0xd4>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002716:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800271a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800271c:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800271e:	0100      	lsls	r0, r0, #4
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002720:	f022 0203 	bic.w	r2, r2, #3
  tmpccer = TIMx->CCER;
 8002724:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= TIM_ICSelection;
 8002726:	433a      	orrs	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002728:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800272a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800272e:	0209      	lsls	r1, r1, #8
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002730:	4302      	orrs	r2, r0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002732:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002736:	f425 6020 	bic.w	r0, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800273a:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 800273c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800273e:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002740:	69da      	ldr	r2, [r3, #28]
 8002742:	f022 020c 	bic.w	r2, r2, #12
 8002746:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002748:	69da      	ldr	r2, [r3, #28]
 800274a:	4316      	orrs	r6, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800274c:	61de      	str	r6, [r3, #28]
 800274e:	e7b2      	b.n	80026b6 <HAL_TIM_IC_ConfigChannel+0x3a>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002750:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002754:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002756:	69da      	ldr	r2, [r3, #28]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002758:	0300      	lsls	r0, r0, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800275a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccer = TIMx->CCER;
 800275e:	6a1d      	ldr	r5, [r3, #32]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002760:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002764:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002768:	b280      	uxth	r0, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800276a:	0309      	lsls	r1, r1, #12
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800276c:	4310      	orrs	r0, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800276e:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
  tmpccer &= ~TIM_CCER_CC4P;
 8002772:	f425 5200 	bic.w	r2, r5, #8192	; 0x2000
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8002776:	4311      	orrs	r1, r2
  TIMx->CCMR2 = tmpccmr2;
 8002778:	61d8      	str	r0, [r3, #28]
  TIMx->CCER = tmpccer ;
 800277a:	6219      	str	r1, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002782:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002784:	69da      	ldr	r2, [r3, #28]
 8002786:	ea42 2606 	orr.w	r6, r2, r6, lsl #8
 800278a:	e7df      	b.n	800274c <HAL_TIM_IC_ConfigChannel+0xd0>

0800278c <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800278c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800278e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002790:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8002792:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002794:	ea23 0304 	bic.w	r3, r3, r4
 8002798:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800279a:	6a03      	ldr	r3, [r0, #32]
 800279c:	408a      	lsls	r2, r1
 800279e:	431a      	orrs	r2, r3
 80027a0:	6202      	str	r2, [r0, #32]
 80027a2:	bd10      	pop	{r4, pc}

080027a4 <HAL_TIM_IC_Start_IT>:
{
 80027a4:	b510      	push	{r4, lr}
 80027a6:	4604      	mov	r4, r0
  switch (Channel)
 80027a8:	290c      	cmp	r1, #12
 80027aa:	d80d      	bhi.n	80027c8 <HAL_TIM_IC_Start_IT+0x24>
 80027ac:	e8df f001 	tbb	[pc, r1]
 80027b0:	0c0c0c07 	.word	0x0c0c0c07
 80027b4:	0c0c0c17 	.word	0x0c0c0c17
 80027b8:	0c0c0c1c 	.word	0x0c0c0c1c
 80027bc:	21          	.byte	0x21
 80027bd:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80027be:	6802      	ldr	r2, [r0, #0]
 80027c0:	68d3      	ldr	r3, [r2, #12]
 80027c2:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80027c6:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80027c8:	6820      	ldr	r0, [r4, #0]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f7ff ffde 	bl	800278c <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 80027d0:	6822      	ldr	r2, [r4, #0]
}
 80027d2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 80027d4:	6813      	ldr	r3, [r2, #0]
 80027d6:	f043 0301 	orr.w	r3, r3, #1
 80027da:	6013      	str	r3, [r2, #0]
}
 80027dc:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80027de:	6802      	ldr	r2, [r0, #0]
 80027e0:	68d3      	ldr	r3, [r2, #12]
 80027e2:	f043 0304 	orr.w	r3, r3, #4
 80027e6:	e7ee      	b.n	80027c6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80027e8:	6802      	ldr	r2, [r0, #0]
 80027ea:	68d3      	ldr	r3, [r2, #12]
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	e7e9      	b.n	80027c6 <HAL_TIM_IC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80027f2:	6802      	ldr	r2, [r0, #0]
 80027f4:	68d3      	ldr	r3, [r2, #12]
 80027f6:	f043 0310 	orr.w	r3, r3, #16
 80027fa:	e7e4      	b.n	80027c6 <HAL_TIM_IC_Start_IT+0x22>

080027fc <HAL_TIM_IC_Stop_IT>:
{
 80027fc:	b510      	push	{r4, lr}
 80027fe:	4604      	mov	r4, r0
  switch (Channel)
 8002800:	290c      	cmp	r1, #12
 8002802:	d80d      	bhi.n	8002820 <HAL_TIM_IC_Stop_IT+0x24>
 8002804:	e8df f001 	tbb	[pc, r1]
 8002808:	0c0c0c07 	.word	0x0c0c0c07
 800280c:	0c0c0c21 	.word	0x0c0c0c21
 8002810:	0c0c0c26 	.word	0x0c0c0c26
 8002814:	2b          	.byte	0x2b
 8002815:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8002816:	6802      	ldr	r2, [r0, #0]
 8002818:	68d3      	ldr	r3, [r2, #12]
 800281a:	f023 0302 	bic.w	r3, r3, #2
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800281e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002820:	2200      	movs	r2, #0
 8002822:	6820      	ldr	r0, [r4, #0]
 8002824:	f7ff ffb2 	bl	800278c <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8002828:	f241 1211 	movw	r2, #4369	; 0x1111
 800282c:	6823      	ldr	r3, [r4, #0]
 800282e:	6a19      	ldr	r1, [r3, #32]
 8002830:	4211      	tst	r1, r2
 8002832:	d108      	bne.n	8002846 <HAL_TIM_IC_Stop_IT+0x4a>
 8002834:	f240 4244 	movw	r2, #1092	; 0x444
 8002838:	6a19      	ldr	r1, [r3, #32]
 800283a:	4211      	tst	r1, r2
 800283c:	bf02      	ittt	eq
 800283e:	681a      	ldreq	r2, [r3, #0]
 8002840:	f022 0201 	biceq.w	r2, r2, #1
 8002844:	601a      	streq	r2, [r3, #0]
}
 8002846:	2000      	movs	r0, #0
 8002848:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800284a:	6802      	ldr	r2, [r0, #0]
 800284c:	68d3      	ldr	r3, [r2, #12]
 800284e:	f023 0304 	bic.w	r3, r3, #4
 8002852:	e7e4      	b.n	800281e <HAL_TIM_IC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002854:	6802      	ldr	r2, [r0, #0]
 8002856:	68d3      	ldr	r3, [r2, #12]
 8002858:	f023 0308 	bic.w	r3, r3, #8
 800285c:	e7df      	b.n	800281e <HAL_TIM_IC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800285e:	6802      	ldr	r2, [r0, #0]
 8002860:	68d3      	ldr	r3, [r2, #12]
 8002862:	f023 0310 	bic.w	r3, r3, #16
 8002866:	e7da      	b.n	800281e <HAL_TIM_IC_Stop_IT+0x22>

08002868 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002868:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800286c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800286e:	2b01      	cmp	r3, #1
 8002870:	f04f 0302 	mov.w	r3, #2
 8002874:	d018      	beq.n	80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002876:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800287a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800287c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800287e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002880:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002882:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002886:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	4322      	orrs	r2, r4
 800288c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002894:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	430a      	orrs	r2, r1
 800289a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800289c:	2301      	movs	r3, #1
 800289e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80028a2:	2300      	movs	r3, #0
 80028a4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80028a8:	4618      	mov	r0, r3

  return HAL_OK;
}
 80028aa:	bd10      	pop	{r4, pc}

080028ac <HAL_TIMEx_CommutationCallback>:
 80028ac:	4770      	bx	lr

080028ae <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028ae:	4770      	bx	lr

080028b0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028b0:	6803      	ldr	r3, [r0, #0]
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80028b8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	f022 0201 	bic.w	r2, r2, #1
 80028c0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028c2:	2320      	movs	r3, #32
 80028c4:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 80028c8:	4770      	bx	lr
	...

080028cc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028d0:	6805      	ldr	r5, [r0, #0]
 80028d2:	68c2      	ldr	r2, [r0, #12]
 80028d4:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028d6:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028dc:	4313      	orrs	r3, r2
 80028de:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028e0:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80028e2:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028e4:	430b      	orrs	r3, r1
 80028e6:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80028e8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80028ec:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028f0:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80028f2:	4313      	orrs	r3, r2
 80028f4:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028f6:	696b      	ldr	r3, [r5, #20]
 80028f8:	6982      	ldr	r2, [r0, #24]
 80028fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028fe:	4313      	orrs	r3, r2
 8002900:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002902:	4b40      	ldr	r3, [pc, #256]	; (8002a04 <UART_SetConfig+0x138>)
{
 8002904:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002906:	429d      	cmp	r5, r3
 8002908:	f04f 0419 	mov.w	r4, #25
 800290c:	d146      	bne.n	800299c <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800290e:	f7ff fb43 	bl	8001f98 <HAL_RCC_GetPCLK2Freq>
 8002912:	fb04 f300 	mul.w	r3, r4, r0
 8002916:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800291a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800291e:	00b6      	lsls	r6, r6, #2
 8002920:	fbb3 f3f6 	udiv	r3, r3, r6
 8002924:	fbb3 f3f8 	udiv	r3, r3, r8
 8002928:	011e      	lsls	r6, r3, #4
 800292a:	f7ff fb35 	bl	8001f98 <HAL_RCC_GetPCLK2Freq>
 800292e:	4360      	muls	r0, r4
 8002930:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	fbb0 f7f3 	udiv	r7, r0, r3
 800293a:	f7ff fb2d 	bl	8001f98 <HAL_RCC_GetPCLK2Freq>
 800293e:	4360      	muls	r0, r4
 8002940:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	fbb0 f3f3 	udiv	r3, r0, r3
 800294a:	fbb3 f3f8 	udiv	r3, r3, r8
 800294e:	fb08 7313 	mls	r3, r8, r3, r7
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	3332      	adds	r3, #50	; 0x32
 8002956:	fbb3 f3f8 	udiv	r3, r3, r8
 800295a:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800295e:	f7ff fb1b 	bl	8001f98 <HAL_RCC_GetPCLK2Freq>
 8002962:	4360      	muls	r0, r4
 8002964:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002968:	0092      	lsls	r2, r2, #2
 800296a:	fbb0 faf2 	udiv	sl, r0, r2
 800296e:	f7ff fb13 	bl	8001f98 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002972:	4360      	muls	r0, r4
 8002974:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	fbb0 f3f3 	udiv	r3, r0, r3
 800297e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002982:	fb08 a313 	mls	r3, r8, r3, sl
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	3332      	adds	r3, #50	; 0x32
 800298a:	fbb3 f3f8 	udiv	r3, r3, r8
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	433b      	orrs	r3, r7
 8002994:	4433      	add	r3, r6
 8002996:	60ab      	str	r3, [r5, #8]
 8002998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800299c:	f7ff faec 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 80029a0:	fb04 f300 	mul.w	r3, r4, r0
 80029a4:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80029a8:	f04f 0864 	mov.w	r8, #100	; 0x64
 80029ac:	00b6      	lsls	r6, r6, #2
 80029ae:	fbb3 f3f6 	udiv	r3, r3, r6
 80029b2:	fbb3 f3f8 	udiv	r3, r3, r8
 80029b6:	011e      	lsls	r6, r3, #4
 80029b8:	f7ff fade 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 80029bc:	4360      	muls	r0, r4
 80029be:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	fbb0 f7f3 	udiv	r7, r0, r3
 80029c8:	f7ff fad6 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 80029cc:	4360      	muls	r0, r4
 80029ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d8:	fbb3 f3f8 	udiv	r3, r3, r8
 80029dc:	fb08 7313 	mls	r3, r8, r3, r7
 80029e0:	011b      	lsls	r3, r3, #4
 80029e2:	3332      	adds	r3, #50	; 0x32
 80029e4:	fbb3 f3f8 	udiv	r3, r3, r8
 80029e8:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80029ec:	f7ff fac4 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 80029f0:	4360      	muls	r0, r4
 80029f2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80029f6:	0092      	lsls	r2, r2, #2
 80029f8:	fbb0 faf2 	udiv	sl, r0, r2
 80029fc:	f7ff fabc 	bl	8001f78 <HAL_RCC_GetPCLK1Freq>
 8002a00:	e7b7      	b.n	8002972 <UART_SetConfig+0xa6>
 8002a02:	bf00      	nop
 8002a04:	40013800 	.word	0x40013800

08002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0a:	4604      	mov	r4, r0
 8002a0c:	460e      	mov	r6, r1
 8002a0e:	4617      	mov	r7, r2
 8002a10:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002a12:	6821      	ldr	r1, [r4, #0]
 8002a14:	680b      	ldr	r3, [r1, #0]
 8002a16:	ea36 0303 	bics.w	r3, r6, r3
 8002a1a:	d101      	bne.n	8002a20 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002a1c:	2000      	movs	r0, #0
}
 8002a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002a20:	1c6b      	adds	r3, r5, #1
 8002a22:	d0f7      	beq.n	8002a14 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a24:	b995      	cbnz	r5, 8002a4c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a26:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002a28:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002a30:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a32:	695a      	ldr	r2, [r3, #20]
 8002a34:	f022 0201 	bic.w	r2, r2, #1
 8002a38:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002a3a:	2320      	movs	r3, #32
 8002a3c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a40:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002a44:	2300      	movs	r3, #0
 8002a46:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a4c:	f7fe fa8a 	bl	8000f64 <HAL_GetTick>
 8002a50:	1bc0      	subs	r0, r0, r7
 8002a52:	4285      	cmp	r5, r0
 8002a54:	d2dd      	bcs.n	8002a12 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002a56:	e7e6      	b.n	8002a26 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002a58 <HAL_UART_Init>:
{
 8002a58:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	b340      	cbz	r0, 8002ab0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002a5e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a62:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a66:	b91b      	cbnz	r3, 8002a70 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002a68:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002a6c:	f001 faec 	bl	8004048 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002a70:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002a72:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002a74:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002a78:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002a7a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002a7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a80:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002a82:	f7ff ff23 	bl	80028cc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a86:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a88:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a8a:	691a      	ldr	r2, [r3, #16]
 8002a8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a92:	695a      	ldr	r2, [r3, #20]
 8002a94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a98:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002aa0:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002aa2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002aa6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002aaa:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002aae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002ab0:	2001      	movs	r0, #1
}
 8002ab2:	bd10      	pop	{r4, pc}

08002ab4 <HAL_UART_Transmit>:
{
 8002ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ab8:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002aba:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002abe:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8002ac0:	2b20      	cmp	r3, #32
{
 8002ac2:	460d      	mov	r5, r1
 8002ac4:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002ac6:	d14e      	bne.n	8002b66 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8002ac8:	2900      	cmp	r1, #0
 8002aca:	d049      	beq.n	8002b60 <HAL_UART_Transmit+0xac>
 8002acc:	2a00      	cmp	r2, #0
 8002ace:	d047      	beq.n	8002b60 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002ad0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d046      	beq.n	8002b66 <HAL_UART_Transmit+0xb2>
 8002ad8:	2301      	movs	r3, #1
 8002ada:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ae2:	2321      	movs	r3, #33	; 0x21
 8002ae4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002ae8:	f7fe fa3c 	bl	8000f64 <HAL_GetTick>
 8002aec:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002aee:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002af2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002af6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	b96b      	cbnz	r3, 8002b18 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002afc:	463b      	mov	r3, r7
 8002afe:	4632      	mov	r2, r6
 8002b00:	2140      	movs	r1, #64	; 0x40
 8002b02:	4620      	mov	r0, r4
 8002b04:	f7ff ff80 	bl	8002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b08:	b9a8      	cbnz	r0, 8002b36 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8002b0a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002b0c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002b10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002b18:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b1a:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b22:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b24:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b2a:	4620      	mov	r0, r4
 8002b2c:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b2e:	d10e      	bne.n	8002b4e <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b30:	f7ff ff6a 	bl	8002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b34:	b110      	cbz	r0, 8002b3c <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8002b36:	2003      	movs	r0, #3
 8002b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002b3c:	882b      	ldrh	r3, [r5, #0]
 8002b3e:	6822      	ldr	r2, [r4, #0]
 8002b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b44:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002b46:	6923      	ldr	r3, [r4, #16]
 8002b48:	b943      	cbnz	r3, 8002b5c <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8002b4a:	3502      	adds	r5, #2
 8002b4c:	e7d3      	b.n	8002af6 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b4e:	f7ff ff5b 	bl	8002a08 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b52:	2800      	cmp	r0, #0
 8002b54:	d1ef      	bne.n	8002b36 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	782a      	ldrb	r2, [r5, #0]
 8002b5a:	605a      	str	r2, [r3, #4]
 8002b5c:	3501      	adds	r5, #1
 8002b5e:	e7ca      	b.n	8002af6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002b60:	2001      	movs	r0, #1
 8002b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002b66:	2002      	movs	r0, #2
}
 8002b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002b6c <HAL_UART_Transmit_DMA>:
{
 8002b6c:	b538      	push	{r3, r4, r5, lr}
 8002b6e:	4604      	mov	r4, r0
 8002b70:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002b72:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002b76:	2a20      	cmp	r2, #32
 8002b78:	d12a      	bne.n	8002bd0 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 8002b7a:	b339      	cbz	r1, 8002bcc <HAL_UART_Transmit_DMA+0x60>
 8002b7c:	b333      	cbz	r3, 8002bcc <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 8002b7e:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8002b82:	2a01      	cmp	r2, #1
 8002b84:	d024      	beq.n	8002bd0 <HAL_UART_Transmit_DMA+0x64>
 8002b86:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b88:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8002b8a:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b8e:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 8002b90:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002b92:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b94:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b96:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002b9a:	4a0e      	ldr	r2, [pc, #56]	; (8002bd4 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8002b9c:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 8002b9e:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002ba0:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002ba2:	4a0d      	ldr	r2, [pc, #52]	; (8002bd8 <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 8002ba4:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002ba6:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002ba8:	4a0c      	ldr	r2, [pc, #48]	; (8002bdc <HAL_UART_Transmit_DMA+0x70>)
 8002baa:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002bac:	6822      	ldr	r2, [r4, #0]
 8002bae:	3204      	adds	r2, #4
 8002bb0:	f7fe fcec 	bl	800158c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002bb4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bb8:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8002bba:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8002bbc:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002bbe:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8002bc0:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002bc4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bc8:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8002bca:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8002bcc:	2001      	movs	r0, #1
 8002bce:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8002bd0:	2002      	movs	r0, #2
}
 8002bd2:	bd38      	pop	{r3, r4, r5, pc}
 8002bd4:	08002c73 	.word	0x08002c73
 8002bd8:	08002ca1 	.word	0x08002ca1
 8002bdc:	08002d6d 	.word	0x08002d6d

08002be0 <HAL_UART_Receive_DMA>:
{
 8002be0:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002be2:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
{
 8002be6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002be8:	2a20      	cmp	r2, #32
{
 8002bea:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8002bec:	d138      	bne.n	8002c60 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL) || (Size == 0U))
 8002bee:	2900      	cmp	r1, #0
 8002bf0:	d034      	beq.n	8002c5c <HAL_UART_Receive_DMA+0x7c>
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d032      	beq.n	8002c5c <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8002bf6:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8002bfa:	2a01      	cmp	r2, #1
 8002bfc:	d030      	beq.n	8002c60 <HAL_UART_Receive_DMA+0x80>
 8002bfe:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c00:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8002c02:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c06:	2222      	movs	r2, #34	; 0x22
    huart->pRxBuffPtr = pData;
 8002c08:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002c0a:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c0c:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c0e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c12:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8002c14:	4a13      	ldr	r2, [pc, #76]	; (8002c64 <HAL_UART_Receive_DMA+0x84>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002c16:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c18:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c1a:	4a13      	ldr	r2, [pc, #76]	; (8002c68 <HAL_UART_Receive_DMA+0x88>)
    huart->hdmarx->XferAbortCallback = NULL;
 8002c1c:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c1e:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002c20:	4a12      	ldr	r2, [pc, #72]	; (8002c6c <HAL_UART_Receive_DMA+0x8c>)
 8002c22:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8002c24:	460a      	mov	r2, r1
 8002c26:	1d31      	adds	r1, r6, #4
 8002c28:	f7fe fcb0 	bl	800158c <HAL_DMA_Start_IT>
    return HAL_OK;
 8002c2c:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002c2e:	682b      	ldr	r3, [r5, #0]
 8002c30:	9401      	str	r4, [sp, #4]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	9201      	str	r2, [sp, #4]
 8002c36:	685a      	ldr	r2, [r3, #4]
    __HAL_UNLOCK(huart);
 8002c38:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    __HAL_UART_CLEAR_OREFLAG(huart);
 8002c3c:	9201      	str	r2, [sp, #4]
 8002c3e:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c46:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c48:	695a      	ldr	r2, [r3, #20]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c50:	695a      	ldr	r2, [r3, #20]
 8002c52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c56:	615a      	str	r2, [r3, #20]
}
 8002c58:	b002      	add	sp, #8
 8002c5a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	e7fb      	b.n	8002c58 <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY;
 8002c60:	2002      	movs	r0, #2
 8002c62:	e7f9      	b.n	8002c58 <HAL_UART_Receive_DMA+0x78>
 8002c64:	08002cab 	.word	0x08002cab
 8002c68:	08002d61 	.word	0x08002d61
 8002c6c:	08002d6d 	.word	0x08002d6d

08002c70 <HAL_UART_TxCpltCallback>:
 8002c70:	4770      	bx	lr

08002c72 <UART_DMATransmitCplt>:
{
 8002c72:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c74:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c76:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f013 0320 	ands.w	r3, r3, #32
 8002c7e:	d10a      	bne.n	8002c96 <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8002c80:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002c82:	6813      	ldr	r3, [r2, #0]
 8002c84:	695a      	ldr	r2, [r3, #20]
 8002c86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c8a:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c92:	60da      	str	r2, [r3, #12]
 8002c94:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8002c96:	4610      	mov	r0, r2
 8002c98:	f7ff ffea 	bl	8002c70 <HAL_UART_TxCpltCallback>
 8002c9c:	bd08      	pop	{r3, pc}

08002c9e <HAL_UART_TxHalfCpltCallback>:
 8002c9e:	4770      	bx	lr

08002ca0 <UART_DMATxHalfCplt>:
{
 8002ca0:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8002ca2:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002ca4:	f7ff fffb 	bl	8002c9e <HAL_UART_TxHalfCpltCallback>
 8002ca8:	bd08      	pop	{r3, pc}

08002caa <UART_DMAReceiveCplt>:
{
 8002caa:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cac:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cae:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f013 0320 	ands.w	r3, r3, #32
 8002cb6:	d110      	bne.n	8002cda <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8002cb8:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	68d9      	ldr	r1, [r3, #12]
 8002cbe:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002cc2:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cc4:	6959      	ldr	r1, [r3, #20]
 8002cc6:	f021 0101 	bic.w	r1, r1, #1
 8002cca:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ccc:	6959      	ldr	r1, [r3, #20]
 8002cce:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002cd2:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8002cd4:	2320      	movs	r3, #32
 8002cd6:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8002cda:	4610      	mov	r0, r2
 8002cdc:	f000 fdfa 	bl	80038d4 <HAL_UART_RxCpltCallback>
 8002ce0:	bd08      	pop	{r3, pc}

08002ce2 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002ce2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002ce6:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002ce8:	2b22      	cmp	r3, #34	; 0x22
 8002cea:	d136      	bne.n	8002d5a <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002cec:	6883      	ldr	r3, [r0, #8]
 8002cee:	6901      	ldr	r1, [r0, #16]
 8002cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cf4:	6802      	ldr	r2, [r0, #0]
 8002cf6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002cf8:	d123      	bne.n	8002d42 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002cfa:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002cfc:	b9e9      	cbnz	r1, 8002d3a <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002cfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d02:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002d06:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002d08:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002d0a:	3c01      	subs	r4, #1
 8002d0c:	b2a4      	uxth	r4, r4
 8002d0e:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002d10:	b98c      	cbnz	r4, 8002d36 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002d12:	6803      	ldr	r3, [r0, #0]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	f022 0220 	bic.w	r2, r2, #32
 8002d1a:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002d1c:	68da      	ldr	r2, [r3, #12]
 8002d1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d22:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	f022 0201 	bic.w	r2, r2, #1
 8002d2a:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002d2c:	2320      	movs	r3, #32
 8002d2e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002d32:	f000 fdcf 	bl	80038d4 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002d36:	2000      	movs	r0, #0
}
 8002d38:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	f823 2b01 	strh.w	r2, [r3], #1
 8002d40:	e7e1      	b.n	8002d06 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002d42:	b921      	cbnz	r1, 8002d4e <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d44:	1c59      	adds	r1, r3, #1
 8002d46:	6852      	ldr	r2, [r2, #4]
 8002d48:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e7dc      	b.n	8002d08 <UART_Receive_IT+0x26>
 8002d4e:	6852      	ldr	r2, [r2, #4]
 8002d50:	1c59      	adds	r1, r3, #1
 8002d52:	6281      	str	r1, [r0, #40]	; 0x28
 8002d54:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002d58:	e7f7      	b.n	8002d4a <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002d5a:	2002      	movs	r0, #2
 8002d5c:	bd10      	pop	{r4, pc}

08002d5e <HAL_UART_RxHalfCpltCallback>:
 8002d5e:	4770      	bx	lr

08002d60 <UART_DMARxHalfCplt>:
{
 8002d60:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8002d62:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002d64:	f7ff fffb 	bl	8002d5e <HAL_UART_RxHalfCpltCallback>
 8002d68:	bd08      	pop	{r3, pc}

08002d6a <HAL_UART_ErrorCallback>:
 8002d6a:	4770      	bx	lr

08002d6c <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d6c:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 8002d6e:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002d70:	680b      	ldr	r3, [r1, #0]
 8002d72:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002d74:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8002d78:	2821      	cmp	r0, #33	; 0x21
 8002d7a:	d10a      	bne.n	8002d92 <UART_DMAError+0x26>
 8002d7c:	0612      	lsls	r2, r2, #24
 8002d7e:	d508      	bpl.n	8002d92 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8002d80:	2200      	movs	r2, #0
 8002d82:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002d8a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8002d92:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002d94:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8002d98:	2a22      	cmp	r2, #34	; 0x22
 8002d9a:	d106      	bne.n	8002daa <UART_DMAError+0x3e>
 8002d9c:	065b      	lsls	r3, r3, #25
 8002d9e:	d504      	bpl.n	8002daa <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8002da0:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8002da2:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8002da4:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002da6:	f7ff fd83 	bl	80028b0 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002daa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002dac:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002dae:	f043 0310 	orr.w	r3, r3, #16
 8002db2:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8002db4:	f7ff ffd9 	bl	8002d6a <HAL_UART_ErrorCallback>
 8002db8:	bd08      	pop	{r3, pc}
	...

08002dbc <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002dbc:	6803      	ldr	r3, [r0, #0]
{
 8002dbe:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002dc0:	681a      	ldr	r2, [r3, #0]
{
 8002dc2:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002dc4:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002dc6:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002dc8:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002dca:	d107      	bne.n	8002ddc <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002dcc:	0696      	lsls	r6, r2, #26
 8002dce:	d55a      	bpl.n	8002e86 <HAL_UART_IRQHandler+0xca>
 8002dd0:	068d      	lsls	r5, r1, #26
 8002dd2:	d558      	bpl.n	8002e86 <HAL_UART_IRQHandler+0xca>
}
 8002dd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002dd8:	f7ff bf83 	b.w	8002ce2 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002ddc:	f015 0501 	ands.w	r5, r5, #1
 8002de0:	d102      	bne.n	8002de8 <HAL_UART_IRQHandler+0x2c>
 8002de2:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002de6:	d04e      	beq.n	8002e86 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002de8:	07d3      	lsls	r3, r2, #31
 8002dea:	d505      	bpl.n	8002df8 <HAL_UART_IRQHandler+0x3c>
 8002dec:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dee:	bf42      	ittt	mi
 8002df0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002df2:	f043 0301 	orrmi.w	r3, r3, #1
 8002df6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002df8:	0750      	lsls	r0, r2, #29
 8002dfa:	d504      	bpl.n	8002e06 <HAL_UART_IRQHandler+0x4a>
 8002dfc:	b11d      	cbz	r5, 8002e06 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002dfe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e00:	f043 0302 	orr.w	r3, r3, #2
 8002e04:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e06:	0793      	lsls	r3, r2, #30
 8002e08:	d504      	bpl.n	8002e14 <HAL_UART_IRQHandler+0x58>
 8002e0a:	b11d      	cbz	r5, 8002e14 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002e0c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e0e:	f043 0304 	orr.w	r3, r3, #4
 8002e12:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002e14:	0716      	lsls	r6, r2, #28
 8002e16:	d504      	bpl.n	8002e22 <HAL_UART_IRQHandler+0x66>
 8002e18:	b11d      	cbz	r5, 8002e22 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e1c:	f043 0308 	orr.w	r3, r3, #8
 8002e20:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e22:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d066      	beq.n	8002ef6 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e28:	0695      	lsls	r5, r2, #26
 8002e2a:	d504      	bpl.n	8002e36 <HAL_UART_IRQHandler+0x7a>
 8002e2c:	0688      	lsls	r0, r1, #26
 8002e2e:	d502      	bpl.n	8002e36 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002e30:	4620      	mov	r0, r4
 8002e32:	f7ff ff56 	bl	8002ce2 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e36:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002e38:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e3a:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e3c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002e3e:	0711      	lsls	r1, r2, #28
 8002e40:	d402      	bmi.n	8002e48 <HAL_UART_IRQHandler+0x8c>
 8002e42:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002e46:	d01a      	beq.n	8002e7e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002e48:	f7ff fd32 	bl	80028b0 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e4c:	6823      	ldr	r3, [r4, #0]
 8002e4e:	695a      	ldr	r2, [r3, #20]
 8002e50:	0652      	lsls	r2, r2, #25
 8002e52:	d510      	bpl.n	8002e76 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e54:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002e56:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e5c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002e5e:	b150      	cbz	r0, 8002e76 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e60:	4b25      	ldr	r3, [pc, #148]	; (8002ef8 <HAL_UART_IRQHandler+0x13c>)
 8002e62:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e64:	f7fe fbd0 	bl	8001608 <HAL_DMA_Abort_IT>
 8002e68:	2800      	cmp	r0, #0
 8002e6a:	d044      	beq.n	8002ef6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e6c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002e6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e72:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e74:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002e76:	4620      	mov	r0, r4
 8002e78:	f7ff ff77 	bl	8002d6a <HAL_UART_ErrorCallback>
 8002e7c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002e7e:	f7ff ff74 	bl	8002d6a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e82:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002e84:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002e86:	0616      	lsls	r6, r2, #24
 8002e88:	d527      	bpl.n	8002eda <HAL_UART_IRQHandler+0x11e>
 8002e8a:	060d      	lsls	r5, r1, #24
 8002e8c:	d525      	bpl.n	8002eda <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e8e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002e92:	2a21      	cmp	r2, #33	; 0x21
 8002e94:	d12f      	bne.n	8002ef6 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e96:	68a2      	ldr	r2, [r4, #8]
 8002e98:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002e9c:	6a22      	ldr	r2, [r4, #32]
 8002e9e:	d117      	bne.n	8002ed0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ea0:	8811      	ldrh	r1, [r2, #0]
 8002ea2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002ea6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002ea8:	6921      	ldr	r1, [r4, #16]
 8002eaa:	b979      	cbnz	r1, 8002ecc <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002eac:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002eae:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002eb0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002eb2:	3a01      	subs	r2, #1
 8002eb4:	b292      	uxth	r2, r2
 8002eb6:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002eb8:	b9ea      	cbnz	r2, 8002ef6 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002eba:	68da      	ldr	r2, [r3, #12]
 8002ebc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ec0:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002ecc:	3201      	adds	r2, #1
 8002ece:	e7ee      	b.n	8002eae <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ed0:	1c51      	adds	r1, r2, #1
 8002ed2:	6221      	str	r1, [r4, #32]
 8002ed4:	7812      	ldrb	r2, [r2, #0]
 8002ed6:	605a      	str	r2, [r3, #4]
 8002ed8:	e7ea      	b.n	8002eb0 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002eda:	0650      	lsls	r0, r2, #25
 8002edc:	d50b      	bpl.n	8002ef6 <HAL_UART_IRQHandler+0x13a>
 8002ede:	064a      	lsls	r2, r1, #25
 8002ee0:	d509      	bpl.n	8002ef6 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ee2:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002ee4:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ee6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002eea:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002eec:	2320      	movs	r3, #32
 8002eee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002ef2:	f7ff febd 	bl	8002c70 <HAL_UART_TxCpltCallback>
 8002ef6:	bd70      	pop	{r4, r5, r6, pc}
 8002ef8:	08002efd 	.word	0x08002efd

08002efc <UART_DMAAbortOnError>:
{
 8002efc:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002efe:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f00:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002f02:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f04:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002f06:	f7ff ff30 	bl	8002d6a <HAL_UART_ErrorCallback>
 8002f0a:	bd08      	pop	{r3, pc}

08002f0c <initOT>:
		ot.readingResponse = false;

	}
}
void initOT(void) {
	ot.busy = false;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	4a08      	ldr	r2, [pc, #32]	; (8002f30 <initOT+0x24>)
 8002f10:	f882 3069 	strb.w	r3, [r2, #105]	; 0x69
	ot.complete = false;
 8002f14:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
	ot.frameSendedAndStartWaitingACK = false;
 8002f18:	f882 306b 	strb.w	r3, [r2, #107]	; 0x6b
	ot.readingResponse = false;
 8002f1c:	f882 306c 	strb.w	r3, [r2, #108]	; 0x6c
	ot.timeout = false;
 8002f20:	f882 3068 	strb.w	r3, [r2, #104]	; 0x68
	ot.index = 0;
 8002f24:	f882 3270 	strb.w	r3, [r2, #624]	; 0x270
	//OTCommon.busy = false;
	OTCommon.targetTemp = 0;
 8002f28:	4a02      	ldr	r2, [pc, #8]	; (8002f34 <initOT+0x28>)
 8002f2a:	8013      	strh	r3, [r2, #0]
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	2000159c 	.word	0x2000159c
 8002f34:	20000114 	.word	0x20000114

08002f38 <setIdleState>:
}
void setIdleState(void) {
	HAL_GPIO_WritePin(OT_RXO_GPIO_Port, OT_RXO_Pin, GPIO_PIN_SET);
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f3e:	4801      	ldr	r0, [pc, #4]	; (8002f44 <setIdleState+0xc>)
 8002f40:	f7fe bd1e 	b.w	8001980 <HAL_GPIO_WritePin>
 8002f44:	40010800 	.word	0x40010800

08002f48 <setActiveState>:
}
void setActiveState(void) {
	HAL_GPIO_WritePin(OT_RXO_GPIO_Port, OT_RXO_Pin, GPIO_PIN_RESET);
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002f4e:	4801      	ldr	r0, [pc, #4]	; (8002f54 <setActiveState+0xc>)
 8002f50:	f7fe bd16 	b.w	8001980 <HAL_GPIO_WritePin>
 8002f54:	40010800 	.word	0x40010800

08002f58 <activateBoiler>:
}
void activateBoiler(void) {
 8002f58:	b508      	push	{r3, lr}
	setIdleState();
 8002f5a:	f7ff ffed 	bl	8002f38 <setIdleState>
	HAL_Delay(1000);
}
 8002f5e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(1000);
 8002f62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f66:	f7fe b803 	b.w	8000f70 <HAL_Delay>
	...

08002f6c <startWaiting>:

	return readResponse();
}
volatile bool rised = false;
volatile uint32_t risedCount;
void startWaiting() {
 8002f6c:	b538      	push	{r3, r4, r5, lr}
	rised = false;
 8002f6e:	2500      	movs	r5, #0
 8002f70:	4b0d      	ldr	r3, [pc, #52]	; (8002fa8 <startWaiting+0x3c>)
	ot.timeout = false;
	TIM2->PSC = 64000;
 8002f72:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	rised = false;
 8002f76:	701d      	strb	r5, [r3, #0]
	ot.timeout = false;
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <startWaiting+0x40>)
	TIM2->PSC = 64000;
 8002f7a:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
	ot.timeout = false;
 8002f7e:	f883 5068 	strb.w	r5, [r3, #104]	; 0x68
	TIM2->ARR =1200;
 8002f82:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
	htim2.Init.Prescaler = 64000;
 8002f86:	4c0a      	ldr	r4, [pc, #40]	; (8002fb0 <startWaiting+0x44>)
	TIM2->PSC = 64000;
 8002f88:	628a      	str	r2, [r1, #40]	; 0x28
	htim2.Init.Period = 1200;
	HAL_TIM_Base_Init(&htim2);
 8002f8a:	4620      	mov	r0, r4
	TIM2->ARR =1200;
 8002f8c:	62cb      	str	r3, [r1, #44]	; 0x2c
	htim2.Init.Prescaler = 64000;
 8002f8e:	6062      	str	r2, [r4, #4]
	htim2.Init.Period = 1200;
 8002f90:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Init(&htim2);
 8002f92:	f7ff fb15 	bl	80025c0 <HAL_TIM_Base_Init>
	HAL_TIM_IC_Init(&htim2);
 8002f96:	4620      	mov	r0, r4
 8002f98:	f7ff fb2c 	bl	80025f4 <HAL_TIM_IC_Init>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	4620      	mov	r0, r4
}
 8002fa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002fa4:	f7ff bbfe 	b.w	80027a4 <HAL_TIM_IC_Start_IT>
 8002fa8:	20000046 	.word	0x20000046
 8002fac:	2000159c 	.word	0x2000159c
 8002fb0:	2000155c 	.word	0x2000155c

08002fb4 <checkACK>:
bool checkACK(void) {
	if (TIM2->CNT >= TIM2->ARR) {
 8002fb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002fb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
bool checkACK(void) {
 8002fbc:	b510      	push	{r4, lr}
	if (TIM2->CNT >= TIM2->ARR) {
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d307      	bcc.n	8002fd2 <checkACK+0x1e>
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	480e      	ldr	r0, [pc, #56]	; (8003000 <checkACK+0x4c>)
 8002fc6:	f7ff fc19 	bl	80027fc <HAL_TIM_IC_Stop_IT>
		ot.timeout = true;
 8002fca:	2201      	movs	r2, #1
 8002fcc:	4b0d      	ldr	r3, [pc, #52]	; (8003004 <checkACK+0x50>)
 8002fce:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	}
	if (rised) {
 8002fd2:	4c0d      	ldr	r4, [pc, #52]	; (8003008 <checkACK+0x54>)
 8002fd4:	7822      	ldrb	r2, [r4, #0]
 8002fd6:	b132      	cbz	r2, 8002fe6 <checkACK+0x32>
		ot.timeout = false;
 8002fd8:	2100      	movs	r1, #0
 8002fda:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <checkACK+0x50>)
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002fdc:	4808      	ldr	r0, [pc, #32]	; (8003000 <checkACK+0x4c>)
		ot.timeout = false;
 8002fde:	f883 1068 	strb.w	r1, [r3, #104]	; 0x68
		HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002fe2:	f7ff fc0b 	bl	80027fc <HAL_TIM_IC_Stop_IT>
	}
	return rised || TIM2->CNT >= TIM2->ARR;
 8002fe6:	7823      	ldrb	r3, [r4, #0]
 8002fe8:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8002fec:	b93b      	cbnz	r3, 8002ffe <checkACK+0x4a>
 8002fee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ff2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	4298      	cmp	r0, r3
 8002ff8:	bf34      	ite	cc
 8002ffa:	2000      	movcc	r0, #0
 8002ffc:	2001      	movcs	r0, #1
}
 8002ffe:	bd10      	pop	{r4, pc}
 8003000:	2000155c 	.word	0x2000155c
 8003004:	2000159c 	.word	0x2000159c
 8003008:	20000046 	.word	0x20000046

0800300c <startReadResponse>:
volatile uint32_t ttime[64];
volatile bool rf[64];
volatile swIndex = 0;
//uint32_t ddd=0;

void startReadResponse(void) {
 800300c:	b538      	push	{r3, r4, r5, lr}
	ot.rx_ext.raw = 0;
 800300e:	2500      	movs	r5, #0
 8003010:	4b0d      	ldr	r3, [pc, #52]	; (8003048 <startReadResponse+0x3c>)
	swIndex = 0;
	TIM2->PSC = 64;
 8003012:	2140      	movs	r1, #64	; 0x40
	ot.rx_ext.raw = 0;
 8003014:	60dd      	str	r5, [r3, #12]
	swIndex = 0;
 8003016:	4b0d      	ldr	r3, [pc, #52]	; (800304c <startReadResponse+0x40>)
	TIM2->ARR = 40000;
 8003018:	f649 4240 	movw	r2, #40000	; 0x9c40
	swIndex = 0;
 800301c:	601d      	str	r5, [r3, #0]
	TIM2->PSC = 64;
 800301e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	TIM2->CNT = 0;
	htim2.Init.Prescaler = 64;
 8003022:	4c0b      	ldr	r4, [pc, #44]	; (8003050 <startReadResponse+0x44>)
	TIM2->PSC = 64;
 8003024:	6299      	str	r1, [r3, #40]	; 0x28
	htim2.Init.Period = 40000;
	HAL_TIM_IC_Init(&htim2);
 8003026:	4620      	mov	r0, r4
	TIM2->ARR = 40000;
 8003028:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CNT = 0;
 800302a:	625d      	str	r5, [r3, #36]	; 0x24
	htim2.Init.Prescaler = 64;
 800302c:	6061      	str	r1, [r4, #4]
	htim2.Init.Period = 40000;
 800302e:	60e2      	str	r2, [r4, #12]
	HAL_TIM_IC_Init(&htim2);
 8003030:	f7ff fae0 	bl	80025f4 <HAL_TIM_IC_Init>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8003034:	4629      	mov	r1, r5
 8003036:	4620      	mov	r0, r4
 8003038:	f7ff fbb4 	bl	80027a4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800303c:	4620      	mov	r0, r4
}
 800303e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8003042:	2104      	movs	r1, #4
 8003044:	f7ff bbae 	b.w	80027a4 <HAL_TIM_IC_Start_IT>
 8003048:	2000159c 	.word	0x2000159c
 800304c:	20000050 	.word	0x20000050
 8003050:	2000155c 	.word	0x2000155c

08003054 <checkTimerOVF>:
bool checkTimerOVF(void) {
	return TIM2->CNT >= TIM2->ARR;
 8003054:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003058:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800305a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 800305c:	4298      	cmp	r0, r3
 800305e:	bf34      	ite	cc
 8003060:	2000      	movcc	r0, #0
 8003062:	2001      	movcs	r0, #1
 8003064:	4770      	bx	lr
	...

08003068 <calculateResponse>:
uint32_t calculateResponse(void) {
 8003068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 800306a:	2100      	movs	r1, #0
 800306c:	4811      	ldr	r0, [pc, #68]	; (80030b4 <calculateResponse+0x4c>)
 800306e:	f7ff fbc5 	bl	80027fc <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_2);
 8003072:	2104      	movs	r1, #4
 8003074:	480f      	ldr	r0, [pc, #60]	; (80030b4 <calculateResponse+0x4c>)
 8003076:	f7ff fbc1 	bl	80027fc <HAL_TIM_IC_Stop_IT>
	int cnt = 0;
 800307a:	2400      	movs	r4, #0
	uint32_t response = 0;
	if (!rf[0])
		response |= (1 << 0);
	uint32_t oldt = ttime[0];
	for (int i = 1; i < 64; i++) {
 800307c:	2301      	movs	r3, #1
	if (!rf[0])
 800307e:	490e      	ldr	r1, [pc, #56]	; (80030b8 <calculateResponse+0x50>)
	uint32_t oldt = ttime[0];
 8003080:	4a0e      	ldr	r2, [pc, #56]	; (80030bc <calculateResponse+0x54>)
	if (!rf[0])
 8003082:	7808      	ldrb	r0, [r1, #0]
	uint32_t oldt = ttime[0];
 8003084:	6815      	ldr	r5, [r2, #0]
	uint32_t response = 0;
 8003086:	f080 0001 	eor.w	r0, r0, #1
		if (ttime[i] > oldt + 900) {
 800308a:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 800308e:	f505 7661 	add.w	r6, r5, #900	; 0x384
 8003092:	42b7      	cmp	r7, r6
 8003094:	d909      	bls.n	80030aa <calculateResponse+0x42>
			response = response << 1;
			if (!rf[i])
 8003096:	5ccd      	ldrb	r5, [r1, r3]
			response = response << 1;
 8003098:	0040      	lsls	r0, r0, #1
			if (!rf[i])
 800309a:	b90d      	cbnz	r5, 80030a0 <calculateResponse+0x38>
				response |= 1;
 800309c:	f040 0001 	orr.w	r0, r0, #1
			oldt = ttime[i];
			cnt++;
 80030a0:	3401      	adds	r4, #1
			if (cnt == 31)
 80030a2:	2c1f      	cmp	r4, #31
			oldt = ttime[i];
 80030a4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
			if (cnt == 31)
 80030a8:	d002      	beq.n	80030b0 <calculateResponse+0x48>
	for (int i = 1; i < 64; i++) {
 80030aa:	3301      	adds	r3, #1
 80030ac:	2b40      	cmp	r3, #64	; 0x40
 80030ae:	d1ec      	bne.n	800308a <calculateResponse+0x22>
				break;
		}
	}
	return response;
}
 80030b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030b2:	bf00      	nop
 80030b4:	2000155c 	.word	0x2000155c
 80030b8:	20000059 	.word	0x20000059
 80030bc:	20001400 	.word	0x20001400

080030c0 <delayMicros>:
	 }
	 }*/
	ot.rx.raw = calculateResponse();	  //response;
	return ot.rx.raw;
}
void delayMicros(uint32_t t) {
 80030c0:	b510      	push	{r4, lr}
	TIM4->ARR = t * 2;
 80030c2:	4c07      	ldr	r4, [pc, #28]	; (80030e0 <delayMicros+0x20>)
 80030c4:	0040      	lsls	r0, r0, #1
 80030c6:	62e0      	str	r0, [r4, #44]	; 0x2c
	HAL_TIM_Base_Start(&htim4);
 80030c8:	4806      	ldr	r0, [pc, #24]	; (80030e4 <delayMicros+0x24>)
 80030ca:	f7ff f89a 	bl	8002202 <HAL_TIM_Base_Start>
	while (TIM4->CNT < TIM4->ARR) {
 80030ce:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80030d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d3fb      	bcc.n	80030ce <delayMicros+0xe>

	}
	HAL_TIM_Base_Stop(&htim4);
 80030d6:	4803      	ldr	r0, [pc, #12]	; (80030e4 <delayMicros+0x24>)
}
 80030d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_Base_Stop(&htim4);
 80030dc:	f7ff b89e 	b.w	800221c <HAL_TIM_Base_Stop>
 80030e0:	40000800 	.word	0x40000800
 80030e4:	20000118 	.word	0x20000118

080030e8 <sendBit>:
void sendBit(bool high) {
 80030e8:	b510      	push	{r4, lr}
	if (high)
 80030ea:	4604      	mov	r4, r0
 80030ec:	b170      	cbz	r0, 800310c <sendBit+0x24>
		setActiveState();
 80030ee:	f7ff ff2b 	bl	8002f48 <setActiveState>
	delayMicros(500);
 80030f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030f6:	f7ff ffe3 	bl	80030c0 <delayMicros>
	if (high)
 80030fa:	b154      	cbz	r4, 8003112 <sendBit+0x2a>
		setIdleState();
 80030fc:	f7ff ff1c 	bl	8002f38 <setIdleState>
}
 8003100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	delayMicros(500);
 8003104:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003108:	f7ff bfda 	b.w	80030c0 <delayMicros>
		setIdleState();
 800310c:	f7ff ff14 	bl	8002f38 <setIdleState>
 8003110:	e7ef      	b.n	80030f2 <sendBit+0xa>
		setActiveState();
 8003112:	f7ff ff19 	bl	8002f48 <setActiveState>
 8003116:	e7f3      	b.n	8003100 <sendBit+0x18>

08003118 <sendFrame>:
void sendFrame(uint32_t request) {
 8003118:	b538      	push	{r3, r4, r5, lr}
 800311a:	4605      	mov	r5, r0
	sendBit(true); //start bit
 800311c:	2001      	movs	r0, #1
 800311e:	f7ff ffe3 	bl	80030e8 <sendBit>
	for (int i = 31; i >= 0; i--) {
 8003122:	241f      	movs	r4, #31
		sendBit((request >> i & 1)); //bitRead(request, i));
 8003124:	fa25 f004 	lsr.w	r0, r5, r4
 8003128:	f000 0001 	and.w	r0, r0, #1
 800312c:	f7ff ffdc 	bl	80030e8 <sendBit>
	for (int i = 31; i >= 0; i--) {
 8003130:	f114 34ff 	adds.w	r4, r4, #4294967295
 8003134:	d2f6      	bcs.n	8003124 <sendFrame+0xc>
	sendBit(true); //stop bit
 8003136:	2001      	movs	r0, #1
 8003138:	f7ff ffd6 	bl	80030e8 <sendBit>
}
 800313c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	setIdleState();
 8003140:	f7ff befa 	b.w	8002f38 <setIdleState>

08003144 <OTRoute>:
void OTRoute(void) {
 8003144:	b537      	push	{r0, r1, r2, r4, r5, lr}
	if (!ot.busy) {
 8003146:	4c43      	ldr	r4, [pc, #268]	; (8003254 <OTRoute+0x110>)
 8003148:	f894 1069 	ldrb.w	r1, [r4, #105]	; 0x69
 800314c:	bb21      	cbnz	r1, 8003198 <OTRoute+0x54>
		ot.busy = true;
 800314e:	2501      	movs	r5, #1
		reqU.raw = ot.dataRegisters[readReq[ot.index]];
 8003150:	f894 3270 	ldrb.w	r3, [r4, #624]	; 0x270
 8003154:	4a40      	ldr	r2, [pc, #256]	; (8003258 <OTRoute+0x114>)
							reqU.frame = req1;
 8003156:	f8ad 1004 	strh.w	r1, [sp, #4]
		reqU.raw = ot.dataRegisters[readReq[ot.index]];
 800315a:	5cd3      	ldrb	r3, [r2, r3]
		ot.busy = true;
 800315c:	f884 5069 	strb.w	r5, [r4, #105]	; 0x69
							if(reqU.frame.MSG_TYPE == OT_MSG_TYPE_S_UNKNOWN_DATAID)
 8003160:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8003164:	f892 2073 	ldrb.w	r2, [r2, #115]	; 0x73
							reqU.frame = req1;
 8003168:	f88d 3006 	strb.w	r3, [sp, #6]
							if(reqU.frame.MSG_TYPE == OT_MSG_TYPE_S_UNKNOWN_DATAID)
 800316c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8003170:	f1a2 0070 	sub.w	r0, r2, #112	; 0x70
							reqU.frame = req1;
 8003174:	f89d 3007 	ldrb.w	r3, [sp, #7]
							if(reqU.frame.MSG_TYPE == OT_MSG_TYPE_S_UNKNOWN_DATAID)
 8003178:	4242      	negs	r2, r0
 800317a:	4142      	adcs	r2, r0
							reqU.frame = req1;
 800317c:	f361 1306 	bfi	r3, r1, #4, #3
 8003180:	f362 13c7 	bfi	r3, r2, #7, #1
 8003184:	f88d 3007 	strb.w	r3, [sp, #7]
 8003188:	9801      	ldr	r0, [sp, #4]
		ot.tx.raw = reqU.raw;//requests[ot.index];
 800318a:	6120      	str	r0, [r4, #16]
		sendFrame(ot.tx.raw);
 800318c:	f7ff ffc4 	bl	8003118 <sendFrame>
		startWaiting();
 8003190:	f7ff feec 	bl	8002f6c <startWaiting>
		ot.frameSendedAndStartWaitingACK = true;
 8003194:	f884 506b 	strb.w	r5, [r4, #107]	; 0x6b
	if (ot.frameSendedAndStartWaitingACK && checkACK()) {
 8003198:	f894 306b 	ldrb.w	r3, [r4, #107]	; 0x6b
 800319c:	b393      	cbz	r3, 8003204 <OTRoute+0xc0>
 800319e:	f7ff ff09 	bl	8002fb4 <checkACK>
 80031a2:	b378      	cbz	r0, 8003204 <OTRoute+0xc0>
		ot.frameSendedAndStartWaitingACK = false;
 80031a4:	2300      	movs	r3, #0
 80031a6:	f884 306b 	strb.w	r3, [r4, #107]	; 0x6b
		if (!ot.timeout) {
 80031aa:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 80031ae:	bb33      	cbnz	r3, 80031fe <OTRoute+0xba>
			delayMicros(1000 * 1.25);
 80031b0:	f240 40e2 	movw	r0, #1250	; 0x4e2
 80031b4:	f7ff ff84 	bl	80030c0 <delayMicros>
			startReadResponse();
 80031b8:	f7ff ff28 	bl	800300c <startReadResponse>
			ot.readingResponse = true;
 80031bc:	2301      	movs	r3, #1
 80031be:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
			while (!checkTimerOVF()) {
 80031c2:	f7ff ff47 	bl	8003054 <checkTimerOVF>
 80031c6:	2800      	cmp	r0, #0
 80031c8:	d0fb      	beq.n	80031c2 <OTRoute+0x7e>
			ot.rx.raw = calculateResponse();
 80031ca:	f7ff ff4d 	bl	8003068 <calculateResponse>
			if ( (ot.rx.frame.MSG_TYPE == OT_MSG_TYPE_S_READ_ACK
 80031ce:	0e03      	lsrs	r3, r0, #24
 80031d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80031d4:	2b40      	cmp	r3, #64	; 0x40
			ot.rx.raw = calculateResponse();
 80031d6:	60a0      	str	r0, [r4, #8]
			if ( (ot.rx.frame.MSG_TYPE == OT_MSG_TYPE_S_READ_ACK
 80031d8:	d10a      	bne.n	80031f0 <OTRoute+0xac>
				ot.dataRegisters[ot.rx.frame.DATA_ID] = ot.rx.raw;
 80031da:	7aa2      	ldrb	r2, [r4, #10]
				dv.raw = ot.rx.frame.DATA_VALUE;
 80031dc:	491f      	ldr	r1, [pc, #124]	; (800325c <OTRoute+0x118>)
				ot.dataRegisters[ot.rx.frame.DATA_ID] = ot.rx.raw;
 80031de:	f102 031c 	add.w	r3, r2, #28
 80031e2:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
				dv.raw = ot.rx.frame.DATA_VALUE;
 80031e6:	8923      	ldrh	r3, [r4, #8]
 80031e8:	800b      	strh	r3, [r1, #0]
				if (ot.rx.frame.DATA_ID == 0) {
 80031ea:	b9b2      	cbnz	r2, 800321a <OTRoute+0xd6>
					OTDR.ID0 = dv.ID0;
 80031ec:	4a1c      	ldr	r2, [pc, #112]	; (8003260 <OTRoute+0x11c>)
 80031ee:	8013      	strh	r3, [r2, #0]
			if (ot.index > RRLEN){
 80031f0:	f894 3270 	ldrb.w	r3, [r4, #624]	; 0x270
 80031f4:	2b1a      	cmp	r3, #26
 80031f6:	d924      	bls.n	8003242 <OTRoute+0xfe>
				ot.index = 0;
 80031f8:	2300      	movs	r3, #0
 80031fa:	f884 3270 	strb.w	r3, [r4, #624]	; 0x270
		ot.complete = true;
 80031fe:	2301      	movs	r3, #1
 8003200:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
	if (ot.readingResponse && checkTimerOVF()) {
 8003204:	f894 306c 	ldrb.w	r3, [r4, #108]	; 0x6c
 8003208:	b12b      	cbz	r3, 8003216 <OTRoute+0xd2>
 800320a:	f7ff ff23 	bl	8003054 <checkTimerOVF>
 800320e:	b110      	cbz	r0, 8003216 <OTRoute+0xd2>
		ot.readingResponse = false;
 8003210:	2300      	movs	r3, #0
 8003212:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
 8003216:	b003      	add	sp, #12
 8003218:	bd30      	pop	{r4, r5, pc}
				if (ot.rx.frame.DATA_ID == 3) {
 800321a:	2a03      	cmp	r2, #3
 800321c:	d102      	bne.n	8003224 <OTRoute+0xe0>
					OTDR.ID3 = dv.ID3;
 800321e:	4a10      	ldr	r2, [pc, #64]	; (8003260 <OTRoute+0x11c>)
 8003220:	8093      	strh	r3, [r2, #4]
 8003222:	e7e5      	b.n	80031f0 <OTRoute+0xac>
				if (ot.rx.frame.DATA_ID == 5) {
 8003224:	2a05      	cmp	r2, #5
 8003226:	d102      	bne.n	800322e <OTRoute+0xea>
					OTDR.ID5 = dv.ID5;
 8003228:	4a0d      	ldr	r2, [pc, #52]	; (8003260 <OTRoute+0x11c>)
 800322a:	80d3      	strh	r3, [r2, #6]
 800322c:	e7e0      	b.n	80031f0 <OTRoute+0xac>
				if (ot.rx.frame.DATA_ID == 125)
 800322e:	2a7d      	cmp	r2, #125	; 0x7d
 8003230:	d102      	bne.n	8003238 <OTRoute+0xf4>
					OTDR.ID125 = dv.ID125;
 8003232:	4a0b      	ldr	r2, [pc, #44]	; (8003260 <OTRoute+0x11c>)
 8003234:	8193      	strh	r3, [r2, #12]
 8003236:	e7db      	b.n	80031f0 <OTRoute+0xac>
				if (ot.rx.frame.DATA_ID == 127)
 8003238:	2a7f      	cmp	r2, #127	; 0x7f
					OTDR.ID127 = dv.ID127;
 800323a:	bf04      	itt	eq
 800323c:	4a08      	ldreq	r2, [pc, #32]	; (8003260 <OTRoute+0x11c>)
 800323e:	8213      	strheq	r3, [r2, #16]
 8003240:	e7d6      	b.n	80031f0 <OTRoute+0xac>
				ot.index++;
 8003242:	3301      	adds	r3, #1
				HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8003244:	2140      	movs	r1, #64	; 0x40
 8003246:	4807      	ldr	r0, [pc, #28]	; (8003264 <OTRoute+0x120>)
				ot.index++;
 8003248:	f884 3270 	strb.w	r3, [r4, #624]	; 0x270
				HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 800324c:	f7fe fb9d 	bl	800198a <HAL_GPIO_TogglePin>
 8003250:	e7d5      	b.n	80031fe <OTRoute+0xba>
 8003252:	bf00      	nop
 8003254:	2000159c 	.word	0x2000159c
 8003258:	20000008 	.word	0x20000008
 800325c:	20000044 	.word	0x20000044
 8003260:	2000185c 	.word	0x2000185c
 8003264:	40011000 	.word	0x40011000

08003268 <OWInit>:
void OWTransmit(void);
void OWReceive(void);

//1 wire
void OWInit(void) {
	temp.TransmitReceive = false;
 8003268:	2200      	movs	r2, #0
	temp.busy = true;
 800326a:	2101      	movs	r1, #1
	temp.TransmitReceive = false;
 800326c:	4b02      	ldr	r3, [pc, #8]	; (8003278 <OWInit+0x10>)
 800326e:	721a      	strb	r2, [r3, #8]
	temp.busy = true;
 8003270:	7259      	strb	r1, [r3, #9]
	temp.transmitInProgress = false;
 8003272:	729a      	strb	r2, [r3, #10]
	temp.receiveInProgress = false;
 8003274:	72da      	strb	r2, [r3, #11]
 8003276:	4770      	bx	lr
 8003278:	20000380 	.word	0x20000380

0800327c <OWTick>:
//temp.TransmitReceive = false;
//HAL_Delay(200);
//OWReceive();
}
void OWTick(void) {
	if (!temp.transmitInProgress && !temp.receiveInProgress) {
 800327c:	4b05      	ldr	r3, [pc, #20]	; (8003294 <OWTick+0x18>)
 800327e:	7a9a      	ldrb	r2, [r3, #10]
 8003280:	b932      	cbnz	r2, 8003290 <OWTick+0x14>
 8003282:	7ad9      	ldrb	r1, [r3, #11]
 8003284:	b921      	cbnz	r1, 8003290 <OWTick+0x14>
		temp.TransmitReceive = !temp.TransmitReceive;
 8003286:	7a1a      	ldrb	r2, [r3, #8]
		temp.busy = false;
 8003288:	7259      	strb	r1, [r3, #9]
		temp.TransmitReceive = !temp.TransmitReceive;
 800328a:	f082 0201 	eor.w	r2, r2, #1
 800328e:	721a      	strb	r2, [r3, #8]
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	20000380 	.word	0x20000380

08003298 <OWReset>:
bool OWReset(void) {
	uint8_t tx = 0xf0;
	uint8_t rx = 0;

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 9600;
 8003298:	f44f 5316 	mov.w	r3, #9600	; 0x2580
bool OWReset(void) {
 800329c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	huart2.Instance = USART2;
 80032a0:	4c19      	ldr	r4, [pc, #100]	; (8003308 <OWReset+0x70>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 80032a2:	270c      	movs	r7, #12
	huart2.Init.BaudRate = 9600;
 80032a4:	6063      	str	r3, [r4, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032a6:	2300      	movs	r3, #0
	huart2.Instance = USART2;
 80032a8:	f8df 8060 	ldr.w	r8, [pc, #96]	; 800330c <OWReset+0x74>
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80032ac:	4620      	mov	r0, r4
	huart2.Instance = USART2;
 80032ae:	f8c4 8000 	str.w	r8, [r4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032b2:	60a3      	str	r3, [r4, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80032b4:	60e3      	str	r3, [r4, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80032b6:	6123      	str	r3, [r4, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80032b8:	6167      	str	r7, [r4, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ba:	61a3      	str	r3, [r4, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032bc:	61e3      	str	r3, [r4, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80032be:	f7ff fbcb 	bl	8002a58 <HAL_UART_Init>
 80032c2:	4605      	mov	r5, r0
 80032c4:	b100      	cbz	r0, 80032c8 <OWReset+0x30>
 80032c6:	e7fe      	b.n	80032c6 <OWReset+0x2e>
		_Error_Handler(__FILE__, __LINE__);
	}

	huart2.Instance->DR = tx;
 80032c8:	22f0      	movs	r2, #240	; 0xf0
 80032ca:	6823      	ldr	r3, [r4, #0]
	HAL_Delay(10);
 80032cc:	200a      	movs	r0, #10
	huart2.Instance->DR = tx;
 80032ce:	605a      	str	r2, [r3, #4]
	HAL_Delay(10);
 80032d0:	f7fd fe4e 	bl	8000f70 <HAL_Delay>
	rx = huart2.Instance->DR;
 80032d4:	6823      	ldr	r3, [r4, #0]
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80032d6:	4620      	mov	r0, r4
	rx = huart2.Instance->DR;
 80032d8:	685e      	ldr	r6, [r3, #4]
	huart2.Init.BaudRate = 115200;
 80032da:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	rx = huart2.Instance->DR;
 80032de:	b2f6      	uxtb	r6, r6
	huart2.Instance = USART2;
 80032e0:	f8c4 8000 	str.w	r8, [r4]
	huart2.Init.BaudRate = 115200;
 80032e4:	6063      	str	r3, [r4, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032e6:	60a5      	str	r5, [r4, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80032e8:	60e5      	str	r5, [r4, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80032ea:	6125      	str	r5, [r4, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80032ec:	6167      	str	r7, [r4, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ee:	61a5      	str	r5, [r4, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80032f0:	61e5      	str	r5, [r4, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80032f2:	f7ff fbb1 	bl	8002a58 <HAL_UART_Init>
 80032f6:	b100      	cbz	r0, 80032fa <OWReset+0x62>
 80032f8:	e7fe      	b.n	80032f8 <OWReset+0x60>
	}
	if (rx == 0xf0)
		return false;

	return true;
}
 80032fa:	f1b6 00f0 	subs.w	r0, r6, #240	; 0xf0
 80032fe:	bf18      	it	ne
 8003300:	2001      	movne	r0, #1
 8003302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003306:	bf00      	nop
 8003308:	20001810 	.word	0x20001810
 800330c:	40004400 	.word	0x40004400

08003310 <OWTransmit>:

void OWTransmit(void) {
	temp.transmitInProgress = true;
 8003310:	2301      	movs	r3, #1
void OWTransmit(void) {
 8003312:	b510      	push	{r4, lr}
	temp.transmitInProgress = true;
 8003314:	4c07      	ldr	r4, [pc, #28]	; (8003334 <OWTransmit+0x24>)
 8003316:	72a3      	strb	r3, [r4, #10]
	//temp.busy = true;
	temp.reset = OWReset();
 8003318:	f7ff ffbe 	bl	8003298 <OWReset>
 800331c:	70a0      	strb	r0, [r4, #2]
	if (temp.reset)
 800331e:	b130      	cbz	r0, 800332e <OWTransmit+0x1e>
		HAL_UART_Transmit(&huart2, &convert_T, 16, 5000);
 8003320:	f241 3388 	movw	r3, #5000	; 0x1388
 8003324:	2210      	movs	r2, #16
 8003326:	4904      	ldr	r1, [pc, #16]	; (8003338 <OWTransmit+0x28>)
 8003328:	4804      	ldr	r0, [pc, #16]	; (800333c <OWTransmit+0x2c>)
 800332a:	f7ff fbc3 	bl	8002ab4 <HAL_UART_Transmit>
	//temp.TransmitReceive = false;
	temp.transmitInProgress = false;
 800332e:	2300      	movs	r3, #0
 8003330:	72a3      	strb	r3, [r4, #10]
 8003332:	bd10      	pop	{r4, pc}
 8003334:	20000380 	.word	0x20000380
 8003338:	08004478 	.word	0x08004478
 800333c:	20001810 	.word	0x20001810

08003340 <OWReceive>:
}
void OWReceive(void) {
	temp.receiveInProgress = true;
 8003340:	2301      	movs	r3, #1
void OWReceive(void) {
 8003342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	temp.receiveInProgress = true;
 8003346:	4c1d      	ldr	r4, [pc, #116]	; (80033bc <OWReceive+0x7c>)
 8003348:	72e3      	strb	r3, [r4, #11]
	//temp.busy = true;
	uint8_t rx = 0;
	uint8_t i = 0;

	temp.reset = OWReset();
 800334a:	f7ff ffa5 	bl	8003298 <OWReset>
 800334e:	70a0      	strb	r0, [r4, #2]
	if (temp.reset) {
 8003350:	b378      	cbz	r0, 80033b2 <OWReceive+0x72>
		temp.raw = 0;
 8003352:	2300      	movs	r3, #0
		HAL_UART_Transmit(&huart2, &read_scratch, 16, 5000);
 8003354:	2210      	movs	r2, #16
		temp.raw = 0;
 8003356:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, &read_scratch, 16, 5000);
 8003358:	4919      	ldr	r1, [pc, #100]	; (80033c0 <OWReceive+0x80>)
 800335a:	f241 3388 	movw	r3, #5000	; 0x1388
 800335e:	4819      	ldr	r0, [pc, #100]	; (80033c4 <OWReceive+0x84>)
 8003360:	f7ff fba8 	bl	8002ab4 <HAL_UART_Transmit>
 8003364:	2510      	movs	r5, #16

		for (i = 0; i < 16; i++) {
			huart2.Instance->DR = 0xff;
 8003366:	27ff      	movs	r7, #255	; 0xff
 8003368:	4e16      	ldr	r6, [pc, #88]	; (80033c4 <OWReceive+0x84>)
			HAL_Delay(10);
			rx = huart2.Instance->DR;

			if (rx == 0xff) {
				temp.raw = (temp.raw >> 1) | 0x8000;
 800336a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80033c8 <OWReceive+0x88>
			huart2.Instance->DR = 0xff;
 800336e:	6833      	ldr	r3, [r6, #0]
			HAL_Delay(10);
 8003370:	200a      	movs	r0, #10
			huart2.Instance->DR = 0xff;
 8003372:	605f      	str	r7, [r3, #4]
			HAL_Delay(10);
 8003374:	f7fd fdfc 	bl	8000f70 <HAL_Delay>
			rx = huart2.Instance->DR;
 8003378:	6833      	ldr	r3, [r6, #0]
 800337a:	3d01      	subs	r5, #1
 800337c:	685b      	ldr	r3, [r3, #4]
			if (rx == 0xff) {
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2bff      	cmp	r3, #255	; 0xff
				temp.raw = (temp.raw >> 1) | 0x8000;
 8003382:	8823      	ldrh	r3, [r4, #0]
 8003384:	bf0c      	ite	eq
 8003386:	ea48 0353 	orreq.w	r3, r8, r3, lsr #1
			} else {
				temp.raw = temp.raw >> 1;
 800338a:	085b      	lsrne	r3, r3, #1
		for (i = 0; i < 16; i++) {
 800338c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
				temp.raw = temp.raw >> 1;
 8003390:	8023      	strh	r3, [r4, #0]
		for (i = 0; i < 16; i++) {
 8003392:	d1ec      	bne.n	800336e <OWReceive+0x2e>
			}
		}
		//HAL_UART_Receive(&huart2,&scratch,16,2000);
		//HAL_UART_*/
		HAL_Delay(1);
 8003394:	2001      	movs	r0, #1
 8003396:	f7fd fdeb 	bl	8000f70 <HAL_Delay>
		temp.out = (temp.out + (int) (temp.raw >> 4)) / 2;
 800339a:	8820      	ldrh	r0, [r4, #0]
 800339c:	0900      	lsrs	r0, r0, #4
 800339e:	f7fd fbfb 	bl	8000b98 <__aeabi_i2f>
 80033a2:	6861      	ldr	r1, [r4, #4]
 80033a4:	f7fd fb44 	bl	8000a30 <__addsf3>
 80033a8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80033ac:	f7fd fc48 	bl	8000c40 <__aeabi_fmul>
 80033b0:	6060      	str	r0, [r4, #4]
	}
	//temp.TransmitReceive = true;
	temp.receiveInProgress = false;
 80033b2:	2300      	movs	r3, #0
 80033b4:	72e3      	strb	r3, [r4, #11]
 80033b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033ba:	bf00      	nop
 80033bc:	20000380 	.word	0x20000380
 80033c0:	08004488 	.word	0x08004488
 80033c4:	20001810 	.word	0x20001810
 80033c8:	ffff8000 	.word	0xffff8000

080033cc <OWRoute>:
	if (!temp.busy) {
 80033cc:	4b05      	ldr	r3, [pc, #20]	; (80033e4 <OWRoute+0x18>)
 80033ce:	7a5a      	ldrb	r2, [r3, #9]
 80033d0:	b93a      	cbnz	r2, 80033e2 <OWRoute+0x16>
		temp.busy = true;
 80033d2:	2201      	movs	r2, #1
 80033d4:	725a      	strb	r2, [r3, #9]
		if (temp.TransmitReceive)
 80033d6:	7a1b      	ldrb	r3, [r3, #8]
 80033d8:	b10b      	cbz	r3, 80033de <OWRoute+0x12>
			OWTransmit();
 80033da:	f7ff bf99 	b.w	8003310 <OWTransmit>
			OWReceive();
 80033de:	f7ff bfaf 	b.w	8003340 <OWReceive>
 80033e2:	4770      	bx	lr
 80033e4:	20000380 	.word	0x20000380

080033e8 <initADC>:
void StartAnalogADC1(uint32_t ch);
int GetAnalogADC1(void);
int ReadAnalogADC1(uint32_t ch);

void initADC(void) {
	adcChannel.Channel = ADC_CHANNEL_0; //B
 80033e8:	2200      	movs	r2, #0
	adcChannel.Rank = 1;
 80033ea:	2101      	movs	r1, #1
	adcChannel.Channel = ADC_CHANNEL_0; //B
 80033ec:	4b03      	ldr	r3, [pc, #12]	; (80033fc <initADC+0x14>)
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;

	//ADC1
	//HAL_ADC_MspInit(&hadc1);
	HAL_ADC_Start(&hadc1);
 80033ee:	4804      	ldr	r0, [pc, #16]	; (8003400 <initADC+0x18>)
	adcChannel.Channel = ADC_CHANNEL_0; //B
 80033f0:	601a      	str	r2, [r3, #0]
	adcChannel.Rank = 1;
 80033f2:	6059      	str	r1, [r3, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80033f4:	609a      	str	r2, [r3, #8]
	HAL_ADC_Start(&hadc1);
 80033f6:	f7fd be8d 	b.w	8001114 <HAL_ADC_Start>
 80033fa:	bf00      	nop
 80033fc:	20001850 	.word	0x20001850
 8003400:	20000464 	.word	0x20000464

08003404 <ReadAnalogADC1>:
	}
	return HAL_ADC_GetValue(&hadc1);
}
int ReadAnalogADC1(uint32_t ch) {
	adcChannel.Channel = ch;	  //B
	adcChannel.Rank = 1;
 8003404:	2301      	movs	r3, #1
	adcChannel.Channel = ch;	  //B
 8003406:	490b      	ldr	r1, [pc, #44]	; (8003434 <ReadAnalogADC1+0x30>)
int ReadAnalogADC1(uint32_t ch) {
 8003408:	b510      	push	{r4, lr}
	adcChannel.Rank = 1;
 800340a:	604b      	str	r3, [r1, #4]
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800340c:	2300      	movs	r3, #0

	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);	  //A4 / B
 800340e:	4c0a      	ldr	r4, [pc, #40]	; (8003438 <ReadAnalogADC1+0x34>)
	adcChannel.Channel = ch;	  //B
 8003410:	6008      	str	r0, [r1, #0]
	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);	  //A4 / B
 8003412:	4620      	mov	r0, r4
	adcChannel.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003414:	608b      	str	r3, [r1, #8]
	HAL_ADC_ConfigChannel(&hadc1, &adcChannel);	  //A4 / B
 8003416:	f7fd fdc1 	bl	8000f9c <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 800341a:	4620      	mov	r0, r4
 800341c:	f7fd fe7a 	bl	8001114 <HAL_ADC_Start>
	while ( __HAL_ADC_GET_FLAG(&hadc1, ADC_FLAG_EOC) == 0) {
 8003420:	6822      	ldr	r2, [r4, #0]
 8003422:	6813      	ldr	r3, [r2, #0]
 8003424:	079b      	lsls	r3, r3, #30
 8003426:	d5fc      	bpl.n	8003422 <ReadAnalogADC1+0x1e>
	}
	return HAL_ADC_GetValue(&hadc1);
 8003428:	4803      	ldr	r0, [pc, #12]	; (8003438 <ReadAnalogADC1+0x34>)
}
 800342a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return HAL_ADC_GetValue(&hadc1);
 800342e:	f7fd bdb1 	b.w	8000f94 <HAL_ADC_GetValue>
 8003432:	bf00      	nop
 8003434:	20001850 	.word	0x20001850
 8003438:	20000464 	.word	0x20000464
 800343c:	00000000 	.word	0x00000000

08003440 <routeADC>:
void routeADC(void) {
 8003440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		adc.v[i] = (adc.v[i] + adc.in[i] * (3.3 / 4095.0) * (3.9 + 2.2) / 3.9)
 8003444:	f20f 0990 	addw	r9, pc, #144	; 0x90
 8003448:	e9d9 8900 	ldrd	r8, r9, [r9]
	adc.in[ V4_SENSE] = ReadAnalogADC1( V4_SENSE);
 800344c:	2004      	movs	r0, #4
 800344e:	f7ff ffd9 	bl	8003404 <ReadAnalogADC1>
 8003452:	4c27      	ldr	r4, [pc, #156]	; (80034f0 <routeADC+0xb0>)
 8003454:	6160      	str	r0, [r4, #20]
	adc.in[ RPI_3V3_SENSE] = ReadAnalogADC1( RPI_3V3_SENSE);
 8003456:	2005      	movs	r0, #5
 8003458:	f7ff ffd4 	bl	8003404 <ReadAnalogADC1>
 800345c:	61a0      	str	r0, [r4, #24]
	adc.in[ USB_5V_SENSE] = ReadAnalogADC1( USB_5V_SENSE);
 800345e:	2006      	movs	r0, #6
 8003460:	f7ff ffd0 	bl	8003404 <ReadAnalogADC1>
 8003464:	61e0      	str	r0, [r4, #28]
	adc.in[ VIN_SENSE] = ReadAnalogADC1( VIN_SENSE);
 8003466:	2007      	movs	r0, #7
 8003468:	f7ff ffcc 	bl	8003404 <ReadAnalogADC1>
 800346c:	6220      	str	r0, [r4, #32]
	adc.in[ A14] = ReadAnalogADC1( A14);
 800346e:	200e      	movs	r0, #14
 8003470:	f7ff ffc8 	bl	8003404 <ReadAnalogADC1>
 8003474:	63e0      	str	r0, [r4, #60]	; 0x3c
	adc.in[ A15] = ReadAnalogADC1( A15);
 8003476:	200f      	movs	r0, #15
 8003478:	4625      	mov	r5, r4
 800347a:	f7ff ffc3 	bl	8003404 <ReadAnalogADC1>
 800347e:	3480      	adds	r4, #128	; 0x80
 8003480:	f845 0f40 	str.w	r0, [r5, #64]!
		adc.v[i] = (adc.v[i] + adc.in[i] * (3.3 / 4095.0) * (3.9 + 2.2) / 3.9)
 8003484:	f855 0c3c 	ldr.w	r0, [r5, #-60]
 8003488:	f7fc ffbc 	bl	8000404 <__aeabi_i2d>
 800348c:	4642      	mov	r2, r8
 800348e:	464b      	mov	r3, r9
 8003490:	f7fd f81e 	bl	80004d0 <__aeabi_dmul>
 8003494:	a312      	add	r3, pc, #72	; (adr r3, 80034e0 <routeADC+0xa0>)
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349a:	f7fd f819 	bl	80004d0 <__aeabi_dmul>
 800349e:	a312      	add	r3, pc, #72	; (adr r3, 80034e8 <routeADC+0xa8>)
 80034a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a4:	f7fd f93e 	bl	8000724 <__aeabi_ddiv>
 80034a8:	4606      	mov	r6, r0
 80034aa:	6868      	ldr	r0, [r5, #4]
 80034ac:	460f      	mov	r7, r1
 80034ae:	f7fc ffbb 	bl	8000428 <__aeabi_f2d>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	4630      	mov	r0, r6
 80034b8:	4639      	mov	r1, r7
 80034ba:	f7fc fe57 	bl	800016c <__adddf3>
				/ 2.0;
 80034be:	2200      	movs	r2, #0
 80034c0:	4b0c      	ldr	r3, [pc, #48]	; (80034f4 <routeADC+0xb4>)
 80034c2:	f7fd f805 	bl	80004d0 <__aeabi_dmul>
 80034c6:	f7fd fa5d 	bl	8000984 <__aeabi_d2f>
 80034ca:	f845 0f04 	str.w	r0, [r5, #4]!
	for (int i = 0; i < 16; i++)
 80034ce:	42ac      	cmp	r4, r5
 80034d0:	d1d8      	bne.n	8003484 <routeADC+0x44>
}
 80034d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034d6:	bf00      	nop
 80034d8:	e734d9b4 	.word	0xe734d9b4
 80034dc:	3f4a680c 	.word	0x3f4a680c
 80034e0:	66666666 	.word	0x66666666
 80034e4:	40186666 	.word	0x40186666
 80034e8:	33333333 	.word	0x33333333
 80034ec:	400f3333 	.word	0x400f3333
 80034f0:	2000137c 	.word	0x2000137c
 80034f4:	3fe00000 	.word	0x3fe00000

080034f8 <checkUpdate>:
	 //gprs.busy=false;
	 }*/
	return;
}

void checkUpdate() {
 80034f8:	2100      	movs	r1, #0
 80034fa:	b470      	push	{r4, r5, r6}
			 gprs.RXOvf = true;
			 }*/
			gprs.RX[gprs.i] = gprs.rx_buff[i];
			gprs.i++;
			if (gprs.i == 128) {
				gprs.i = 0;
 80034fc:	460e      	mov	r6, r1
 80034fe:	4a0f      	ldr	r2, [pc, #60]	; (800353c <checkUpdate+0x44>)
 8003500:	8ed3      	ldrh	r3, [r2, #54]	; 0x36
 8003502:	f102 0015 	add.w	r0, r2, #21
 8003506:	f102 0535 	add.w	r5, r2, #53	; 0x35
		if (gprs.rx_buff[i] != '\0') {
 800350a:	7844      	ldrb	r4, [r0, #1]
 800350c:	b95c      	cbnz	r4, 8003526 <checkUpdate+0x2e>
			}
			//free(str2);
		}
		gprs.rx_buff[i] = '\0';
 800350e:	f800 6f01 	strb.w	r6, [r0, #1]!
	for (int i = 0; i < RX_BUFFER_SIZE; i++) {
 8003512:	42a8      	cmp	r0, r5
 8003514:	d1f9      	bne.n	800350a <checkUpdate+0x12>
 8003516:	b101      	cbz	r1, 800351a <checkUpdate+0x22>
 8003518:	86d3      	strh	r3, [r2, #54]	; 0x36
		//gprs.rxChar[gprs.i] = gprs.rx_buff[i];
		//gprs.i++;
	}

	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 800351a:	2220      	movs	r2, #32
}
 800351c:	bc70      	pop	{r4, r5, r6}
	HAL_UART_Receive_DMA(&huart1, gprs.rx_buff, RX_BUFFER_SIZE);
 800351e:	4908      	ldr	r1, [pc, #32]	; (8003540 <checkUpdate+0x48>)
 8003520:	4808      	ldr	r0, [pc, #32]	; (8003544 <checkUpdate+0x4c>)
 8003522:	f7ff bb5d 	b.w	8002be0 <HAL_UART_Receive_DMA>
			gprs.RX[gprs.i] = gprs.rx_buff[i];
 8003526:	18d1      	adds	r1, r2, r3
			gprs.i++;
 8003528:	3301      	adds	r3, #1
 800352a:	b29b      	uxth	r3, r3
			if (gprs.i == 128) {
 800352c:	2b80      	cmp	r3, #128	; 0x80
			gprs.RX[gprs.i] = gprs.rx_buff[i];
 800352e:	f881 4c60 	strb.w	r4, [r1, #3168]	; 0xc60
				gprs.i = 0;
 8003532:	bf08      	it	eq
 8003534:	2300      	moveq	r3, #0
 8003536:	2101      	movs	r1, #1
 8003538:	e7e9      	b.n	800350e <checkUpdate+0x16>
 800353a:	bf00      	nop
 800353c:	20000494 	.word	0x20000494
 8003540:	200004aa 	.word	0x200004aa
 8003544:	2000133c 	.word	0x2000133c

08003548 <RPiInit>:
void RPiInit(void);
void RPiRXRoute(void);
void RPiRoute(void);
void makeResponse(void);

void RPiInit(void) {
 8003548:	b510      	push	{r4, lr}
	//HAL_UART_Receive_DMA(&huart3, RPi_UART.rx_buff, RPI_BUFFER_SIZE);
	HAL_UART_Receive_DMA(&huart3, RPi_UART.rx_buff, RPI_RX_BUFFER_SIZE);
 800354a:	4c08      	ldr	r4, [pc, #32]	; (800356c <RPiInit+0x24>)
 800354c:	223c      	movs	r2, #60	; 0x3c
 800354e:	4621      	mov	r1, r4
 8003550:	4807      	ldr	r0, [pc, #28]	; (8003570 <RPiInit+0x28>)
 8003552:	f7ff fb45 	bl	8002be0 <HAL_UART_Receive_DMA>
	RPi_UART.transmitRequered = false;
 8003556:	2200      	movs	r2, #0
	RPi_UART.len = -1;
 8003558:	f04f 31ff 	mov.w	r1, #4294967295
	RPi_UART.transmitRequered = false;
 800355c:	f804 2c0f 	strb.w	r2, [r4, #-15]
	RPi_UART.len = -1;
 8003560:	f844 1c0b 	str.w	r1, [r4, #-11]
	RPi_UART.crcChecked = false;
 8003564:	f804 2c0e 	strb.w	r2, [r4, #-14]
 8003568:	bd10      	pop	{r4, pc}
 800356a:	bf00      	nop
 800356c:	200003df 	.word	0x200003df
 8003570:	200001b4 	.word	0x200001b4

08003574 <makeResponse>:
		//HAL_UART_Transmit(&huart3, RPi_UART.tx_buff, RPI_BUFFER_SIZE, 1000);
		RPi_UART.transmitRequered = false;
	}
}
//toRPIlib
void makeResponse(void) {
 8003574:	b538      	push	{r3, r4, r5, lr}

	int16_t tmp;
	uint32_t HWID = *(__IO uint32_t *) 0x08010004;
 8003576:	4b6e      	ldr	r3, [pc, #440]	; (8003730 <makeResponse+0x1bc>)
	RPi_UART.crcChecked = false;
	uint8_t subaddress = rpiframe.frame.address >> 8 & 0xFF;
 8003578:	4c6e      	ldr	r4, [pc, #440]	; (8003734 <makeResponse+0x1c0>)
	uint32_t HWID = *(__IO uint32_t *) 0x08010004;
 800357a:	6819      	ldr	r1, [r3, #0]
	RPi_UART.crcChecked = false;
 800357c:	2300      	movs	r3, #0
	uint8_t subaddress = rpiframe.frame.address >> 8 & 0xFF;
 800357e:	8822      	ldrh	r2, [r4, #0]
	RPi_UART.crcChecked = false;
 8003580:	4d6d      	ldr	r5, [pc, #436]	; (8003738 <makeResponse+0x1c4>)
 8003582:	706b      	strb	r3, [r5, #1]
	uint8_t subaddress = rpiframe.frame.address >> 8 & 0xFF;
 8003584:	0a13      	lsrs	r3, r2, #8
	switch (rpiframe.frame.address & 0xff) {
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	3a01      	subs	r2, #1
 800358a:	2a1f      	cmp	r2, #31
 800358c:	d817      	bhi.n	80035be <makeResponse+0x4a>
 800358e:	e8df f002 	tbb	[pc, r2]
 8003592:	1f10      	.short	0x1f10
 8003594:	70383323 	.word	0x70383323
 8003598:	c116bf81 	.word	0xc116bf81
 800359c:	161616c5 	.word	0x161616c5
 80035a0:	16161616 	.word	0x16161616
 80035a4:	16161616 	.word	0x16161616
 80035a8:	16161616 	.word	0x16161616
 80035ac:	16161616 	.word	0x16161616
 80035b0:	2b16      	.short	0x2b16
	case RPi_ECHO_UART_ADDRESS:
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 80035b2:	2140      	movs	r1, #64	; 0x40
 80035b4:	4861      	ldr	r0, [pc, #388]	; (800373c <makeResponse+0x1c8>)
 80035b6:	f7fe f9e8 	bl	800198a <HAL_GPIO_TogglePin>
		//for (int i=0;i<4;i++)
		//  RPi_UART.tx_buff[i] = rpiframe.raw[i];
		//else
		//	for (int i=0;i<4;i++)
		//		RPi_UART.tx_buff[i] = 0;
		RPi_UART.transmitRequered = true;
 80035ba:	2301      	movs	r3, #1
 80035bc:	702b      	strb	r3, [r5, #0]
void makeResponse(void) {
 80035be:	2300      	movs	r3, #0
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
		//RPi_UART.tx_buff
	}*/

	for (int i = 0; i < RPI_BUFFER_SIZE; i++)
		RPi_UART.tx_buff[i] = rpiframe.raw[i];
 80035c0:	18ea      	adds	r2, r5, r3
 80035c2:	5ce1      	ldrb	r1, [r4, r3]
	for (int i = 0; i < RPI_BUFFER_SIZE; i++)
 80035c4:	3301      	adds	r3, #1
 80035c6:	2b05      	cmp	r3, #5
		RPi_UART.tx_buff[i] = rpiframe.raw[i];
 80035c8:	f882 104b 	strb.w	r1, [r2, #75]	; 0x4b
	for (int i = 0; i < RPI_BUFFER_SIZE; i++)
 80035cc:	d1f8      	bne.n	80035c0 <makeResponse+0x4c>
 80035ce:	bd38      	pop	{r3, r4, r5, pc}
		ot.RPiRequestHI = rpiframe.frame.data;
 80035d0:	8862      	ldrh	r2, [r4, #2]
 80035d2:	4b5b      	ldr	r3, [pc, #364]	; (8003740 <makeResponse+0x1cc>)
 80035d4:	801a      	strh	r2, [r3, #0]
		break;
 80035d6:	e7f2      	b.n	80035be <makeResponse+0x4a>
		rpiframe.frame.data = ot.dataRegisters[tmp]&0xFFFF;//OTDR.ID3.SlaveMemberID;
 80035d8:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80035dc:	4a58      	ldr	r2, [pc, #352]	; (8003740 <makeResponse+0x1cc>)
 80035de:	331c      	adds	r3, #28
 80035e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
		rpiframe.frame.data = (ot.dataRegisters[tmp]>>16)&0xFFFF;//OTDR.ID3.SlaveMemberID;
 80035e4:	8063      	strh	r3, [r4, #2]
 80035e6:	e7e8      	b.n	80035ba <makeResponse+0x46>
 80035e8:	4a55      	ldr	r2, [pc, #340]	; (8003740 <makeResponse+0x1cc>)
 80035ea:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 80035ee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80035f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	; 0x72
 80035f6:	e7f5      	b.n	80035e4 <makeResponse+0x70>
		HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 80035f8:	2140      	movs	r1, #64	; 0x40
 80035fa:	4850      	ldr	r0, [pc, #320]	; (800373c <makeResponse+0x1c8>)
 80035fc:	f7fe f9c5 	bl	800198a <HAL_GPIO_TogglePin>
		break;
 8003600:	e7dd      	b.n	80035be <makeResponse+0x4a>
		rpiframe.frame.data = gprs.at[subaddress].response;
 8003602:	200c      	movs	r0, #12
 8003604:	4a4f      	ldr	r2, [pc, #316]	; (8003744 <makeResponse+0x1d0>)
		if (subaddress == AT_CSQ)
 8003606:	2b15      	cmp	r3, #21
		rpiframe.frame.data = gprs.at[subaddress].response;
 8003608:	fb00 2003 	mla	r0, r0, r3, r2
 800360c:	f990 0058 	ldrsb.w	r0, [r0, #88]	; 0x58
		uint16_t d = rpiframe.frame.data;
 8003610:	8861      	ldrh	r1, [r4, #2]
		rpiframe.frame.data = gprs.at[subaddress].response;
 8003612:	8060      	strh	r0, [r4, #2]
		if (subaddress == AT_CSQ)
 8003614:	d101      	bne.n	800361a <makeResponse+0xa6>
			rpiframe.frame.data = gprs.quality;
 8003616:	7813      	ldrb	r3, [r2, #0]
 8003618:	e7e4      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == AT_CBC)
 800361a:	2b17      	cmp	r3, #23
 800361c:	d101      	bne.n	8003622 <makeResponse+0xae>
			rpiframe.frame.data = gprs.voltage;
 800361e:	8853      	ldrh	r3, [r2, #2]
 8003620:	e7e0      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == AT_CSPN) {
 8003622:	2b07      	cmp	r3, #7
 8003624:	d104      	bne.n	8003630 <makeResponse+0xbc>
			RPi_UART.pointer = gprs.operator;
 8003626:	6853      	ldr	r3, [r2, #4]
				RPi_UART.pointer = gprs.at[AT_CMGR].args;
 8003628:	60ab      	str	r3, [r5, #8]
				RPi_UART.len = 1;
 800362a:	2301      	movs	r3, #1
 800362c:	606b      	str	r3, [r5, #4]
 800362e:	e7c4      	b.n	80035ba <makeResponse+0x46>
		if (subaddress == AT_CUSD) {
 8003630:	2b08      	cmp	r3, #8
 8003632:	d117      	bne.n	8003664 <makeResponse+0xf0>
			if (d == 1) {
 8003634:	2901      	cmp	r1, #1
 8003636:	d104      	bne.n	8003642 <makeResponse+0xce>
				gprs.balanceReceived = false;
 8003638:	2300      	movs	r3, #0
				rpiframe.frame.data = 1;
 800363a:	8061      	strh	r1, [r4, #2]
				gprs.balanceRequered = true;
 800363c:	7251      	strb	r1, [r2, #9]
				gprs.balanceReceived = false;
 800363e:	7293      	strb	r3, [r2, #10]
 8003640:	e7bb      	b.n	80035ba <makeResponse+0x46>
			} else if (d == 2) {
 8003642:	2902      	cmp	r1, #2
 8003644:	d101      	bne.n	800364a <makeResponse+0xd6>
				rpiframe.frame.data = gprs.balanceReceived;
 8003646:	7a93      	ldrb	r3, [r2, #10]
 8003648:	e7cc      	b.n	80035e4 <makeResponse+0x70>
				rpiframe.frame.data = round(gprs.balance * 256.0);
 800364a:	68d0      	ldr	r0, [r2, #12]
 800364c:	f7fc feec 	bl	8000428 <__aeabi_f2d>
 8003650:	2200      	movs	r2, #0
 8003652:	4b3d      	ldr	r3, [pc, #244]	; (8003748 <makeResponse+0x1d4>)
 8003654:	f7fc ff3c 	bl	80004d0 <__aeabi_dmul>
 8003658:	f000 feb4 	bl	80043c4 <round>
 800365c:	f7fd f972 	bl	8000944 <__aeabi_d2uiz>
		tmp = round(temp.out * 256.0);
 8003660:	8060      	strh	r0, [r4, #2]
 8003662:	e7aa      	b.n	80035ba <makeResponse+0x46>
		if (subaddress == AT_CPMS) {
 8003664:	2b19      	cmp	r3, #25
 8003666:	d15c      	bne.n	8003722 <makeResponse+0x1ae>
			rpiframe.frame.data = gprs.smsCount;
 8003668:	7c13      	ldrb	r3, [r2, #16]
 800366a:	e7bb      	b.n	80035e4 <makeResponse+0x70>
				RPi_UART.pointer = gprs.at[AT_CMGR].args;
 800366c:	f8d2 317c 	ldr.w	r3, [r2, #380]	; 0x17c
 8003670:	e7da      	b.n	8003628 <makeResponse+0xb4>
		tmp = round(adc.v[rpiframe.frame.address >> 8 & 0x0f] * 256.0);
 8003672:	4a36      	ldr	r2, [pc, #216]	; (800374c <makeResponse+0x1d8>)
 8003674:	f003 030f 	and.w	r3, r3, #15
 8003678:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800367c:	6c58      	ldr	r0, [r3, #68]	; 0x44
		tmp = round(temp.out * 256.0);
 800367e:	f7fc fed3 	bl	8000428 <__aeabi_f2d>
 8003682:	2200      	movs	r2, #0
 8003684:	4b30      	ldr	r3, [pc, #192]	; (8003748 <makeResponse+0x1d4>)
 8003686:	f7fc ff23 	bl	80004d0 <__aeabi_dmul>
 800368a:	f000 fe9b 	bl	80043c4 <round>
 800368e:	f7fd f931 	bl	80008f4 <__aeabi_d2iz>
 8003692:	e7e5      	b.n	8003660 <makeResponse+0xec>
		if (subaddress == 0)
 8003694:	b91b      	cbnz	r3, 800369e <makeResponse+0x12a>
			rpiframe.frame.data = ot.timeout;
 8003696:	4b2a      	ldr	r3, [pc, #168]	; (8003740 <makeResponse+0x1cc>)
 8003698:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800369c:	e7a2      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == 1)
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d103      	bne.n	80036aa <makeResponse+0x136>
			rpiframe.frame.data = ot.index;
 80036a2:	4b27      	ldr	r3, [pc, #156]	; (8003740 <makeResponse+0x1cc>)
 80036a4:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 80036a8:	e79c      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == 2)
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d103      	bne.n	80036b6 <makeResponse+0x142>
			rpiframe.frame.data = ot.busy;
 80036ae:	4b24      	ldr	r3, [pc, #144]	; (8003740 <makeResponse+0x1cc>)
 80036b0:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80036b4:	e796      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == 3)
 80036b6:	2b03      	cmp	r3, #3
 80036b8:	d103      	bne.n	80036c2 <makeResponse+0x14e>
			rpiframe.frame.data = ot.complete;
 80036ba:	4b21      	ldr	r3, [pc, #132]	; (8003740 <makeResponse+0x1cc>)
 80036bc:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80036c0:	e790      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == 4)
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d103      	bne.n	80036ce <makeResponse+0x15a>
			rpiframe.frame.data = ot.frameSendedAndStartWaitingACK;
 80036c6:	4b1e      	ldr	r3, [pc, #120]	; (8003740 <makeResponse+0x1cc>)
 80036c8:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80036cc:	e78a      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == 5)
 80036ce:	2b05      	cmp	r3, #5
 80036d0:	d103      	bne.n	80036da <makeResponse+0x166>
			rpiframe.frame.data = ot.readingResponse;
 80036d2:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <makeResponse+0x1cc>)
 80036d4:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80036d8:	e784      	b.n	80035e4 <makeResponse+0x70>
		if (subaddress == 6){
 80036da:	2b06      	cmp	r3, #6
 80036dc:	f47f af6d 	bne.w	80035ba <makeResponse+0x46>
			(ot.busy<<1) +
 80036e0:	4a17      	ldr	r2, [pc, #92]	; (8003740 <makeResponse+0x1cc>)
			(ot.complete<<2)+
 80036e2:	f892 306a 	ldrb.w	r3, [r2, #106]	; 0x6a
			(ot.busy<<1) +
 80036e6:	f892 1069 	ldrb.w	r1, [r2, #105]	; 0x69
			(ot.complete<<2)+
 80036ea:	009b      	lsls	r3, r3, #2
			(ot.busy<<1) +
 80036ec:	eb03 0141 	add.w	r1, r3, r1, lsl #1
			rpiframe.frame.data = (ot.timeout) +
 80036f0:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
			(ot.busy<<1) +
 80036f4:	440b      	add	r3, r1
			(ot.frameSendedAndStartWaitingACK<<3)+
 80036f6:	f892 106b 	ldrb.w	r1, [r2, #107]	; 0x6b
			(ot.complete<<2)+
 80036fa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
			(ot.readingResponse<<4)+
 80036fe:	f892 106c 	ldrb.w	r1, [r2, #108]	; 0x6c
			(ot.index<<8);
 8003702:	f892 2270 	ldrb.w	r2, [r2, #624]	; 0x270
			(ot.frameSendedAndStartWaitingACK<<3)+
 8003706:	eb03 1301 	add.w	r3, r3, r1, lsl #4
			(ot.readingResponse<<4)+
 800370a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800370e:	e769      	b.n	80035e4 <makeResponse+0x70>
		rpiframe.frame.data = HWID & 0xFFFF;
 8003710:	8061      	strh	r1, [r4, #2]
 8003712:	e752      	b.n	80035ba <makeResponse+0x46>
		OTCommon.targetTemp = rpiframe.frame.data;
 8003714:	8862      	ldrh	r2, [r4, #2]
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <makeResponse+0x1dc>)
 8003718:	801a      	strh	r2, [r3, #0]
 800371a:	e74e      	b.n	80035ba <makeResponse+0x46>
		tmp = round(temp.out * 256.0);
 800371c:	4b0d      	ldr	r3, [pc, #52]	; (8003754 <makeResponse+0x1e0>)
 800371e:	6858      	ldr	r0, [r3, #4]
 8003720:	e7ad      	b.n	800367e <makeResponse+0x10a>
		if (subaddress == AT_CMGR) {
 8003722:	2b18      	cmp	r3, #24
 8003724:	f47f af49 	bne.w	80035ba <makeResponse+0x46>
			if (d != 0) {
 8003728:	2900      	cmp	r1, #0
 800372a:	d09f      	beq.n	800366c <makeResponse+0xf8>
				gprs.smsToRead = d;
 800372c:	7451      	strb	r1, [r2, #17]
 800372e:	e744      	b.n	80035ba <makeResponse+0x46>
 8003730:	08010004 	.word	0x08010004
 8003734:	20000048 	.word	0x20000048
 8003738:	200003d0 	.word	0x200003d0
 800373c:	40011000 	.word	0x40011000
 8003740:	2000159c 	.word	0x2000159c
 8003744:	20000494 	.word	0x20000494
 8003748:	40700000 	.word	0x40700000
 800374c:	2000137c 	.word	0x2000137c
 8003750:	20000114 	.word	0x20000114
 8003754:	20000380 	.word	0x20000380

08003758 <RPiRoute>:
void RPiRoute(void) {
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!RPi_UART.transmitRequered) {
 800375a:	4c2d      	ldr	r4, [pc, #180]	; (8003810 <RPiRoute+0xb8>)
 800375c:	7821      	ldrb	r1, [r4, #0]
 800375e:	bbc1      	cbnz	r1, 80037d2 <RPiRoute+0x7a>
 8003760:	460a      	mov	r2, r1
void RPiRoute(void) {
 8003762:	460e      	mov	r6, r1
 8003764:	f894 e001 	ldrb.w	lr, [r4, #1]
					rpiframe.raw[k] = RPi_UART.rx_buff[
 8003768:	4f2a      	ldr	r7, [pc, #168]	; (8003814 <RPiRoute+0xbc>)
void RPiRoute(void) {
 800376a:	4613      	mov	r3, r2
 800376c:	2500      	movs	r5, #0
 800376e:	f102 0c04 	add.w	ip, r2, #4
						((i + j) > RPI_RX_BUFFER_SIZE - 1) ?
 8003772:	4618      	mov	r0, r3
								(i + j - RPI_RX_BUFFER_SIZE) : (i + j)];
 8003774:	2b3b      	cmp	r3, #59	; 0x3b
 8003776:	bfc8      	it	gt
 8003778:	f1a3 003c 	subgt.w	r0, r3, #60	; 0x3c
				crc_ += RPi_UART.rx_buff[
 800377c:	4420      	add	r0, r4
 800377e:	7bc0      	ldrb	r0, [r0, #15]
 8003780:	3301      	adds	r3, #1
 8003782:	4405      	add	r5, r0
			for (int j = 0; j < 4; j++) {
 8003784:	4563      	cmp	r3, ip
				crc_ += RPi_UART.rx_buff[
 8003786:	b2ed      	uxtb	r5, r5
			for (int j = 0; j < 4; j++) {
 8003788:	d1f3      	bne.n	8003772 <RPiRoute+0x1a>
									(i + 4 - RPI_RX_BUFFER_SIZE) : (i + 4)]
 800378a:	2a37      	cmp	r2, #55	; 0x37
 800378c:	bfc8      	it	gt
 800378e:	f1a2 0338 	subgt.w	r3, r2, #56	; 0x38
					== RPi_UART.rx_buff[
 8003792:	4423      	add	r3, r4
			if (crc_
 8003794:	7bdb      	ldrb	r3, [r3, #15]
 8003796:	42ab      	cmp	r3, r5
 8003798:	d115      	bne.n	80037c6 <RPiRoute+0x6e>
					&& RPi_UART.rx_buff[i] != 0) {
 800379a:	18a3      	adds	r3, r4, r2
 800379c:	7bdb      	ldrb	r3, [r3, #15]
 800379e:	b193      	cbz	r3, 80037c6 <RPiRoute+0x6e>
 80037a0:	4613      	mov	r3, r2
 80037a2:	1d50      	adds	r0, r2, #5
					rpiframe.raw[k] = RPi_UART.rx_buff[
 80037a4:	1abd      	subs	r5, r7, r2
							((i + k) > RPI_RX_BUFFER_SIZE - 1) ?
 80037a6:	4619      	mov	r1, r3
									(i + k - RPI_RX_BUFFER_SIZE) : (i + k)];
 80037a8:	2b3b      	cmp	r3, #59	; 0x3b
 80037aa:	bfc8      	it	gt
 80037ac:	f1a3 013c 	subgt.w	r1, r3, #60	; 0x3c
					rpiframe.raw[k] = RPi_UART.rx_buff[
 80037b0:	4421      	add	r1, r4
 80037b2:	f891 e00f 	ldrb.w	lr, [r1, #15]
									(i + k - RPI_RX_BUFFER_SIZE) : (i + k)] = 0;
 80037b6:	73ce      	strb	r6, [r1, #15]
					rpiframe.raw[k] = RPi_UART.rx_buff[
 80037b8:	f805 e003 	strb.w	lr, [r5, r3]
 80037bc:	3301      	adds	r3, #1
				for (int k = 0; k < 5; k++) {
 80037be:	4283      	cmp	r3, r0
 80037c0:	d1f1      	bne.n	80037a6 <RPiRoute+0x4e>
 80037c2:	2101      	movs	r1, #1
				RPi_UART.crcChecked = true;
 80037c4:	468e      	mov	lr, r1
		for (int i = 0; i < RPI_RX_BUFFER_SIZE; i++) {
 80037c6:	3201      	adds	r2, #1
 80037c8:	2a3c      	cmp	r2, #60	; 0x3c
 80037ca:	d1ce      	bne.n	800376a <RPiRoute+0x12>
 80037cc:	b109      	cbz	r1, 80037d2 <RPiRoute+0x7a>
 80037ce:	f884 e001 	strb.w	lr, [r4, #1]
	if (RPi_UART.crcChecked)
 80037d2:	7863      	ldrb	r3, [r4, #1]
 80037d4:	b10b      	cbz	r3, 80037da <RPiRoute+0x82>
		makeResponse();
 80037d6:	f7ff fecd 	bl	8003574 <makeResponse>
	if (RPi_UART.transmitRequered) {
 80037da:	7823      	ldrb	r3, [r4, #0]
 80037dc:	b14b      	cbz	r3, 80037f2 <RPiRoute+0x9a>
		if (RPi_UART.len < 0) {
 80037de:	6863      	ldr	r3, [r4, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	da07      	bge.n	80037f4 <RPiRoute+0x9c>
			HAL_UART_Transmit_DMA(&huart3, RPi_UART.tx_buff, RPI_BUFFER_SIZE);
 80037e4:	2205      	movs	r2, #5
 80037e6:	490c      	ldr	r1, [pc, #48]	; (8003818 <RPiRoute+0xc0>)
 80037e8:	480c      	ldr	r0, [pc, #48]	; (800381c <RPiRoute+0xc4>)
 80037ea:	f7ff f9bf 	bl	8002b6c <HAL_UART_Transmit_DMA>
		RPi_UART.transmitRequered = false;
 80037ee:	2300      	movs	r3, #0
 80037f0:	7023      	strb	r3, [r4, #0]
 80037f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_UART_Transmit_DMA(&huart3, RPi_UART.pointer,
 80037f4:	68a5      	ldr	r5, [r4, #8]
					strlen(RPi_UART.pointer));
 80037f6:	4628      	mov	r0, r5
 80037f8:	f7fc fcaa 	bl	8000150 <strlen>
			HAL_UART_Transmit_DMA(&huart3, RPi_UART.pointer,
 80037fc:	4629      	mov	r1, r5
 80037fe:	b282      	uxth	r2, r0
 8003800:	4806      	ldr	r0, [pc, #24]	; (800381c <RPiRoute+0xc4>)
 8003802:	f7ff f9b3 	bl	8002b6c <HAL_UART_Transmit_DMA>
			RPi_UART.len = -1;
 8003806:	f04f 33ff 	mov.w	r3, #4294967295
 800380a:	6063      	str	r3, [r4, #4]
 800380c:	e7ef      	b.n	80037ee <RPiRoute+0x96>
 800380e:	bf00      	nop
 8003810:	200003d0 	.word	0x200003d0
 8003814:	20000048 	.word	0x20000048
 8003818:	2000041b 	.word	0x2000041b
 800381c:	200001b4 	.word	0x200001b4

08003820 <RPiRXRoute>:
}
void RPiRXRoute(void) {
	HAL_UART_Receive_DMA(&huart3, RPi_UART.rx_buff, RPI_RX_BUFFER_SIZE);
 8003820:	223c      	movs	r2, #60	; 0x3c
 8003822:	4902      	ldr	r1, [pc, #8]	; (800382c <RPiRXRoute+0xc>)
 8003824:	4802      	ldr	r0, [pc, #8]	; (8003830 <RPiRXRoute+0x10>)
 8003826:	f7ff b9db 	b.w	8002be0 <HAL_UART_Receive_DMA>
 800382a:	bf00      	nop
 800382c:	200003df 	.word	0x200003df
 8003830:	200001b4 	.word	0x200001b4

08003834 <HAL_TIM_PeriodElapsedCallback>:
 HAL_SPI_Receive_IT(&hspi2, RPi_SPI.rx_buff, 3);

 }
 }*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	if (htim->Instance == TIM4) //check if the interrupt comes from TIM4
 8003834:	6803      	ldr	r3, [r0, #0]
 8003836:	4a07      	ldr	r2, [pc, #28]	; (8003854 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d104      	bne.n	8003846 <HAL_TIM_PeriodElapsedCallback+0x12>
	{
		micros++;
 800383c:	4a06      	ldr	r2, [pc, #24]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800383e:	6813      	ldr	r3, [r2, #0]
 8003840:	3301      	adds	r3, #1
 8003842:	6013      	str	r3, [r2, #0]
 8003844:	4770      	bx	lr
	}
	if (htim->Instance == TIM2) //check if the interrupt comes from TIM1
 8003846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
	{
		rised = true;
 800384a:	bf02      	ittt	eq
 800384c:	2201      	moveq	r2, #1
 800384e:	4b03      	ldreq	r3, [pc, #12]	; (800385c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003850:	701a      	strbeq	r2, [r3, #0]
 8003852:	4770      	bx	lr
 8003854:	40000800 	.word	0x40000800
 8003858:	20001500 	.word	0x20001500
 800385c:	20000046 	.word	0x20000046

08003860 <HAL_TIM_IC_CaptureCallback>:
		//stateChanged=true;
		//readResponseInProgress = false;
	}
}
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim->Instance == TIM2) //check if the interrupt comes from TIM1
 8003862:	6803      	ldr	r3, [r0, #0]
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003864:	4605      	mov	r5, r0
	if (htim->Instance == TIM2) //check if the interrupt comes from TIM1
 8003866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386a:	d127      	bne.n	80038bc <HAL_TIM_IC_CaptureCallback+0x5c>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 800386c:	7f06      	ldrb	r6, [r0, #28]
 800386e:	4c14      	ldr	r4, [pc, #80]	; (80038c0 <HAL_TIM_IC_CaptureCallback+0x60>)
 8003870:	2e01      	cmp	r6, #1
 8003872:	d111      	bne.n	8003898 <HAL_TIM_IC_CaptureCallback+0x38>
			risedCount = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //TIM2->CCR1;
 8003874:	2100      	movs	r1, #0
 8003876:	f7fe fda2 	bl	80023be <HAL_TIM_ReadCapturedValue>
 800387a:	4b12      	ldr	r3, [pc, #72]	; (80038c4 <HAL_TIM_IC_CaptureCallback+0x64>)
			//HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
			rised = true;
			//stateChanged = true;
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800387c:	2100      	movs	r1, #0
			risedCount = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //TIM2->CCR1;
 800387e:	6018      	str	r0, [r3, #0]
			rised = true;
 8003880:	4b11      	ldr	r3, [pc, #68]	; (80038c8 <HAL_TIM_IC_CaptureCallback+0x68>)
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003882:	4628      	mov	r0, r5
			rised = true;
 8003884:	701e      	strb	r6, [r3, #0]
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003886:	6827      	ldr	r7, [r4, #0]
 8003888:	f7fe fd99 	bl	80023be <HAL_TIM_ReadCapturedValue>
 800388c:	4b0f      	ldr	r3, [pc, #60]	; (80038cc <HAL_TIM_IC_CaptureCallback+0x6c>)
			rf[swIndex] = 1;
 800388e:	4a10      	ldr	r2, [pc, #64]	; (80038d0 <HAL_TIM_IC_CaptureCallback+0x70>)
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8003890:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
			rf[swIndex] = 1;
 8003894:	6823      	ldr	r3, [r4, #0]
 8003896:	54d6      	strb	r6, [r2, r3]
			//arrF[swIndex] = 0;
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003898:	7f2b      	ldrb	r3, [r5, #28]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d10b      	bne.n	80038b6 <HAL_TIM_IC_CaptureCallback+0x56>
			//stateChanged = true;
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800389e:	2104      	movs	r1, #4
 80038a0:	4628      	mov	r0, r5
 80038a2:	6826      	ldr	r6, [r4, #0]
 80038a4:	f7fe fd8b 	bl	80023be <HAL_TIM_ReadCapturedValue>
			rf[swIndex] = 0;
 80038a8:	2100      	movs	r1, #0
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80038aa:	4b08      	ldr	r3, [pc, #32]	; (80038cc <HAL_TIM_IC_CaptureCallback+0x6c>)
			rf[swIndex] = 0;
 80038ac:	4a08      	ldr	r2, [pc, #32]	; (80038d0 <HAL_TIM_IC_CaptureCallback+0x70>)
			ttime[swIndex] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80038ae:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
			rf[swIndex] = 0;
 80038b2:	6823      	ldr	r3, [r4, #0]
 80038b4:	54d1      	strb	r1, [r2, r3]
			//arrR[swIndex] = 0;
		}
		swIndex++;
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	3301      	adds	r3, #1
 80038ba:	6023      	str	r3, [r4, #0]
 80038bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000050 	.word	0x20000050
 80038c4:	20001338 	.word	0x20001338
 80038c8:	20000046 	.word	0x20000046
 80038cc:	20001400 	.word	0x20001400
 80038d0:	20000059 	.word	0x20000059

080038d4 <HAL_UART_RxCpltCallback>:
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	if (huart->Instance == USART3)
 80038d4:	6802      	ldr	r2, [r0, #0]
 80038d6:	4b08      	ldr	r3, [pc, #32]	; (80038f8 <HAL_UART_RxCpltCallback+0x24>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80038d8:	b510      	push	{r4, lr}
	if (huart->Instance == USART3)
 80038da:	429a      	cmp	r2, r3
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80038dc:	4604      	mov	r4, r0
	if (huart->Instance == USART3)
 80038de:	d101      	bne.n	80038e4 <HAL_UART_RxCpltCallback+0x10>
		RPiRXRoute();
 80038e0:	f7ff ff9e 	bl	8003820 <RPiRXRoute>
	if (huart->Instance == USART1)
 80038e4:	6822      	ldr	r2, [r4, #0]
 80038e6:	4b05      	ldr	r3, [pc, #20]	; (80038fc <HAL_UART_RxCpltCallback+0x28>)
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d103      	bne.n	80038f4 <HAL_UART_RxCpltCallback+0x20>
		checkUpdate();
}
 80038ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		checkUpdate();
 80038f0:	f7ff be02 	b.w	80034f8 <checkUpdate>
 80038f4:	bd10      	pop	{r4, pc}
 80038f6:	bf00      	nop
 80038f8:	40004800 	.word	0x40004800
 80038fc:	40013800 	.word	0x40013800

08003900 <HAL_SYSTICK_Callback>:
//void HAL_DMA

void HAL_SYSTICK_Callback(void) {
 8003900:	b508      	push	{r3, lr}
	//strstr( gprs.RX, "in" );
	//if(index>=0)
#ifndef NO_GSM
	checkAT();
#endif
	if (HAL_GetTick() % 5000 == 0)
 8003902:	f7fd fb2f 	bl	8000f64 <HAL_GetTick>
 8003906:	f241 3388 	movw	r3, #5000	; 0x1388
 800390a:	fbb0 f2f3 	udiv	r2, r0, r3
 800390e:	fb02 0013 	mls	r0, r2, r3, r0
 8003912:	b908      	cbnz	r0, 8003918 <HAL_SYSTICK_Callback+0x18>
		OWTick();
 8003914:	f7ff fcb2 	bl	800327c <OWTick>
	if (HAL_GetTick() % 300 == 0 && ot.complete) {
 8003918:	f7fd fb24 	bl	8000f64 <HAL_GetTick>
 800391c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003920:	fbb0 f2f3 	udiv	r2, r0, r3
 8003924:	fb02 0013 	mls	r0, r2, r3, r0
 8003928:	b938      	cbnz	r0, 800393a <HAL_SYSTICK_Callback+0x3a>
 800392a:	4b04      	ldr	r3, [pc, #16]	; (800393c <HAL_SYSTICK_Callback+0x3c>)
 800392c:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
 8003930:	b11a      	cbz	r2, 800393a <HAL_SYSTICK_Callback+0x3a>
		ot.complete = false;
 8003932:	f883 006a 	strb.w	r0, [r3, #106]	; 0x6a
		ot.busy = false;
 8003936:	f883 0069 	strb.w	r0, [r3, #105]	; 0x69
 800393a:	bd08      	pop	{r3, pc}
 800393c:	2000159c 	.word	0x2000159c

08003940 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003940:	2301      	movs	r3, #1
{
 8003942:	b510      	push	{r4, lr}
 8003944:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003946:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003948:	2310      	movs	r3, #16
 800394a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800394c:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800394e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8003950:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8003952:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003956:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003958:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800395a:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800395c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800395e:	f7fe f899 	bl	8001a94 <HAL_RCC_OscConfig>
 8003962:	b100      	cbz	r0, 8003966 <SystemClock_Config+0x26>
 8003964:	e7fe      	b.n	8003964 <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003966:	230f      	movs	r3, #15
 8003968:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800396a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800396e:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003970:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003972:	4621      	mov	r1, r4
 8003974:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003976:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003978:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800397a:	f7fe fa53 	bl	8001e24 <HAL_RCC_ClockConfig>
 800397e:	b100      	cbz	r0, 8003982 <SystemClock_Config+0x42>
 8003980:	e7fe      	b.n	8003980 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003986:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003988:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800398a:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800398c:	f7fe fb14 	bl	8001fb8 <HAL_RCCEx_PeriphCLKConfig>
 8003990:	4604      	mov	r4, r0
 8003992:	b100      	cbz	r0, 8003996 <SystemClock_Config+0x56>
 8003994:	e7fe      	b.n	8003994 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003996:	f7fe fae9 	bl	8001f6c <HAL_RCC_GetHCLKFreq>
 800399a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800399e:	fbb0 f0f3 	udiv	r0, r0, r3
 80039a2:	f7fd fd99 	bl	80014d8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80039a6:	2004      	movs	r0, #4
 80039a8:	f7fd fdac 	bl	8001504 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80039ac:	4622      	mov	r2, r4
 80039ae:	4621      	mov	r1, r4
 80039b0:	f04f 30ff 	mov.w	r0, #4294967295
 80039b4:	f7fd fd50 	bl	8001458 <HAL_NVIC_SetPriority>
}
 80039b8:	b014      	add	sp, #80	; 0x50
 80039ba:	bd10      	pop	{r4, pc}

080039bc <main>:
{
 80039bc:	b500      	push	{lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039be:	4c9e      	ldr	r4, [pc, #632]	; (8003c38 <main+0x27c>)
{
 80039c0:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 80039c2:	f7fd fab1 	bl	8000f28 <HAL_Init>
  SystemClock_Config();
 80039c6:	f7ff ffbb 	bl	8003940 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039ca:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80039cc:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039ce:	f043 0310 	orr.w	r3, r3, #16
 80039d2:	61a3      	str	r3, [r4, #24]
 80039d4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80039d6:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80039d8:	f003 0310 	and.w	r3, r3, #16
 80039dc:	9302      	str	r3, [sp, #8]
 80039de:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039e0:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80039e2:	4896      	ldr	r0, [pc, #600]	; (8003c3c <main+0x280>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039e4:	f043 0304 	orr.w	r3, r3, #4
 80039e8:	61a3      	str	r3, [r4, #24]
 80039ea:	69a3      	ldr	r3, [r4, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS1_GPIO_Port, NSS1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_R_Pin */
  GPIO_InitStruct.Pin = LED_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039ec:	2501      	movs	r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	9303      	str	r3, [sp, #12]
 80039f4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f6:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039f8:	2602      	movs	r6, #2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039fa:	f043 0308 	orr.w	r3, r3, #8
 80039fe:	61a3      	str	r3, [r4, #24]
 8003a00:	69a3      	ldr	r3, [r4, #24]
 8003a02:	f003 0308 	and.w	r3, r3, #8
 8003a06:	9304      	str	r3, [sp, #16]
 8003a08:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a0a:	69a3      	ldr	r3, [r4, #24]
 8003a0c:	f043 0320 	orr.w	r3, r3, #32
 8003a10:	61a3      	str	r3, [r4, #24]
 8003a12:	69a3      	ldr	r3, [r4, #24]
 8003a14:	f003 0320 	and.w	r3, r3, #32
 8003a18:	9305      	str	r3, [sp, #20]
 8003a1a:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8003a1c:	f7fd ffb0 	bl	8001980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OT_RXO_GPIO_Port, OT_RXO_Pin, GPIO_PIN_RESET);
 8003a20:	2200      	movs	r2, #0
 8003a22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003a26:	4886      	ldr	r0, [pc, #536]	; (8003c40 <main+0x284>)
 8003a28:	f7fd ffaa 	bl	8001980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(NSS1_GPIO_Port, NSS1_Pin, GPIO_PIN_RESET);
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	2104      	movs	r1, #4
 8003a30:	4884      	ldr	r0, [pc, #528]	; (8003c44 <main+0x288>)
 8003a32:	f7fd ffa5 	bl	8001980 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003a36:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8003a38:	a90c      	add	r1, sp, #48	; 0x30
 8003a3a:	4880      	ldr	r0, [pc, #512]	; (8003c3c <main+0x280>)
  GPIO_InitStruct.Pin = LED_R_Pin;
 8003a3c:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a3e:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a40:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8003a42:	f7fd febd 	bl	80017c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OT_RXO_Pin */
  GPIO_InitStruct.Pin = OT_RXO_Pin;
 8003a46:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OT_RXO_GPIO_Port, &GPIO_InitStruct);
 8003a4a:	a90c      	add	r1, sp, #48	; 0x30
 8003a4c:	487c      	ldr	r0, [pc, #496]	; (8003c40 <main+0x284>)
  GPIO_InitStruct.Pin = OT_RXO_Pin;
 8003a4e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a50:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a52:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(OT_RXO_GPIO_Port, &GPIO_InitStruct);
 8003a54:	f7fd feb4 	bl	80017c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS1_Pin */
  GPIO_InitStruct.Pin = NSS1_Pin;
 8003a58:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(NSS1_GPIO_Port, &GPIO_InitStruct);
 8003a5a:	a90c      	add	r1, sp, #48	; 0x30
 8003a5c:	4879      	ldr	r0, [pc, #484]	; (8003c44 <main+0x288>)
  GPIO_InitStruct.Pin = NSS1_Pin;
 8003a5e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a60:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a62:	960f      	str	r6, [sp, #60]	; 0x3c
  HAL_GPIO_Init(NSS1_GPIO_Port, &GPIO_InitStruct);
 8003a64:	f7fd feac 	bl	80017c0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003a68:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a6a:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003a6c:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a6e:	432b      	orrs	r3, r5
 8003a70:	6163      	str	r3, [r4, #20]
 8003a72:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003a74:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a76:	402b      	ands	r3, r5
 8003a78:	9301      	str	r3, [sp, #4]
 8003a7a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003a7c:	f7fd fcec 	bl	8001458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003a80:	200c      	movs	r0, #12
 8003a82:	f7fd fd1d 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003a86:	2200      	movs	r2, #0
 8003a88:	200d      	movs	r0, #13
 8003a8a:	4611      	mov	r1, r2
 8003a8c:	f7fd fce4 	bl	8001458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003a90:	200d      	movs	r0, #13
 8003a92:	f7fd fd15 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003a96:	2200      	movs	r2, #0
 8003a98:	200e      	movs	r0, #14
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	f7fd fcdc 	bl	8001458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003aa0:	200e      	movs	r0, #14
 8003aa2:	f7fd fd0d 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	200f      	movs	r0, #15
 8003aaa:	4611      	mov	r1, r2
 8003aac:	f7fd fcd4 	bl	8001458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003ab0:	200f      	movs	r0, #15
 8003ab2:	f7fd fd05 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8003ab6:	4c64      	ldr	r4, [pc, #400]	; (8003c48 <main+0x28c>)
 8003ab8:	4b64      	ldr	r3, [pc, #400]	; (8003c4c <main+0x290>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003aba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8003abe:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003ac0:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ac2:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003ac4:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003ac6:	60e3      	str	r3, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003ac8:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003aca:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003acc:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003ace:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ad0:	f7fd fba4 	bl	800121c <HAL_ADC_Init>
 8003ad4:	b100      	cbz	r0, 8003ad8 <main+0x11c>
 8003ad6:	e7fe      	b.n	8003ad6 <main+0x11a>
  sConfig.Channel = ADC_CHANNEL_0;
 8003ad8:	900c      	str	r0, [sp, #48]	; 0x30
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003ada:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003adc:	a90c      	add	r1, sp, #48	; 0x30
 8003ade:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003ae0:	950d      	str	r5, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ae2:	f7fd fa5b 	bl	8000f9c <HAL_ADC_ConfigChannel>
 8003ae6:	b100      	cbz	r0, 8003aea <main+0x12e>
 8003ae8:	e7fe      	b.n	8003ae8 <main+0x12c>
  hcan.Init.Prescaler = 16;
 8003aea:	2610      	movs	r6, #16
  hcan.Instance = CAN1;
 8003aec:	4b58      	ldr	r3, [pc, #352]	; (8003c50 <main+0x294>)
  hcan.Init.Prescaler = 16;
 8003aee:	4a59      	ldr	r2, [pc, #356]	; (8003c54 <main+0x298>)
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003af0:	6098      	str	r0, [r3, #8]
  hcan.Init.SJW = CAN_SJW_1TQ;
 8003af2:	60d8      	str	r0, [r3, #12]
  hcan.Init.BS1 = CAN_BS1_1TQ;
 8003af4:	6118      	str	r0, [r3, #16]
  hcan.Init.BS2 = CAN_BS2_1TQ;
 8003af6:	6158      	str	r0, [r3, #20]
  hcan.Init.TTCM = DISABLE;
 8003af8:	6198      	str	r0, [r3, #24]
  hcan.Init.ABOM = DISABLE;
 8003afa:	61d8      	str	r0, [r3, #28]
  hcan.Init.AWUM = DISABLE;
 8003afc:	6218      	str	r0, [r3, #32]
  hcan.Init.NART = DISABLE;
 8003afe:	6258      	str	r0, [r3, #36]	; 0x24
  hcan.Init.RFLM = DISABLE;
 8003b00:	6298      	str	r0, [r3, #40]	; 0x28
  hcan.Init.TXFP = DISABLE;
 8003b02:	62d8      	str	r0, [r3, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003b04:	4618      	mov	r0, r3
  hcan.Init.Prescaler = 16;
 8003b06:	e883 0044 	stmia.w	r3, {r2, r6}
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003b0a:	f7fd fc07 	bl	800131c <HAL_CAN_Init>
 8003b0e:	b100      	cbz	r0, 8003b12 <main+0x156>
 8003b10:	e7fe      	b.n	8003b10 <main+0x154>
  hi2c1.Instance = I2C1;
 8003b12:	4b51      	ldr	r3, [pc, #324]	; (8003c58 <main+0x29c>)
  hi2c1.Init.ClockSpeed = 100000;
 8003b14:	4a51      	ldr	r2, [pc, #324]	; (8003c5c <main+0x2a0>)
 8003b16:	4d52      	ldr	r5, [pc, #328]	; (8003c60 <main+0x2a4>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003b18:	6098      	str	r0, [r3, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8003b1a:	e883 0024 	stmia.w	r3, {r2, r5}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8003b22:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b24:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003b26:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b28:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b2a:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b2c:	4618      	mov	r0, r3
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b2e:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b30:	f7fd ff30 	bl	8001994 <HAL_I2C_Init>
 8003b34:	b100      	cbz	r0, 8003b38 <main+0x17c>
 8003b36:	e7fe      	b.n	8003b36 <main+0x17a>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b38:	f44f 7482 	mov.w	r4, #260	; 0x104
  hspi1.Instance = SPI1;
 8003b3c:	4b49      	ldr	r3, [pc, #292]	; (8003c64 <main+0x2a8>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b3e:	4a4a      	ldr	r2, [pc, #296]	; (8003c68 <main+0x2ac>)
  hspi1.Init.CRCPolynomial = 10;
 8003b40:	250a      	movs	r5, #10
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b42:	e883 0014 	stmia.w	r3, {r2, r4}
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003b46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b4a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003b4c:	2228      	movs	r2, #40	; 0x28
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003b4e:	6098      	str	r0, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b50:	60d8      	str	r0, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b52:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b54:	6158      	str	r0, [r3, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b56:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b58:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b5a:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b5c:	4618      	mov	r0, r3
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003b5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.CRCPolynomial = 10;
 8003b60:	62dd      	str	r5, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b62:	f7fe fb13 	bl	800218c <HAL_SPI_Init>
 8003b66:	b100      	cbz	r0, 8003b6a <main+0x1ae>
 8003b68:	e7fe      	b.n	8003b68 <main+0x1ac>
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003b6a:	2420      	movs	r4, #32
  hspi2.Instance = SPI2;
 8003b6c:	4b3f      	ldr	r3, [pc, #252]	; (8003c6c <main+0x2b0>)
 8003b6e:	4a40      	ldr	r2, [pc, #256]	; (8003c70 <main+0x2b4>)
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8003b70:	6058      	str	r0, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003b72:	6098      	str	r0, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b74:	60d8      	str	r0, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b76:	6118      	str	r0, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b78:	6158      	str	r0, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8003b7a:	6198      	str	r0, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b7c:	6218      	str	r0, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b7e:	6258      	str	r0, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b80:	6298      	str	r0, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003b82:	4618      	mov	r0, r3
  hspi2.Instance = SPI2;
 8003b84:	601a      	str	r2, [r3, #0]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003b86:	61dc      	str	r4, [r3, #28]
  hspi2.Init.CRCPolynomial = 10;
 8003b88:	62dd      	str	r5, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003b8a:	f7fe faff 	bl	800218c <HAL_SPI_Init>
 8003b8e:	b100      	cbz	r0, 8003b92 <main+0x1d6>
 8003b90:	e7fe      	b.n	8003b90 <main+0x1d4>
  huart1.Init.BaudRate = 9600;
 8003b92:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003b96:	250c      	movs	r5, #12
  huart1.Instance = USART1;
 8003b98:	4b36      	ldr	r3, [pc, #216]	; (8003c74 <main+0x2b8>)
  huart1.Init.BaudRate = 9600;
 8003b9a:	4937      	ldr	r1, [pc, #220]	; (8003c78 <main+0x2bc>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003b9c:	6098      	str	r0, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003b9e:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ba0:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ba2:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ba4:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003ba6:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 9600;
 8003ba8:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003bac:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003bae:	f7fe ff53 	bl	8002a58 <HAL_UART_Init>
 8003bb2:	b100      	cbz	r0, 8003bb6 <main+0x1fa>
 8003bb4:	e7fe      	b.n	8003bb4 <main+0x1f8>
  huart2.Init.BaudRate = 115200;
 8003bb6:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart2.Instance = USART2;
 8003bba:	4b30      	ldr	r3, [pc, #192]	; (8003c7c <main+0x2c0>)
  huart2.Init.BaudRate = 115200;
 8003bbc:	4a30      	ldr	r2, [pc, #192]	; (8003c80 <main+0x2c4>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003bbe:	6098      	str	r0, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003bc0:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bc2:	6118      	str	r0, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bc4:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bc6:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bc8:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8003bca:	e883 0044 	stmia.w	r3, {r2, r6}
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bce:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bd0:	f7fe ff42 	bl	8002a58 <HAL_UART_Init>
 8003bd4:	b100      	cbz	r0, 8003bd8 <main+0x21c>
 8003bd6:	e7fe      	b.n	8003bd6 <main+0x21a>
  huart3.Instance = USART3;
 8003bd8:	4b2a      	ldr	r3, [pc, #168]	; (8003c84 <main+0x2c8>)
 8003bda:	4a2b      	ldr	r2, [pc, #172]	; (8003c88 <main+0x2cc>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003bdc:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003bde:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003be0:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003be2:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003be4:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003be6:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 8003be8:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003bec:	615d      	str	r5, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003bee:	f7fe ff33 	bl	8002a58 <HAL_UART_Init>
 8003bf2:	b100      	cbz	r0, 8003bf6 <main+0x23a>
 8003bf4:	e7fe      	b.n	8003bf4 <main+0x238>
  htim4.Instance = TIM4;
 8003bf6:	4b25      	ldr	r3, [pc, #148]	; (8003c8c <main+0x2d0>)
 8003bf8:	4a25      	ldr	r2, [pc, #148]	; (8003c90 <main+0x2d4>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bfa:	6098      	str	r0, [r3, #8]
  htim4.Init.Prescaler = 32;
 8003bfc:	e883 0014 	stmia.w	r3, {r2, r4}
  htim4.Init.Period = 65000;
 8003c00:	f64f 52e8 	movw	r2, #65000	; 0xfde8
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c04:	6118      	str	r0, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c06:	6198      	str	r0, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003c08:	4618      	mov	r0, r3
  htim4.Init.Period = 65000;
 8003c0a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003c0c:	f7fe fcd8 	bl	80025c0 <HAL_TIM_Base_Init>
 8003c10:	b100      	cbz	r0, 8003c14 <main+0x258>
 8003c12:	e7fe      	b.n	8003c12 <main+0x256>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c14:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003c18:	a90c      	add	r1, sp, #48	; 0x30
 8003c1a:	481c      	ldr	r0, [pc, #112]	; (8003c8c <main+0x2d0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c1c:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003c1e:	f7fe fb15 	bl	800224c <HAL_TIM_ConfigClockSource>
 8003c22:	b100      	cbz	r0, 8003c26 <main+0x26a>
 8003c24:	e7fe      	b.n	8003c24 <main+0x268>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c26:	9008      	str	r0, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c28:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c2a:	a908      	add	r1, sp, #32
 8003c2c:	4817      	ldr	r0, [pc, #92]	; (8003c8c <main+0x2d0>)
 8003c2e:	f7fe fe1b 	bl	8002868 <HAL_TIMEx_MasterConfigSynchronization>
 8003c32:	b378      	cbz	r0, 8003c94 <main+0x2d8>
 8003c34:	e7fe      	b.n	8003c34 <main+0x278>
 8003c36:	bf00      	nop
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	40011000 	.word	0x40011000
 8003c40:	40010800 	.word	0x40010800
 8003c44:	40011400 	.word	0x40011400
 8003c48:	20000464 	.word	0x20000464
 8003c4c:	40012400 	.word	0x40012400
 8003c50:	2000033c 	.word	0x2000033c
 8003c54:	40006400 	.word	0x40006400
 8003c58:	200001f4 	.word	0x200001f4
 8003c5c:	40005400 	.word	0x40005400
 8003c60:	000186a0 	.word	0x000186a0
 8003c64:	20001504 	.word	0x20001504
 8003c68:	40013000 	.word	0x40013000
 8003c6c:	200000bc 	.word	0x200000bc
 8003c70:	40003800 	.word	0x40003800
 8003c74:	2000133c 	.word	0x2000133c
 8003c78:	40013800 	.word	0x40013800
 8003c7c:	20001810 	.word	0x20001810
 8003c80:	40004400 	.word	0x40004400
 8003c84:	200001b4 	.word	0x200001b4
 8003c88:	40004800 	.word	0x40004800
 8003c8c:	20000118 	.word	0x20000118
 8003c90:	40000800 	.word	0x40000800
  htim2.Init.Prescaler = 64000;
 8003c94:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 8003c98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8003c9c:	4c28      	ldr	r4, [pc, #160]	; (8003d40 <main+0x384>)
  htim2.Init.Prescaler = 64000;
 8003c9e:	e884 000c 	stmia.w	r4, {r2, r3}
  htim2.Init.Period = 900;
 8003ca2:	f44f 7361 	mov.w	r3, #900	; 0x384
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ca6:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ca8:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003caa:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003cac:	4620      	mov	r0, r4
  htim2.Init.Period = 900;
 8003cae:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003cb0:	f7fe fc86 	bl	80025c0 <HAL_TIM_Base_Init>
 8003cb4:	b100      	cbz	r0, 8003cb8 <main+0x2fc>
 8003cb6:	e7fe      	b.n	8003cb6 <main+0x2fa>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003cb8:	a908      	add	r1, sp, #32
 8003cba:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cbc:	9508      	str	r5, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003cbe:	f7fe fac5 	bl	800224c <HAL_TIM_ConfigClockSource>
 8003cc2:	b100      	cbz	r0, 8003cc6 <main+0x30a>
 8003cc4:	e7fe      	b.n	8003cc4 <main+0x308>
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003cc6:	4620      	mov	r0, r4
 8003cc8:	f7fe fc94 	bl	80025f4 <HAL_TIM_IC_Init>
 8003ccc:	b100      	cbz	r0, 8003cd0 <main+0x314>
 8003cce:	e7fe      	b.n	8003cce <main+0x312>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cd0:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cd2:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003cd4:	a906      	add	r1, sp, #24
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	f7fe fdc6 	bl	8002868 <HAL_TIMEx_MasterConfigSynchronization>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	b100      	cbz	r0, 8003ce2 <main+0x326>
 8003ce0:	e7fe      	b.n	8003ce0 <main+0x324>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003ce2:	2301      	movs	r3, #1
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003ce4:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003ce6:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigIC.ICFilter = 0;
 8003ce8:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003cea:	a90c      	add	r1, sp, #48	; 0x30
 8003cec:	4620      	mov	r0, r4
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003cee:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003cf0:	f7fe fcc4 	bl	800267c <HAL_TIM_IC_ConfigChannel>
 8003cf4:	b100      	cbz	r0, 8003cf8 <main+0x33c>
 8003cf6:	e7fe      	b.n	8003cf6 <main+0x33a>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003cf8:	2302      	movs	r3, #2
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003cfa:	2204      	movs	r2, #4
 8003cfc:	a90c      	add	r1, sp, #48	; 0x30
 8003cfe:	4620      	mov	r0, r4
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003d00:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003d02:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003d04:	f7fe fcba 	bl	800267c <HAL_TIM_IC_ConfigChannel>
 8003d08:	b100      	cbz	r0, 8003d0c <main+0x350>
 8003d0a:	e7fe      	b.n	8003d0a <main+0x34e>
	micros = 0;
 8003d0c:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <main+0x388>)
 8003d0e:	6018      	str	r0, [r3, #0]
	initADC();
 8003d10:	f7ff fb6a 	bl	80033e8 <initADC>
	RPiInit();
 8003d14:	f7ff fc18 	bl	8003548 <RPiInit>
	OWInit();
 8003d18:	f7ff faa6 	bl	8003268 <OWInit>
	initOT();
 8003d1c:	f7ff f8f6 	bl	8002f0c <initOT>
	activateBoiler();
 8003d20:	f7ff f91a 	bl	8002f58 <activateBoiler>
	HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8003d24:	2140      	movs	r1, #64	; 0x40
 8003d26:	4808      	ldr	r0, [pc, #32]	; (8003d48 <main+0x38c>)
 8003d28:	f7fd fe2f 	bl	800198a <HAL_GPIO_TogglePin>
		OWRoute();
 8003d2c:	f7ff fb4e 	bl	80033cc <OWRoute>
		RPiRoute();
 8003d30:	f7ff fd12 	bl	8003758 <RPiRoute>
		routeADC();
 8003d34:	f7ff fb84 	bl	8003440 <routeADC>
		OTRoute();
 8003d38:	f7ff fa04 	bl	8003144 <OTRoute>
 8003d3c:	e7f6      	b.n	8003d2c <main+0x370>
 8003d3e:	bf00      	nop
 8003d40:	2000155c 	.word	0x2000155c
 8003d44:	20001500 	.word	0x20001500
 8003d48:	40011000 	.word	0x40011000

08003d4c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003d4c:	e7fe      	b.n	8003d4c <_Error_Handler>
	...

08003d50 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003d50:	4b20      	ldr	r3, [pc, #128]	; (8003dd4 <HAL_MspInit+0x84>)
{
 8003d52:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003d54:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d56:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003d58:	f042 0201 	orr.w	r2, r2, #1
 8003d5c:	619a      	str	r2, [r3, #24]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	9301      	str	r3, [sp, #4]
 8003d66:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d68:	f7fd fb64 	bl	8001434 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f06f 000b 	mvn.w	r0, #11
 8003d72:	4611      	mov	r1, r2
 8003d74:	f7fd fb70 	bl	8001458 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f06f 000a 	mvn.w	r0, #10
 8003d7e:	4611      	mov	r1, r2
 8003d80:	f7fd fb6a 	bl	8001458 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003d84:	2200      	movs	r2, #0
 8003d86:	f06f 0009 	mvn.w	r0, #9
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	f7fd fb64 	bl	8001458 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003d90:	2200      	movs	r2, #0
 8003d92:	f06f 0004 	mvn.w	r0, #4
 8003d96:	4611      	mov	r1, r2
 8003d98:	f7fd fb5e 	bl	8001458 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f06f 0003 	mvn.w	r0, #3
 8003da2:	4611      	mov	r1, r2
 8003da4:	f7fd fb58 	bl	8001458 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003da8:	2200      	movs	r2, #0
 8003daa:	f06f 0001 	mvn.w	r0, #1
 8003dae:	4611      	mov	r1, r2
 8003db0:	f7fd fb52 	bl	8001458 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003db4:	2200      	movs	r2, #0
 8003db6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dba:	4611      	mov	r1, r2
 8003dbc:	f7fd fb4c 	bl	8001458 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003dc0:	4a05      	ldr	r2, [pc, #20]	; (8003dd8 <HAL_MspInit+0x88>)
 8003dc2:	6853      	ldr	r3, [r2, #4]
 8003dc4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003dc8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003dcc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dce:	b003      	add	sp, #12
 8003dd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	40010000 	.word	0x40010000

08003ddc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ddc:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8003dde:	6802      	ldr	r2, [r0, #0]
 8003de0:	4b12      	ldr	r3, [pc, #72]	; (8003e2c <HAL_ADC_MspInit+0x50>)
{
 8003de2:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d11f      	bne.n	8003e28 <HAL_ADC_MspInit+0x4c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003de8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8003dec:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dee:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df4:	619a      	str	r2, [r3, #24]
 8003df6:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003df8:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003dfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dfe:	9301      	str	r3, [sp, #4]
 8003e00:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003e02:	233f      	movs	r3, #63	; 0x3f
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e04:	480a      	ldr	r0, [pc, #40]	; (8003e30 <HAL_ADC_MspInit+0x54>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003e06:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e08:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e0a:	f7fd fcd9 	bl	80017c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003e0e:	23f3      	movs	r3, #243	; 0xf3
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e10:	a902      	add	r1, sp, #8
 8003e12:	4808      	ldr	r0, [pc, #32]	; (8003e34 <HAL_ADC_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8003e14:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e16:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e18:	f7fd fcd2 	bl	80017c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e1c:	a902      	add	r1, sp, #8
 8003e1e:	4806      	ldr	r0, [pc, #24]	; (8003e38 <HAL_ADC_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003e20:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e22:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e24:	f7fd fccc 	bl	80017c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003e28:	b006      	add	sp, #24
 8003e2a:	bd10      	pop	{r4, pc}
 8003e2c:	40012400 	.word	0x40012400
 8003e30:	40011000 	.word	0x40011000
 8003e34:	40010800 	.word	0x40010800
 8003e38:	40010c00 	.word	0x40010c00

08003e3c <HAL_CAN_MspInit>:
  }

}

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003e3c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN1)
 8003e3e:	6802      	ldr	r2, [r0, #0]
 8003e40:	4b17      	ldr	r3, [pc, #92]	; (8003ea0 <HAL_CAN_MspInit+0x64>)
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d128      	bne.n	8003e98 <HAL_CAN_MspInit+0x5c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003e46:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8003e4a:	69da      	ldr	r2, [r3, #28]
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e4c:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003e4e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003e52:	61da      	str	r2, [r3, #28]
 8003e54:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e56:	4813      	ldr	r0, [pc, #76]	; (8003ea4 <HAL_CAN_MspInit+0x68>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5c:	9301      	str	r3, [sp, #4]
 8003e5e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e64:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e66:	2300      	movs	r3, #0
 8003e68:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e6c:	f7fd fca8 	bl	80017c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003e70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003e74:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e76:	2302      	movs	r3, #2
 8003e78:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e7a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e7c:	a902      	add	r1, sp, #8
 8003e7e:	4809      	ldr	r0, [pc, #36]	; (8003ea4 <HAL_CAN_MspInit+0x68>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e80:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e82:	f7fd fc9d 	bl	80017c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8003e86:	4a08      	ldr	r2, [pc, #32]	; (8003ea8 <HAL_CAN_MspInit+0x6c>)
 8003e88:	6853      	ldr	r3, [r2, #4]
 8003e8a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8003e8e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003e92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e96:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003e98:	b007      	add	sp, #28
 8003e9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e9e:	bf00      	nop
 8003ea0:	40006400 	.word	0x40006400
 8003ea4:	40010c00 	.word	0x40010c00
 8003ea8:	40010000 	.word	0x40010000

08003eac <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003eac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003eae:	6802      	ldr	r2, [r0, #0]
 8003eb0:	4b0c      	ldr	r3, [pc, #48]	; (8003ee4 <HAL_I2C_MspInit+0x38>)
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d113      	bne.n	8003ede <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003eb6:	23c0      	movs	r3, #192	; 0xc0
 8003eb8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003eba:	2312      	movs	r3, #18
 8003ebc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ebe:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec0:	a902      	add	r1, sp, #8
 8003ec2:	4809      	ldr	r0, [pc, #36]	; (8003ee8 <HAL_I2C_MspInit+0x3c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ec4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ec6:	f7fd fc7b 	bl	80017c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003eca:	4b08      	ldr	r3, [pc, #32]	; (8003eec <HAL_I2C_MspInit+0x40>)
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003ed2:	61da      	str	r2, [r3, #28]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eda:	9301      	str	r3, [sp, #4]
 8003edc:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003ede:	b007      	add	sp, #28
 8003ee0:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ee4:	40005400 	.word	0x40005400
 8003ee8:	40010c00 	.word	0x40010c00
 8003eec:	40021000 	.word	0x40021000

08003ef0 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ef0:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8003ef2:	6803      	ldr	r3, [r0, #0]
 8003ef4:	4a2d      	ldr	r2, [pc, #180]	; (8003fac <HAL_SPI_MspInit+0xbc>)
{
 8003ef6:	b086      	sub	sp, #24
  if(hspi->Instance==SPI1)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d12d      	bne.n	8003f58 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003efc:	4b2c      	ldr	r3, [pc, #176]	; (8003fb0 <HAL_SPI_MspInit+0xc0>)
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003efe:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f00:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f02:	482c      	ldr	r0, [pc, #176]	; (8003fb4 <HAL_SPI_MspInit+0xc4>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f08:	619a      	str	r2, [r3, #24]
 8003f0a:	699b      	ldr	r3, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f0c:	2400      	movs	r4, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003f0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003f16:	2328      	movs	r3, #40	; 0x28
 8003f18:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f22:	f7fd fc4d 	bl	80017c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f26:	2310      	movs	r3, #16
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f28:	a902      	add	r1, sp, #8
 8003f2a:	4822      	ldr	r0, [pc, #136]	; (8003fb4 <HAL_SPI_MspInit+0xc4>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f2c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f2e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f30:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f32:	f7fd fc45 	bl	80017c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003f36:	4a20      	ldr	r2, [pc, #128]	; (8003fb8 <HAL_SPI_MspInit+0xc8>)

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003f38:	2023      	movs	r0, #35	; 0x23
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003f3a:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003f3c:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003f3e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003f42:	f043 0301 	orr.w	r3, r3, #1
 8003f46:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003f48:	4622      	mov	r2, r4
 8003f4a:	f7fd fa85 	bl	8001458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003f4e:	2023      	movs	r0, #35	; 0x23
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003f50:	f7fd fab6 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003f54:	b006      	add	sp, #24
 8003f56:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 8003f58:	4a18      	ldr	r2, [pc, #96]	; (8003fbc <HAL_SPI_MspInit+0xcc>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d1fa      	bne.n	8003f54 <HAL_SPI_MspInit+0x64>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f5e:	4b14      	ldr	r3, [pc, #80]	; (8003fb0 <HAL_SPI_MspInit+0xc0>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f60:	2400      	movs	r4, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f62:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f64:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f6a:	61da      	str	r2, [r3, #28]
 8003f6c:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f6e:	4811      	ldr	r0, [pc, #68]	; (8003fb4 <HAL_SPI_MspInit+0xc4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f74:	9301      	str	r3, [sp, #4]
 8003f76:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003f78:	f44f 4330 	mov.w	r3, #45056	; 0xb000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f7c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003f7e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f80:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f82:	f7fd fc1d 	bl	80017c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003f86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f8a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f90:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f92:	a902      	add	r1, sp, #8
 8003f94:	4807      	ldr	r0, [pc, #28]	; (8003fb4 <HAL_SPI_MspInit+0xc4>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f96:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f98:	f7fd fc12 	bl	80017c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8003f9c:	2024      	movs	r0, #36	; 0x24
 8003f9e:	4622      	mov	r2, r4
 8003fa0:	4621      	mov	r1, r4
 8003fa2:	f7fd fa59 	bl	8001458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8003fa6:	2024      	movs	r0, #36	; 0x24
 8003fa8:	e7d2      	b.n	8003f50 <HAL_SPI_MspInit+0x60>
 8003faa:	bf00      	nop
 8003fac:	40013000 	.word	0x40013000
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	40010c00 	.word	0x40010c00
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	40003800 	.word	0x40003800

08003fc0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003fc0:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8003fc2:	6803      	ldr	r3, [r0, #0]
{
 8003fc4:	b086      	sub	sp, #24
  if(htim_base->Instance==TIM2)
 8003fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fca:	d127      	bne.n	800401c <HAL_TIM_Base_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fcc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003fd0:	69da      	ldr	r2, [r3, #28]
  
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = OT_TXI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fd2:	2400      	movs	r4, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fd4:	f042 0201 	orr.w	r2, r2, #1
 8003fd8:	61da      	str	r2, [r3, #28]
 8003fda:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(OT_TXI_GPIO_Port, &GPIO_InitStruct);
 8003fdc:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	9301      	str	r3, [sp, #4]
 8003fe4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = OT_TXI_Pin;
 8003fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    HAL_GPIO_Init(OT_TXI_GPIO_Port, &GPIO_InitStruct);
 8003fea:	4813      	ldr	r0, [pc, #76]	; (8004038 <HAL_TIM_Base_MspInit+0x78>)
    GPIO_InitStruct.Pin = OT_TXI_Pin;
 8003fec:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003fee:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff0:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(OT_TXI_GPIO_Port, &GPIO_InitStruct);
 8003ff2:	f7fd fbe5 	bl	80017c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003ff6:	4a11      	ldr	r2, [pc, #68]	; (800403c <HAL_TIM_Base_MspInit+0x7c>)

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003ff8:	201c      	movs	r0, #28
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003ffa:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003ffc:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004002:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004006:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800400a:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800400c:	4622      	mov	r2, r4
 800400e:	f7fd fa23 	bl	8001458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004012:	201c      	movs	r0, #28
 8004014:	f7fd fa54 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004018:	b006      	add	sp, #24
 800401a:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM4)
 800401c:	4a08      	ldr	r2, [pc, #32]	; (8004040 <HAL_TIM_Base_MspInit+0x80>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d1fa      	bne.n	8004018 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004022:	4b08      	ldr	r3, [pc, #32]	; (8004044 <HAL_TIM_Base_MspInit+0x84>)
 8004024:	69da      	ldr	r2, [r3, #28]
 8004026:	f042 0204 	orr.w	r2, r2, #4
 800402a:	61da      	str	r2, [r3, #28]
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	9302      	str	r3, [sp, #8]
 8004034:	9b02      	ldr	r3, [sp, #8]
}
 8004036:	e7ef      	b.n	8004018 <HAL_TIM_Base_MspInit+0x58>
 8004038:	40010800 	.word	0x40010800
 800403c:	40010000 	.word	0x40010000
 8004040:	40000800 	.word	0x40000800
 8004044:	40021000 	.word	0x40021000

08004048 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004048:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800404a:	6803      	ldr	r3, [r0, #0]
 800404c:	4a6a      	ldr	r2, [pc, #424]	; (80041f8 <HAL_UART_MspInit+0x1b0>)
{
 800404e:	b088      	sub	sp, #32
  if(huart->Instance==USART1)
 8004050:	4293      	cmp	r3, r2
{
 8004052:	4605      	mov	r5, r0
  if(huart->Instance==USART1)
 8004054:	d156      	bne.n	8004104 <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004056:	4b69      	ldr	r3, [pc, #420]	; (80041fc <HAL_UART_MspInit+0x1b4>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004058:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 800405a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800405c:	4868      	ldr	r0, [pc, #416]	; (8004200 <HAL_UART_MspInit+0x1b8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800405e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004062:	619a      	str	r2, [r3, #24]
 8004064:	699b      	ldr	r3, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004066:	2600      	movs	r6, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8004068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800406c:	9301      	str	r3, [sp, #4]
 800406e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004070:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004074:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004076:	2302      	movs	r3, #2
 8004078:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800407a:	2303      	movs	r3, #3
 800407c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800407e:	f7fd fb9f 	bl	80017c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004082:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004086:	485e      	ldr	r0, [pc, #376]	; (8004200 <HAL_UART_MspInit+0x1b8>)
 8004088:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800408a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800408c:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004090:	f7fd fb96 	bl	80017c0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004094:	f04f 0e10 	mov.w	lr, #16
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004098:	4c5a      	ldr	r4, [pc, #360]	; (8004204 <HAL_UART_MspInit+0x1bc>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800409a:	4b5b      	ldr	r3, [pc, #364]	; (8004208 <HAL_UART_MspInit+0x1c0>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800409c:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800409e:	e884 4008 	stmia.w	r4, {r3, lr}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040a2:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040a4:	60a6      	str	r6, [r4, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040a6:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040a8:	6126      	str	r6, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040aa:	6166      	str	r6, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80040ac:	61a6      	str	r6, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80040ae:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80040b0:	f7fd fa38 	bl	8001524 <HAL_DMA_Init>
 80040b4:	b120      	cbz	r0, 80040c0 <HAL_UART_MspInit+0x78>
    {
      _Error_Handler(__FILE__, __LINE__);
 80040b6:	f240 2112 	movw	r1, #530	; 0x212
 80040ba:	4854      	ldr	r0, [pc, #336]	; (800420c <HAL_UART_MspInit+0x1c4>)
 80040bc:	f7ff fe46 	bl	8003d4c <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80040c0:	4b53      	ldr	r3, [pc, #332]	; (8004210 <HAL_UART_MspInit+0x1c8>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80040c2:	632c      	str	r4, [r5, #48]	; 0x30
 80040c4:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80040c6:	4c53      	ldr	r4, [pc, #332]	; (8004214 <HAL_UART_MspInit+0x1cc>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80040c8:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80040ca:	6023      	str	r3, [r4, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040cc:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80040ce:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80040d0:	6063      	str	r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040d2:	60a3      	str	r3, [r4, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80040d4:	60e2      	str	r2, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040d6:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80040d8:	6163      	str	r3, [r4, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80040da:	61a3      	str	r3, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80040dc:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80040de:	f7fd fa21 	bl	8001524 <HAL_DMA_Init>
 80040e2:	b120      	cbz	r0, 80040ee <HAL_UART_MspInit+0xa6>
    {
      _Error_Handler(__FILE__, __LINE__);
 80040e4:	f240 2122 	movw	r1, #546	; 0x222
 80040e8:	4848      	ldr	r0, [pc, #288]	; (800420c <HAL_UART_MspInit+0x1c4>)
 80040ea:	f7ff fe2f 	bl	8003d4c <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80040ee:	2200      	movs	r2, #0
 80040f0:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80040f2:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80040f4:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80040f6:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80040f8:	f7fd f9ae 	bl	8001458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80040fc:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80040fe:	f7fd f9df 	bl	80014c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004102:	e01f      	b.n	8004144 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8004104:	4a44      	ldr	r2, [pc, #272]	; (8004218 <HAL_UART_MspInit+0x1d0>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d11e      	bne.n	8004148 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800410a:	4b3c      	ldr	r3, [pc, #240]	; (80041fc <HAL_UART_MspInit+0x1b4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800410c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 800410e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004110:	483b      	ldr	r0, [pc, #236]	; (8004200 <HAL_UART_MspInit+0x1b8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004112:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004116:	61da      	str	r2, [r3, #28]
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411e:	9302      	str	r3, [sp, #8]
 8004120:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004122:	2304      	movs	r3, #4
 8004124:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004126:	2302      	movs	r3, #2
 8004128:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800412a:	2303      	movs	r3, #3
 800412c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800412e:	f7fd fb47 	bl	80017c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004132:	2308      	movs	r3, #8
 8004134:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004136:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004138:	a904      	add	r1, sp, #16
 800413a:	4831      	ldr	r0, [pc, #196]	; (8004200 <HAL_UART_MspInit+0x1b8>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800413c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800413e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004140:	f7fd fb3e 	bl	80017c0 <HAL_GPIO_Init>
}
 8004144:	b008      	add	sp, #32
 8004146:	bd70      	pop	{r4, r5, r6, pc}
  else if(huart->Instance==USART3)
 8004148:	4a34      	ldr	r2, [pc, #208]	; (800421c <HAL_UART_MspInit+0x1d4>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d1fa      	bne.n	8004144 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800414e:	4b2b      	ldr	r3, [pc, #172]	; (80041fc <HAL_UART_MspInit+0x1b4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004150:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8004152:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004154:	4832      	ldr	r0, [pc, #200]	; (8004220 <HAL_UART_MspInit+0x1d8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004156:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800415a:	61da      	str	r2, [r3, #28]
 800415c:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800415e:	2600      	movs	r6, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8004160:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004164:	9303      	str	r3, [sp, #12]
 8004166:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004168:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800416c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800416e:	2302      	movs	r3, #2
 8004170:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004172:	2303      	movs	r3, #3
 8004174:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004176:	f7fd fb23 	bl	80017c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800417a:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800417e:	a904      	add	r1, sp, #16
 8004180:	4827      	ldr	r0, [pc, #156]	; (8004220 <HAL_UART_MspInit+0x1d8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004182:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004184:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004186:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004188:	f7fd fb1a 	bl	80017c0 <HAL_GPIO_Init>
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800418c:	2310      	movs	r3, #16
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800418e:	4c25      	ldr	r4, [pc, #148]	; (8004224 <HAL_UART_MspInit+0x1dc>)
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004190:	4925      	ldr	r1, [pc, #148]	; (8004228 <HAL_UART_MspInit+0x1e0>)
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004192:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004194:	e884 000a 	stmia.w	r4, {r1, r3}
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004198:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800419a:	60a6      	str	r6, [r4, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800419c:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800419e:	6126      	str	r6, [r4, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041a0:	6166      	str	r6, [r4, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80041a2:	61a6      	str	r6, [r4, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80041a4:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80041a6:	f7fd f9bd 	bl	8001524 <HAL_DMA_Init>
 80041aa:	b120      	cbz	r0, 80041b6 <HAL_UART_MspInit+0x16e>
      _Error_Handler(__FILE__, __LINE__);
 80041ac:	f240 216a 	movw	r1, #618	; 0x26a
 80041b0:	4816      	ldr	r0, [pc, #88]	; (800420c <HAL_UART_MspInit+0x1c4>)
 80041b2:	f7ff fdcb 	bl	8003d4c <_Error_Handler>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80041b6:	4b1d      	ldr	r3, [pc, #116]	; (800422c <HAL_UART_MspInit+0x1e4>)
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 80041b8:	632c      	str	r4, [r5, #48]	; 0x30
 80041ba:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80041bc:	4c1c      	ldr	r4, [pc, #112]	; (8004230 <HAL_UART_MspInit+0x1e8>)
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041be:	2280      	movs	r2, #128	; 0x80
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80041c0:	6023      	str	r3, [r4, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041c2:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80041c4:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041c6:	6063      	str	r3, [r4, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041c8:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041ca:	60e2      	str	r2, [r4, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041cc:	6123      	str	r3, [r4, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041ce:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80041d0:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80041d2:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80041d4:	f7fd f9a6 	bl	8001524 <HAL_DMA_Init>
 80041d8:	b120      	cbz	r0, 80041e4 <HAL_UART_MspInit+0x19c>
      _Error_Handler(__FILE__, __LINE__);
 80041da:	f240 217a 	movw	r1, #634	; 0x27a
 80041de:	480b      	ldr	r0, [pc, #44]	; (800420c <HAL_UART_MspInit+0x1c4>)
 80041e0:	f7ff fdb4 	bl	8003d4c <_Error_Handler>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80041e4:	2200      	movs	r2, #0
 80041e6:	2027      	movs	r0, #39	; 0x27
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80041e8:	636c      	str	r4, [r5, #52]	; 0x34
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80041ea:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80041ec:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80041ee:	f7fd f933 	bl	8001458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80041f2:	2027      	movs	r0, #39	; 0x27
 80041f4:	e783      	b.n	80040fe <HAL_UART_MspInit+0xb6>
 80041f6:	bf00      	nop
 80041f8:	40013800 	.word	0x40013800
 80041fc:	40021000 	.word	0x40021000
 8004200:	40010800 	.word	0x40010800
 8004204:	20000420 	.word	0x20000420
 8004208:	40020044 	.word	0x40020044
 800420c:	080044a8 	.word	0x080044a8
 8004210:	40020058 	.word	0x40020058
 8004214:	200012f4 	.word	0x200012f4
 8004218:	40004400 	.word	0x40004400
 800421c:	40004800 	.word	0x40004800
 8004220:	40010c00 	.word	0x40010c00
 8004224:	2000038c 	.word	0x2000038c
 8004228:	4002001c 	.word	0x4002001c
 800422c:	40020030 	.word	0x40020030
 8004230:	20000170 	.word	0x20000170

08004234 <NMI_Handler>:
 8004234:	4770      	bx	lr
	...

08004238 <HardFault_Handler>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004238:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800423c:	4905      	ldr	r1, [pc, #20]	; (8004254 <HardFault_Handler+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800423e:	4b06      	ldr	r3, [pc, #24]	; (8004258 <HardFault_Handler+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004240:	68ca      	ldr	r2, [r1, #12]
 8004242:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004246:	4313      	orrs	r3, r2
 8004248:	60cb      	str	r3, [r1, #12]
 800424a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800424e:	bf00      	nop
 8004250:	e7fd      	b.n	800424e <HardFault_Handler+0x16>
 8004252:	bf00      	nop
 8004254:	e000ed00 	.word	0xe000ed00
 8004258:	05fa0004 	.word	0x05fa0004

0800425c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800425c:	e7fe      	b.n	800425c <MemManage_Handler>

0800425e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800425e:	e7fe      	b.n	800425e <BusFault_Handler>

08004260 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004260:	e7fe      	b.n	8004260 <UsageFault_Handler>

08004262 <SVC_Handler>:
 8004262:	4770      	bx	lr

08004264 <DebugMon_Handler>:
 8004264:	4770      	bx	lr

08004266 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8004266:	4770      	bx	lr

08004268 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004268:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800426a:	f7fc fe6f 	bl	8000f4c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800426e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004272:	f7fd b953 	b.w	800151c <HAL_SYSTICK_IRQHandler>
	...

08004278 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004278:	4801      	ldr	r0, [pc, #4]	; (8004280 <DMA1_Channel2_IRQHandler+0x8>)
 800427a:	f7fd ba0d 	b.w	8001698 <HAL_DMA_IRQHandler>
 800427e:	bf00      	nop
 8004280:	2000038c 	.word	0x2000038c

08004284 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004284:	4801      	ldr	r0, [pc, #4]	; (800428c <DMA1_Channel3_IRQHandler+0x8>)
 8004286:	f7fd ba07 	b.w	8001698 <HAL_DMA_IRQHandler>
 800428a:	bf00      	nop
 800428c:	20000170 	.word	0x20000170

08004290 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004290:	4801      	ldr	r0, [pc, #4]	; (8004298 <DMA1_Channel4_IRQHandler+0x8>)
 8004292:	f7fd ba01 	b.w	8001698 <HAL_DMA_IRQHandler>
 8004296:	bf00      	nop
 8004298:	20000420 	.word	0x20000420

0800429c <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800429c:	4801      	ldr	r0, [pc, #4]	; (80042a4 <DMA1_Channel5_IRQHandler+0x8>)
 800429e:	f7fd b9fb 	b.w	8001698 <HAL_DMA_IRQHandler>
 80042a2:	bf00      	nop
 80042a4:	200012f4 	.word	0x200012f4

080042a8 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80042a8:	4801      	ldr	r0, [pc, #4]	; (80042b0 <TIM2_IRQHandler+0x8>)
 80042aa:	f7fe b8ae 	b.w	800240a <HAL_TIM_IRQHandler>
 80042ae:	bf00      	nop
 80042b0:	2000155c 	.word	0x2000155c

080042b4 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80042b4:	4801      	ldr	r0, [pc, #4]	; (80042bc <SPI1_IRQHandler+0x8>)
 80042b6:	f7fd bef9 	b.w	80020ac <HAL_SPI_IRQHandler>
 80042ba:	bf00      	nop
 80042bc:	20001504 	.word	0x20001504

080042c0 <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80042c0:	4801      	ldr	r0, [pc, #4]	; (80042c8 <SPI2_IRQHandler+0x8>)
 80042c2:	f7fd bef3 	b.w	80020ac <HAL_SPI_IRQHandler>
 80042c6:	bf00      	nop
 80042c8:	200000bc 	.word	0x200000bc

080042cc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80042cc:	4801      	ldr	r0, [pc, #4]	; (80042d4 <USART1_IRQHandler+0x8>)
 80042ce:	f7fe bd75 	b.w	8002dbc <HAL_UART_IRQHandler>
 80042d2:	bf00      	nop
 80042d4:	2000133c 	.word	0x2000133c

080042d8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80042d8:	4801      	ldr	r0, [pc, #4]	; (80042e0 <USART3_IRQHandler+0x8>)
 80042da:	f7fe bd6f 	b.w	8002dbc <HAL_UART_IRQHandler>
 80042de:	bf00      	nop
 80042e0:	200001b4 	.word	0x200001b4

080042e4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80042e4:	4b0f      	ldr	r3, [pc, #60]	; (8004324 <SystemInit+0x40>)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	f042 0201 	orr.w	r2, r2, #1
 80042ec:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80042ee:	6859      	ldr	r1, [r3, #4]
 80042f0:	4a0d      	ldr	r2, [pc, #52]	; (8004328 <SystemInit+0x44>)
 80042f2:	400a      	ands	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80042fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004300:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004308:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004310:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004312:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004316:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004318:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800431c:	4b03      	ldr	r3, [pc, #12]	; (800432c <SystemInit+0x48>)
 800431e:	609a      	str	r2, [r3, #8]
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	40021000 	.word	0x40021000
 8004328:	f8ff0000 	.word	0xf8ff0000
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004330:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004332:	e003      	b.n	800433c <LoopCopyDataInit>

08004334 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004334:	4b0b      	ldr	r3, [pc, #44]	; (8004364 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004336:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004338:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800433a:	3104      	adds	r1, #4

0800433c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800433c:	480a      	ldr	r0, [pc, #40]	; (8004368 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800433e:	4b0b      	ldr	r3, [pc, #44]	; (800436c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004340:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004342:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004344:	d3f6      	bcc.n	8004334 <CopyDataInit>
  ldr r2, =_sbss
 8004346:	4a0a      	ldr	r2, [pc, #40]	; (8004370 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004348:	e002      	b.n	8004350 <LoopFillZerobss>

0800434a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800434a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800434c:	f842 3b04 	str.w	r3, [r2], #4

08004350 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004350:	4b08      	ldr	r3, [pc, #32]	; (8004374 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004352:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004354:	d3f9      	bcc.n	800434a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004356:	f7ff ffc5 	bl	80042e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800435a:	f000 f80f 	bl	800437c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800435e:	f7ff fb2d 	bl	80039bc <main>
  bx lr
 8004362:	4770      	bx	lr
  ldr r3, =_sidata
 8004364:	080044e4 	.word	0x080044e4
  ldr r0, =_sdata
 8004368:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800436c:	20000028 	.word	0x20000028
  ldr r2, =_sbss
 8004370:	20000028 	.word	0x20000028
  ldr r3, = _ebss
 8004374:	20001870 	.word	0x20001870

08004378 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004378:	e7fe      	b.n	8004378 <ADC1_2_IRQHandler>
	...

0800437c <__libc_init_array>:
 800437c:	b570      	push	{r4, r5, r6, lr}
 800437e:	2500      	movs	r5, #0
 8004380:	4e0c      	ldr	r6, [pc, #48]	; (80043b4 <__libc_init_array+0x38>)
 8004382:	4c0d      	ldr	r4, [pc, #52]	; (80043b8 <__libc_init_array+0x3c>)
 8004384:	1ba4      	subs	r4, r4, r6
 8004386:	10a4      	asrs	r4, r4, #2
 8004388:	42a5      	cmp	r5, r4
 800438a:	d109      	bne.n	80043a0 <__libc_init_array+0x24>
 800438c:	f000 f860 	bl	8004450 <_init>
 8004390:	2500      	movs	r5, #0
 8004392:	4e0a      	ldr	r6, [pc, #40]	; (80043bc <__libc_init_array+0x40>)
 8004394:	4c0a      	ldr	r4, [pc, #40]	; (80043c0 <__libc_init_array+0x44>)
 8004396:	1ba4      	subs	r4, r4, r6
 8004398:	10a4      	asrs	r4, r4, #2
 800439a:	42a5      	cmp	r5, r4
 800439c:	d105      	bne.n	80043aa <__libc_init_array+0x2e>
 800439e:	bd70      	pop	{r4, r5, r6, pc}
 80043a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043a4:	4798      	blx	r3
 80043a6:	3501      	adds	r5, #1
 80043a8:	e7ee      	b.n	8004388 <__libc_init_array+0xc>
 80043aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043ae:	4798      	blx	r3
 80043b0:	3501      	adds	r5, #1
 80043b2:	e7f2      	b.n	800439a <__libc_init_array+0x1e>
 80043b4:	080044dc 	.word	0x080044dc
 80043b8:	080044dc 	.word	0x080044dc
 80043bc:	080044dc 	.word	0x080044dc
 80043c0:	080044e0 	.word	0x080044e0

080043c4 <round>:
 80043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c6:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80043ca:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 80043ce:	2c13      	cmp	r4, #19
 80043d0:	4606      	mov	r6, r0
 80043d2:	460d      	mov	r5, r1
 80043d4:	460b      	mov	r3, r1
 80043d6:	468e      	mov	lr, r1
 80043d8:	dc17      	bgt.n	800440a <round+0x46>
 80043da:	2c00      	cmp	r4, #0
 80043dc:	da09      	bge.n	80043f2 <round+0x2e>
 80043de:	3401      	adds	r4, #1
 80043e0:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80043e4:	d103      	bne.n	80043ee <round+0x2a>
 80043e6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80043ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80043ee:	2200      	movs	r2, #0
 80043f0:	e029      	b.n	8004446 <round+0x82>
 80043f2:	4916      	ldr	r1, [pc, #88]	; (800444c <round+0x88>)
 80043f4:	4121      	asrs	r1, r4
 80043f6:	420d      	tst	r5, r1
 80043f8:	d100      	bne.n	80043fc <round+0x38>
 80043fa:	b188      	cbz	r0, 8004420 <round+0x5c>
 80043fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004400:	4123      	asrs	r3, r4
 8004402:	4473      	add	r3, lr
 8004404:	ea23 0301 	bic.w	r3, r3, r1
 8004408:	e7f1      	b.n	80043ee <round+0x2a>
 800440a:	2c33      	cmp	r4, #51	; 0x33
 800440c:	dd0b      	ble.n	8004426 <round+0x62>
 800440e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8004412:	d105      	bne.n	8004420 <round+0x5c>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	f7fb fea8 	bl	800016c <__adddf3>
 800441c:	4606      	mov	r6, r0
 800441e:	460d      	mov	r5, r1
 8004420:	4630      	mov	r0, r6
 8004422:	4629      	mov	r1, r5
 8004424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004426:	f04f 30ff 	mov.w	r0, #4294967295
 800442a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800442e:	40f8      	lsrs	r0, r7
 8004430:	4206      	tst	r6, r0
 8004432:	d0f5      	beq.n	8004420 <round+0x5c>
 8004434:	2101      	movs	r1, #1
 8004436:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800443a:	40a1      	lsls	r1, r4
 800443c:	198a      	adds	r2, r1, r6
 800443e:	bf28      	it	cs
 8004440:	3301      	addcs	r3, #1
 8004442:	ea22 0200 	bic.w	r2, r2, r0
 8004446:	4619      	mov	r1, r3
 8004448:	4610      	mov	r0, r2
 800444a:	e7e7      	b.n	800441c <round+0x58>
 800444c:	000fffff 	.word	0x000fffff

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	bf00      	nop
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
