Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 3f6b9c0bf97e48faa3b2a5d46e9640ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fpu_tb1_behav xil_defaultlib.fpu_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v" Line 15. Module inputStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v" Line 7. Module preAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v" Line 3. Module shiftEquExp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v" Line 1. Module signAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v" Line 5. Module addDiffSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v" Line 3. Module addSameSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v" Line 1. Module multLeftShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v" Line 1. Module multRightShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v" Line 1. Module multRightShiftUn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v" Line 1. Module checkMultExponent doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v" Line 1. Module controlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v" Line 1. Module outputStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/main.v" Line 1. Module main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/inputStage.v" Line 15. Module inputStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/preAdder.v" Line 7. Module preAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/shiftEquExp.v" Line 3. Module shiftEquExp doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/signAdder.v" Line 1. Module signAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addDiffSign.v" Line 5. Module addDiffSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/addSameSign.v" Line 3. Module addSameSign doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multLeftShift.v" Line 1. Module multLeftShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShift.v" Line 1. Module multRightShift doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/flipFlop.v" Line 1. Module flipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/multRightShiftUn.v" Line 1. Module multRightShiftUn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux.v" Line 1. Module mux(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/checkMultExponent.v" Line 1. Module checkMultExponent doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/mux4_1.v" Line 1. Module mux4_1(Width=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/controlUnit.v" Line 1. Module controlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 1/Code_v1/outputStage.v" Line 1. Module outputStage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inputStage
Compiling module xil_defaultlib.preAdder
Compiling module xil_defaultlib.shiftEquExp
Compiling module xil_defaultlib.signAdder
Compiling module xil_defaultlib.addDiffSign
Compiling module xil_defaultlib.addSameSign
Compiling module xil_defaultlib.mux(Width=1)
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux(Width=8)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.flipFlop
Compiling module xil_defaultlib.multLeftShift
Compiling module xil_defaultlib.multRightShift
Compiling module xil_defaultlib.multRightShiftUn
Compiling module xil_defaultlib.checkMultExponent
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux4_1(Width=8)
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.outputStage
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.fpu_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpu_tb1_behav
