INFO-FLOW: Workspace /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1 opened at Thu May 22 16:58:15 CST 2025
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.5 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.57 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.57 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./lstm_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
Execute     set_directive_top -name LSTM_Top LSTM_Top 
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 290.055 MB.
Execute       set_directive_top LSTM_Top -name=LSTM_Top 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_hls/rnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang lstm_hls/rnn.cpp -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/clang.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_hls/rnn_top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang lstm_hls/rnn_top.cpp -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/clang.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.23 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.46 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.95 seconds. Elapsed time: 4.92 seconds; current allocated memory: 291.738 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.g.bc" "/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.g.bc /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.23 sec.
Execute       run_link_or_opt -opt -out /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -reflow-float-conversion -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.5 sec.
Execute       run_link_or_opt -out /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LSTM_Top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LSTM_Top -mllvm -hls-db-dir -mllvm /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 29,475 Compile/Link /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 29,475 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,798 Unroll/Inline (step 1) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,798 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,580 Unroll/Inline (step 2) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,580 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,392 Unroll/Inline (step 3) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,392 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 896 Unroll/Inline (step 4) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 896 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 887 Array/Struct (step 1) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 887 Array/Struct (step 2) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 888 Array/Struct (step 3) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 888 Array/Struct (step 4) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 892 Array/Struct (step 5) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 892 Performance (step 1) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 892 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 887 Performance (step 2) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 887 Performance (step 3) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 887 Performance (step 4) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 888 HW Transforms (step 1) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,022 HW Transforms (step 2) /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,022 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:17:21)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1, (unsigned char)56, false> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:30:11)
INFO: [HLS 214-178] Inlining function 'float* std::__niter_base<float*>(float*)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, float*>::__type std::__fill_n_a<float*, int, double>(float*, int, double const&)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.36.46.55.66)' into 'fp_struct<float>::to_float() const (.33.43.52.63)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.33.43.52.63)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.97.107.117.135)' into 'fp_struct<double>::to_double() const (.94.104.114.132)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.94.104.114.132)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function 'float* std::fill_n<float*, int, double>(float*, int, double const&)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'geva(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'tanh(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'hprod(float*, float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'void mnist_lstm<float, 1, 1, 1>(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' into 'LSTM_Top(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*, hls::axis<ap_uint<32>, 1ul, 1ul, 1ul, (unsigned char)56, false>*)' (lstm_hls/rnn_top.cpp:38:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_1> at lstm_hls/rnn.cpp:41:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_1> at lstm_hls/rnn.cpp:27:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at lstm_hls/rnn.cpp:127:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_1> at lstm_hls/rnn.cpp:34:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_1> at lstm_hls/rnn.cpp:20:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_117_11> at lstm_hls/rnn.cpp:117:110 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752:7 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_110_9> at lstm_hls/rnn.cpp:110:109 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_103_7> at lstm_hls/rnn.cpp:103:108 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_5> at lstm_hls/rnn.cpp:96:106 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_3> at lstm_hls/rnn.cpp:91:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_2> at lstm_hls/rnn.cpp:90:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_141_13> at lstm_hls/rnn.cpp:141:98 
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'in_r' (lstm_hls/rnn_top.cpp:38:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_r' (lstm_hls/rnn_top.cpp:38:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.73 seconds; current allocated memory: 303.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 303.418 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LSTM_Top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.0.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 323.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.1.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 328.637 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.g.1.bc to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:158:9) to (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:339:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 355.000 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.2.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_96_4'(lstm_hls/rnn.cpp:96:59) and 'VITIS_LOOP_96_5'(lstm_hls/rnn.cpp:96:106) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_6'(lstm_hls/rnn.cpp:103:60) and 'VITIS_LOOP_103_7'(lstm_hls/rnn.cpp:103:108) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_110_8'(lstm_hls/rnn.cpp:110:61) and 'VITIS_LOOP_110_9'(lstm_hls/rnn.cpp:110:109) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_117_10'(lstm_hls/rnn.cpp:117:61) and 'VITIS_LOOP_117_11'(lstm_hls/rnn.cpp:117:110) in function 'infer' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_141_12'(lstm_hls/rnn.cpp:141:50) and 'VITIS_LOOP_141_13'(lstm_hls/rnn.cpp:141:98) in function 'infer' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_4' (lstm_hls/rnn.cpp:96:59) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_6' (lstm_hls/rnn.cpp:103:60) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_8' (lstm_hls/rnn.cpp:110:61) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_10' (lstm_hls/rnn.cpp:117:61) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_141_12' (lstm_hls/rnn.cpp:141:50) in function 'infer'.
Execute           auto_get_db
Command         transform done; 0.17 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.3.bc -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.35 seconds; current allocated memory: 724.168 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.75 sec.
Command     elaborate done; 13.4 sec.
Execute     ap_eval exec zip -j /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
Execute       ap_set_top_model LSTM_Top 
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute       get_model_list LSTM_Top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LSTM_Top 
Execute       preproc_iomode -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       preproc_iomode -model infer 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_110 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       preproc_iomode -model infer_Pipeline_32 
Execute       preproc_iomode -model infer_Outline_VITIS_LOOP_63_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_41_19 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_27_18 
Execute       preproc_iomode -model infer_Pipeline_29 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_17 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_41_16 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_41_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_20_15 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_14 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       preproc_iomode -model infer_Pipeline_22 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_27_1 
Execute       preproc_iomode -model generic_tanh<float> 
Execute       preproc_iomode -model exp_generic<double> 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_13 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       preproc_iomode -model infer_Pipeline_18 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_20_12 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_11 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       preproc_iomode -model infer_Pipeline_14 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_20_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       preproc_iomode -model infer_Pipeline_10 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_91_3 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_90_2 
Execute       preproc_iomode -model infer_Pipeline_6 
Execute       preproc_iomode -model infer_Pipeline_5 
Execute       preproc_iomode -model infer_Pipeline_4 
Execute       preproc_iomode -model infer_Pipeline_3 
Execute       preproc_iomode -model infer_Pipeline_2 
Execute       preproc_iomode -model infer_Pipeline_1 
Execute       preproc_iomode -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       get_model_list LSTM_Top -filter all-wo-channel 
INFO-FLOW: Model list for configure: LSTM_Top_Pipeline_VITIS_LOOP_13_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_90_2 infer_Pipeline_VITIS_LOOP_91_3 infer_Pipeline_10 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_20_1 infer_Pipeline_14 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 infer_Pipeline_VITIS_LOOP_34_11 infer_Pipeline_VITIS_LOOP_20_12 infer_Pipeline_18 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 infer_Pipeline_VITIS_LOOP_34_13 exp_generic<double> generic_tanh<float> infer_Pipeline_VITIS_LOOP_27_1 infer_Pipeline_22 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_20_15 infer_Pipeline_VITIS_LOOP_41_1 infer_Pipeline_VITIS_LOOP_41_16 infer_Pipeline_VITIS_LOOP_34_17 infer_Pipeline_29 infer_Pipeline_VITIS_LOOP_27_18 infer_Pipeline_VITIS_LOOP_41_19 infer_Outline_VITIS_LOOP_63_1 infer_Pipeline_32 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 infer_Pipeline_VITIS_LOOP_34_110 infer LSTM_Top_Pipeline_VITIS_LOOP_27_2 LSTM_Top
INFO-FLOW: Configuring Module : LSTM_Top_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       apply_spec_resource_limit LSTM_Top_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Configuring Module : infer_Pipeline_1 ...
Execute       set_default_model infer_Pipeline_1 
Execute       apply_spec_resource_limit infer_Pipeline_1 
INFO-FLOW: Configuring Module : infer_Pipeline_2 ...
Execute       set_default_model infer_Pipeline_2 
Execute       apply_spec_resource_limit infer_Pipeline_2 
INFO-FLOW: Configuring Module : infer_Pipeline_3 ...
Execute       set_default_model infer_Pipeline_3 
Execute       apply_spec_resource_limit infer_Pipeline_3 
INFO-FLOW: Configuring Module : infer_Pipeline_4 ...
Execute       set_default_model infer_Pipeline_4 
Execute       apply_spec_resource_limit infer_Pipeline_4 
INFO-FLOW: Configuring Module : infer_Pipeline_5 ...
Execute       set_default_model infer_Pipeline_5 
Execute       apply_spec_resource_limit infer_Pipeline_5 
INFO-FLOW: Configuring Module : infer_Pipeline_6 ...
Execute       set_default_model infer_Pipeline_6 
Execute       apply_spec_resource_limit infer_Pipeline_6 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_90_2 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_90_2 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_90_2 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_91_3 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_91_3 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_91_3 
INFO-FLOW: Configuring Module : infer_Pipeline_10 ...
Execute       set_default_model infer_Pipeline_10 
Execute       apply_spec_resource_limit infer_Pipeline_10 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Configuring Module : infer_Pipeline_14 ...
Execute       set_default_model infer_Pipeline_14 
Execute       apply_spec_resource_limit infer_Pipeline_14 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_11 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_11 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_20_12 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_12 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_20_12 
INFO-FLOW: Configuring Module : infer_Pipeline_18 ...
Execute       set_default_model infer_Pipeline_18 
Execute       apply_spec_resource_limit infer_Pipeline_18 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_13 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_13 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute       set_default_model generic_tanh<float> 
Execute       apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_27_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_27_1 
INFO-FLOW: Configuring Module : infer_Pipeline_22 ...
Execute       set_default_model infer_Pipeline_22 
Execute       apply_spec_resource_limit infer_Pipeline_22 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_14 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_20_15 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_15 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_20_15 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_41_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_41_16 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_16 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_41_16 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_17 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_17 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_17 
INFO-FLOW: Configuring Module : infer_Pipeline_29 ...
Execute       set_default_model infer_Pipeline_29 
Execute       apply_spec_resource_limit infer_Pipeline_29 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_27_18 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_18 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_27_18 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_41_19 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_19 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_41_19 
INFO-FLOW: Configuring Module : infer_Outline_VITIS_LOOP_63_1 ...
Execute       set_default_model infer_Outline_VITIS_LOOP_63_1 
Execute       apply_spec_resource_limit infer_Outline_VITIS_LOOP_63_1 
INFO-FLOW: Configuring Module : infer_Pipeline_32 ...
Execute       set_default_model infer_Pipeline_32 
Execute       apply_spec_resource_limit infer_Pipeline_32 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_110 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_110 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_110 
INFO-FLOW: Configuring Module : infer ...
Execute       set_default_model infer 
Execute       apply_spec_resource_limit infer 
INFO-FLOW: Configuring Module : LSTM_Top_Pipeline_VITIS_LOOP_27_2 ...
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       apply_spec_resource_limit LSTM_Top_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Configuring Module : LSTM_Top ...
Execute       set_default_model LSTM_Top 
Execute       apply_spec_resource_limit LSTM_Top 
INFO-FLOW: Model list for preprocess: LSTM_Top_Pipeline_VITIS_LOOP_13_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_90_2 infer_Pipeline_VITIS_LOOP_91_3 infer_Pipeline_10 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_20_1 infer_Pipeline_14 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 infer_Pipeline_VITIS_LOOP_34_11 infer_Pipeline_VITIS_LOOP_20_12 infer_Pipeline_18 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 infer_Pipeline_VITIS_LOOP_34_13 exp_generic<double> generic_tanh<float> infer_Pipeline_VITIS_LOOP_27_1 infer_Pipeline_22 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_20_15 infer_Pipeline_VITIS_LOOP_41_1 infer_Pipeline_VITIS_LOOP_41_16 infer_Pipeline_VITIS_LOOP_34_17 infer_Pipeline_29 infer_Pipeline_VITIS_LOOP_27_18 infer_Pipeline_VITIS_LOOP_41_19 infer_Outline_VITIS_LOOP_63_1 infer_Pipeline_32 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 infer_Pipeline_VITIS_LOOP_34_110 infer LSTM_Top_Pipeline_VITIS_LOOP_27_2 LSTM_Top
INFO-FLOW: Preprocessing Module: LSTM_Top_Pipeline_VITIS_LOOP_13_1 ...
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       cdfg_preprocess -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess LSTM_Top_Pipeline_VITIS_LOOP_13_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_1 ...
Execute       set_default_model infer_Pipeline_1 
Execute       cdfg_preprocess -model infer_Pipeline_1 
Execute       rtl_gen_preprocess infer_Pipeline_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_2 ...
Execute       set_default_model infer_Pipeline_2 
Execute       cdfg_preprocess -model infer_Pipeline_2 
Execute       rtl_gen_preprocess infer_Pipeline_2 
INFO-FLOW: Preprocessing Module: infer_Pipeline_3 ...
Execute       set_default_model infer_Pipeline_3 
Execute       cdfg_preprocess -model infer_Pipeline_3 
Execute       rtl_gen_preprocess infer_Pipeline_3 
INFO-FLOW: Preprocessing Module: infer_Pipeline_4 ...
Execute       set_default_model infer_Pipeline_4 
Execute       cdfg_preprocess -model infer_Pipeline_4 
Execute       rtl_gen_preprocess infer_Pipeline_4 
INFO-FLOW: Preprocessing Module: infer_Pipeline_5 ...
Execute       set_default_model infer_Pipeline_5 
Execute       cdfg_preprocess -model infer_Pipeline_5 
Execute       rtl_gen_preprocess infer_Pipeline_5 
INFO-FLOW: Preprocessing Module: infer_Pipeline_6 ...
Execute       set_default_model infer_Pipeline_6 
Execute       cdfg_preprocess -model infer_Pipeline_6 
Execute       rtl_gen_preprocess infer_Pipeline_6 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_90_2 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_90_2 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_90_2 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_90_2 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_91_3 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_91_3 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_91_3 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_91_3 
INFO-FLOW: Preprocessing Module: infer_Pipeline_10 ...
Execute       set_default_model infer_Pipeline_10 
Execute       cdfg_preprocess -model infer_Pipeline_10 
Execute       rtl_gen_preprocess infer_Pipeline_10 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_20_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_20_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_14 ...
Execute       set_default_model infer_Pipeline_14 
Execute       cdfg_preprocess -model infer_Pipeline_14 
Execute       rtl_gen_preprocess infer_Pipeline_14 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_11 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_11 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_20_12 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_12 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_20_12 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_20_12 
INFO-FLOW: Preprocessing Module: infer_Pipeline_18 ...
Execute       set_default_model infer_Pipeline_18 
Execute       cdfg_preprocess -model infer_Pipeline_18 
Execute       rtl_gen_preprocess infer_Pipeline_18 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_13 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_13 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute       set_default_model exp_generic<double> 
Execute       cdfg_preprocess -model exp_generic<double> 
Execute       rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute       set_default_model generic_tanh<float> 
Execute       cdfg_preprocess -model generic_tanh<float> 
Execute       rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_27_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_27_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_27_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_22 ...
Execute       set_default_model infer_Pipeline_22 
Execute       cdfg_preprocess -model infer_Pipeline_22 
Execute       rtl_gen_preprocess infer_Pipeline_22 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_14 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_14 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_20_15 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_15 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_20_15 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_20_15 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_41_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_41_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_41_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_41_16 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_16 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_41_16 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_41_16 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_17 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_17 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_17 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_17 
INFO-FLOW: Preprocessing Module: infer_Pipeline_29 ...
Execute       set_default_model infer_Pipeline_29 
Execute       cdfg_preprocess -model infer_Pipeline_29 
Execute       rtl_gen_preprocess infer_Pipeline_29 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_27_18 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_18 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_27_18 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_27_18 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_41_19 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_19 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_41_19 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_41_19 
INFO-FLOW: Preprocessing Module: infer_Outline_VITIS_LOOP_63_1 ...
Execute       set_default_model infer_Outline_VITIS_LOOP_63_1 
Execute       cdfg_preprocess -model infer_Outline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess infer_Outline_VITIS_LOOP_63_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_32 ...
Execute       set_default_model infer_Pipeline_32 
Execute       cdfg_preprocess -model infer_Pipeline_32 
Execute       rtl_gen_preprocess infer_Pipeline_32 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_110 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_110 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_110 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_110 
INFO-FLOW: Preprocessing Module: infer ...
Execute       set_default_model infer 
Execute       cdfg_preprocess -model infer 
Execute       rtl_gen_preprocess infer 
INFO-FLOW: Preprocessing Module: LSTM_Top_Pipeline_VITIS_LOOP_27_2 ...
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       cdfg_preprocess -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       rtl_gen_preprocess LSTM_Top_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Preprocessing Module: LSTM_Top ...
Execute       set_default_model LSTM_Top 
Execute       cdfg_preprocess -model LSTM_Top 
Execute       rtl_gen_preprocess LSTM_Top 
INFO-FLOW: Model list for synthesis: LSTM_Top_Pipeline_VITIS_LOOP_13_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_90_2 infer_Pipeline_VITIS_LOOP_91_3 infer_Pipeline_10 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_20_1 infer_Pipeline_14 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 infer_Pipeline_VITIS_LOOP_34_11 infer_Pipeline_VITIS_LOOP_20_12 infer_Pipeline_18 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 infer_Pipeline_VITIS_LOOP_34_13 exp_generic<double> generic_tanh<float> infer_Pipeline_VITIS_LOOP_27_1 infer_Pipeline_22 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_20_15 infer_Pipeline_VITIS_LOOP_41_1 infer_Pipeline_VITIS_LOOP_41_16 infer_Pipeline_VITIS_LOOP_34_17 infer_Pipeline_29 infer_Pipeline_VITIS_LOOP_27_18 infer_Pipeline_VITIS_LOOP_41_19 infer_Outline_VITIS_LOOP_63_1 infer_Pipeline_32 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 infer_Pipeline_VITIS_LOOP_34_110 infer LSTM_Top_Pipeline_VITIS_LOOP_27_2 LSTM_Top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       schedule -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 725.719 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM_Top_Pipeline_VITIS_LOOP_13_1.
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       bind -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 725.719 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.bind.adb -f 
INFO-FLOW: Finish binding LSTM_Top_Pipeline_VITIS_LOOP_13_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_1 
Execute       schedule -model infer_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 726.172 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_1.
Execute       set_default_model infer_Pipeline_1 
Execute       bind -model infer_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 726.172 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_2 
Execute       schedule -model infer_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.477 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_2.
Execute       set_default_model infer_Pipeline_2 
Execute       bind -model infer_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.477 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_3 
Execute       schedule -model infer_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.844 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_3.
Execute       set_default_model infer_Pipeline_3 
Execute       bind -model infer_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 726.844 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_4 
Execute       schedule -model infer_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.141 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_4.
Execute       set_default_model infer_Pipeline_4 
Execute       bind -model infer_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.141 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_5 
Execute       schedule -model infer_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.383 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_5.
Execute       set_default_model infer_Pipeline_5 
Execute       bind -model infer_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 727.383 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_6 
Execute       schedule -model infer_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.699 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_6.
Execute       set_default_model infer_Pipeline_6 
Execute       bind -model infer_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 727.699 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_90_2 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_90_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.031 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_90_2.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_90_2 
Execute       bind -model infer_Pipeline_VITIS_LOOP_90_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.031 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_90_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_91_3 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_91_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.418 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_91_3.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_91_3 
Execute       bind -model infer_Pipeline_VITIS_LOOP_91_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 728.418 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_91_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_10 
Execute       schedule -model infer_Pipeline_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 728.781 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_10.
Execute       set_default_model infer_Pipeline_10 
Execute       bind -model infer_Pipeline_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 728.781 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' (loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add3730_write_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on local variable 'add3730' and 'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_96_4_VITIS_LOOP_96_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 729.426 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       bind -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 729.426 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 729.820 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 729.820 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_20_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 730.273 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_20_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_20_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.273 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_20_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_14 
Execute       schedule -model infer_Pipeline_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.770 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_14.
Execute       set_default_model infer_Pipeline_14 
Execute       bind -model infer_Pipeline_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.770 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' (loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add6931_write_ln103', lstm_hls/rnn.cpp:103) of variable 'add2', lstm_hls/rnn.cpp:103 on local variable 'add6931' and 'fadd' operation 32 bit ('add2', lstm_hls/rnn.cpp:103).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_103_6_VITIS_LOOP_103_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 731.027 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       bind -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.027 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_11 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 731.422 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_11.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_11 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.551 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_12 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_20_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 732.480 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_20_12.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_12 
Execute       bind -model infer_Pipeline_VITIS_LOOP_20_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.480 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_20_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_18 
Execute       schedule -model infer_Pipeline_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 732.949 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_18.
Execute       set_default_model infer_Pipeline_18 
Execute       bind -model infer_Pipeline_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.949 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' (loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add10132_write_ln110', lstm_hls/rnn.cpp:110) of variable 'add3', lstm_hls/rnn.cpp:110 on local variable 'add10132' and 'fadd' operation 32 bit ('add3', lstm_hls/rnn.cpp:110).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_110_8_VITIS_LOOP_110_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 733.512 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       bind -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 733.512 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_13 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 733.957 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_13.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_13 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 733.957 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp_generic<double> 
Execute       schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln243) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 735.215 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute       set_default_model exp_generic<double> 
Execute       bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 735.215 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_tanh<float> 
Execute       schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 736.449 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute       set_default_model generic_tanh<float> 
Execute       bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.672 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_27_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 737.766 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_27_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_27_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 737.766 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_27_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_22 
Execute       schedule -model infer_Pipeline_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 738.543 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_22.
Execute       set_default_model infer_Pipeline_22 
Execute       bind -model infer_Pipeline_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 738.543 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' (loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add13333_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add4', lstm_hls/rnn.cpp:117 on local variable 'add13333' and 'fadd' operation 32 bit ('add4', lstm_hls/rnn.cpp:117).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 14, loop 'VITIS_LOOP_117_10_VITIS_LOOP_117_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 739.121 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       bind -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 739.121 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 739.594 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_14.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 739.594 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_15 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_20_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 34, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.051 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_20_15.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_20_15 
Execute       bind -model infer_Pipeline_VITIS_LOOP_20_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.051 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_20_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_41_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.500 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_41_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_41_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 740.500 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_41_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_16 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_41_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 740.941 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_41_16.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_16 
Execute       bind -model infer_Pipeline_VITIS_LOOP_41_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 740.941 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_41_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_17 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 741.289 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_17.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_17 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 741.289 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_29 
Execute       schedule -model infer_Pipeline_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 741.711 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_29.
Execute       set_default_model infer_Pipeline_29 
Execute       bind -model infer_Pipeline_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 741.711 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_27_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_18 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_27_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 77, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.102 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_27_18.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_27_18 
Execute       bind -model infer_Pipeline_VITIS_LOOP_27_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.102 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_27_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_41_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_19 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_41_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 743.008 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_41_19.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_41_19 
Execute       bind -model infer_Pipeline_VITIS_LOOP_41_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.008 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_41_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Outline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Outline_VITIS_LOOP_63_1 
Execute       schedule -model infer_Outline_VITIS_LOOP_63_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 743.457 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Outline_VITIS_LOOP_63_1.
Execute       set_default_model infer_Outline_VITIS_LOOP_63_1 
Execute       bind -model infer_Outline_VITIS_LOOP_63_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 743.457 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Outline_VITIS_LOOP_63_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_32 
Execute       schedule -model infer_Pipeline_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 744.145 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_32.
Execute       set_default_model infer_Pipeline_32 
Execute       bind -model infer_Pipeline_32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.145 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' (loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'store' operation 0 bit ('add18229_write_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on local variable 'add18229' and 'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'VITIS_LOOP_141_12_VITIS_LOOP_141_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 744.602 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       bind -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.602 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_110 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.027 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_110.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_110 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.027 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer 
Execute       schedule -model infer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.074 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.sched.adb -f 
INFO-FLOW: Finish scheduling infer.
Execute       set_default_model infer 
Execute       bind -model infer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 745.324 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.bind.adb -f 
INFO-FLOW: Finish binding infer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       schedule -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 746.016 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM_Top_Pipeline_VITIS_LOOP_27_2.
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       bind -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 746.016 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.bind.adb -f 
INFO-FLOW: Finish binding LSTM_Top_Pipeline_VITIS_LOOP_27_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM_Top 
Execute       schedule -model LSTM_Top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 746.016 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM_Top.
Execute       set_default_model LSTM_Top 
Execute       bind -model LSTM_Top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 746.047 MB.
Execute       syn_report -verbosereport -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.bind.adb -f 
INFO-FLOW: Finish binding LSTM_Top.
Execute       get_model_list LSTM_Top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       rtl_gen_preprocess infer_Pipeline_1 
Execute       rtl_gen_preprocess infer_Pipeline_2 
Execute       rtl_gen_preprocess infer_Pipeline_3 
Execute       rtl_gen_preprocess infer_Pipeline_4 
Execute       rtl_gen_preprocess infer_Pipeline_5 
Execute       rtl_gen_preprocess infer_Pipeline_6 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_90_2 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_91_3 
Execute       rtl_gen_preprocess infer_Pipeline_10 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_20_1 
Execute       rtl_gen_preprocess infer_Pipeline_14 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_20_12 
Execute       rtl_gen_preprocess infer_Pipeline_18 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_13 
Execute       rtl_gen_preprocess exp_generic<double> 
Execute       rtl_gen_preprocess generic_tanh<float> 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_27_1 
Execute       rtl_gen_preprocess infer_Pipeline_22 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_14 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_20_15 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_41_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_41_16 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_17 
Execute       rtl_gen_preprocess infer_Pipeline_29 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_27_18 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_41_19 
Execute       rtl_gen_preprocess infer_Outline_VITIS_LOOP_63_1 
Execute       rtl_gen_preprocess infer_Pipeline_32 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_110 
Execute       rtl_gen_preprocess infer 
Execute       rtl_gen_preprocess LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       rtl_gen_preprocess LSTM_Top 
INFO-FLOW: Model list for RTL generation: LSTM_Top_Pipeline_VITIS_LOOP_13_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_90_2 infer_Pipeline_VITIS_LOOP_91_3 infer_Pipeline_10 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_20_1 infer_Pipeline_14 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 infer_Pipeline_VITIS_LOOP_34_11 infer_Pipeline_VITIS_LOOP_20_12 infer_Pipeline_18 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 infer_Pipeline_VITIS_LOOP_34_13 exp_generic<double> generic_tanh<float> infer_Pipeline_VITIS_LOOP_27_1 infer_Pipeline_22 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_20_15 infer_Pipeline_VITIS_LOOP_41_1 infer_Pipeline_VITIS_LOOP_41_16 infer_Pipeline_VITIS_LOOP_34_17 infer_Pipeline_29 infer_Pipeline_VITIS_LOOP_27_18 infer_Pipeline_VITIS_LOOP_41_19 infer_Outline_VITIS_LOOP_63_1 infer_Pipeline_32 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 infer_Pipeline_VITIS_LOOP_34_110 infer LSTM_Top_Pipeline_VITIS_LOOP_27_2 LSTM_Top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM_Top_Pipeline_VITIS_LOOP_13_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LSTM_Top_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 746.742 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM_Top_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       gen_rtl LSTM_Top_Pipeline_VITIS_LOOP_13_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_13_1 
Execute       syn_report -csynth -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_Pipeline_VITIS_LOOP_13_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_Pipeline_VITIS_LOOP_13_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.adb 
Execute       db_write -model LSTM_Top_Pipeline_VITIS_LOOP_13_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM_Top_Pipeline_VITIS_LOOP_13_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 747.805 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_1 
Execute       gen_rtl infer_Pipeline_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_1 
Execute       syn_report -csynth -model infer_Pipeline_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.adb 
Execute       db_write -model infer_Pipeline_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_2 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 748.605 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_2 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_2 
Execute       gen_rtl infer_Pipeline_2 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_2 
Execute       syn_report -csynth -model infer_Pipeline_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_2 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.adb 
Execute       db_write -model infer_Pipeline_2 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_2 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_3 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 749.426 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_3 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_3 
Execute       gen_rtl infer_Pipeline_3 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_3 
Execute       syn_report -csynth -model infer_Pipeline_3 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_3 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_3 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_3 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.adb 
Execute       db_write -model infer_Pipeline_3 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_3 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_4 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 750.234 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_4 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_4 
Execute       gen_rtl infer_Pipeline_4 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_4 
Execute       syn_report -csynth -model infer_Pipeline_4 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_4 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_4 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_4 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.adb 
Execute       db_write -model infer_Pipeline_4 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_4 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_5 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 751.066 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_5 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_5 
Execute       gen_rtl infer_Pipeline_5 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_5 
Execute       syn_report -csynth -model infer_Pipeline_5 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_5 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_5 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_5 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.adb 
Execute       db_write -model infer_Pipeline_5 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_5 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_6 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 751.871 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_6 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_6 
Execute       gen_rtl infer_Pipeline_6 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_6 
Execute       syn_report -csynth -model infer_Pipeline_6 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_6 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_6 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_6 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.adb 
Execute       db_write -model infer_Pipeline_6 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_6 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_90_2 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 752.730 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_90_2 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_90_2 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_90_2 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_90_2 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_90_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_90_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_90_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_90_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_90_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_90_2 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_90_2 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_90_2 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_91_3 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_91_3' pipeline 'VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_91_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 753.723 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_91_3 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_91_3 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_91_3 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_91_3 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_91_3 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_91_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_91_3 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_91_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_91_3 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_91_3 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_91_3 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_91_3 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_10 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 754.676 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_10 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_10 
Execute       gen_rtl infer_Pipeline_10 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_10 
Execute       syn_report -csynth -model infer_Pipeline_10 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_10 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_10 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_10 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.adb 
Execute       db_write -model infer_Pipeline_10 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_10 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5' pipeline 'VITIS_LOOP_96_4_VITIS_LOOP_96_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 761.207 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_1'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 761.207 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_20_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 761.207 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_20_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_20_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_20_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_20_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_20_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_20_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_20_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_20_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_20_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_14 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 761.207 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_14 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_14 
Execute       gen_rtl infer_Pipeline_14 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_14 
Execute       syn_report -csynth -model infer_Pipeline_14 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_14 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_14 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_14 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.adb 
Execute       db_write -model infer_Pipeline_14 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_14 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7' pipeline 'VITIS_LOOP_103_6_VITIS_LOOP_103_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 767.148 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_11 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_11' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.148 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_11 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_11 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_11 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_11 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_11 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_11 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_11 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_11 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_20_12 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_12' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 767.148 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_20_12 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_12 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_20_12 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_12 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_20_12 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_20_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_20_12 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_20_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_20_12 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_20_12 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_20_12 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_20_12 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_18 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 767.148 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_18 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_18 
Execute       gen_rtl infer_Pipeline_18 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_18 
Execute       syn_report -csynth -model infer_Pipeline_18 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_18 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_18 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_18 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.adb 
Execute       db_write -model infer_Pipeline_18 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_18 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9' pipeline 'VITIS_LOOP_110_8_VITIS_LOOP_110_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 773.031 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_13 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_13' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_13'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 773.031 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_13 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_13 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_13 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_13 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_13 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_13 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_13 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_13 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model exp_generic<double> -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 773.031 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_exp_generic_double_s 
Execute       gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_exp_generic_double_s 
Execute       syn_report -csynth -model exp_generic<double> -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model exp_generic<double> -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model exp_generic<double> -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model exp_generic<double> -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute       db_write -model exp_generic<double> -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info exp_generic<double> -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_tanh<float> -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'generic_tanh_float_s' is 5146 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 777.965 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_generic_tanh_float_s 
Execute       gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_generic_tanh_float_s 
Execute       syn_report -csynth -model generic_tanh<float> -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model generic_tanh<float> -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model generic_tanh<float> -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model generic_tanh<float> -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute       db_write -model generic_tanh<float> -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_tanh<float> -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_27_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_27_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 781.328 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_27_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_27_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_27_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_27_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_27_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_27_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_27_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_27_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_27_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_27_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_22 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.824 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_22 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_22 
Execute       gen_rtl infer_Pipeline_22 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_22 
Execute       syn_report -csynth -model infer_Pipeline_22 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_22_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_22 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_22_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_22 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_22 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.adb 
Execute       db_write -model infer_Pipeline_22 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_22 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11' pipeline 'VITIS_LOOP_117_10_VITIS_LOOP_117_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 789.340 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_14 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_14' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_14'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 789.340 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_14 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_14 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_14 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_14 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_14 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_14 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_20_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_20_15 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_20_15' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_20_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 789.340 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_20_15 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_15 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_20_15 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_20_15 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_20_15 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_20_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_20_15 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_20_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_20_15 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_20_15 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_20_15 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_20_15 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_41_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 789.340 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_41_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_41_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_41_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_41_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_41_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_41_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_41_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_41_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_41_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_41_16 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_16' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 790.254 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_41_16 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_16 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_41_16 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_16 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_41_16 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_41_16_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_41_16 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_41_16_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_41_16 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_41_16 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_41_16 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_41_16 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_17 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_17' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 791.430 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_17 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_17 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_17 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_17 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_17 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_17_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_17 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_17_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_17 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_17 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_17 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_17 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_29 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_29' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 792.523 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_29 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_29 
Execute       gen_rtl infer_Pipeline_29 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_29 
Execute       syn_report -csynth -model infer_Pipeline_29 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_29_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_29 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_29_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_29 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_29 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.adb 
Execute       db_write -model infer_Pipeline_29 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_29 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_27_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_27_18 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_27_18' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_27_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 794.562 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_27_18 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_18 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_27_18 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_27_18 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_27_18 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_27_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_27_18 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_27_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_27_18 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_27_18 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_27_18 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_27_18 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_41_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_41_19 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_41_19' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_41_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 796.336 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_41_19 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_19 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_41_19 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_41_19 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_41_19 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_41_19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_41_19 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_41_19_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_41_19 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_41_19 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_41_19 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_41_19 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Outline_VITIS_LOOP_63_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Outline_VITIS_LOOP_63_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'infer_Outline_VITIS_LOOP_63_1/grp_fu_173_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Outline_VITIS_LOOP_63_1'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 799.586 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Outline_VITIS_LOOP_63_1 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Outline_VITIS_LOOP_63_1 
Execute       gen_rtl infer_Outline_VITIS_LOOP_63_1 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Outline_VITIS_LOOP_63_1 
Execute       syn_report -csynth -model infer_Outline_VITIS_LOOP_63_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Outline_VITIS_LOOP_63_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Outline_VITIS_LOOP_63_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Outline_VITIS_LOOP_63_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Outline_VITIS_LOOP_63_1 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Outline_VITIS_LOOP_63_1 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.adb 
Execute       db_write -model infer_Outline_VITIS_LOOP_63_1 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Outline_VITIS_LOOP_63_1 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_32 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 801.434 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_32 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_32 
Execute       gen_rtl infer_Pipeline_32 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_32 
Execute       syn_report -csynth -model infer_Pipeline_32 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_32_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_32 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_32_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_32 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_32 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.adb 
Execute       db_write -model infer_Pipeline_32 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_32 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13' pipeline 'VITIS_LOOP_141_12_VITIS_LOOP_141_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 803.023 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_110 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_110' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_110'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 804.512 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_110 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_110 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_110 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_110_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_110 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_110_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_110 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_110 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_110 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_110 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_gate_f_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_C_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 806.496 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer 
Execute       gen_rtl infer -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_infer 
Execute       syn_report -csynth -model infer -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model infer -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/infer_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model infer -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model infer -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.adb 
Execute       db_write -model infer -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM_Top_Pipeline_VITIS_LOOP_27_2 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LSTM_Top_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.766 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM_Top_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       gen_rtl LSTM_Top_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_27_2 
Execute       syn_report -csynth -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_Pipeline_VITIS_LOOP_27_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_Pipeline_VITIS_LOOP_27_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.adb 
Execute       db_write -model LSTM_Top_Pipeline_VITIS_LOOP_27_2 -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM_Top_Pipeline_VITIS_LOOP_27_2 -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM_Top -top_prefix  -sub_prefix LSTM_Top_ -mg_file /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_img_dat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_res_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 809.043 MB.
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM_Top -istop -style xilinx -f -lang vhdl -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/vhdl/LSTM_Top 
Execute       gen_rtl LSTM_Top -istop -style xilinx -f -lang vlog -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/verilog/LSTM_Top 
Execute       syn_report -csynth -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/LSTM_Top_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LSTM_Top -f -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.adb 
Execute       db_write -model LSTM_Top -bindview -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM_Top -p /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top 
Execute       export_constraint_db -f -tool general -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute       syn_report -designview -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.design.xml 
Execute       syn_report -csynthDesign -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth.rpt -MHOut /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model LSTM_Top -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.protoinst 
Execute       sc_get_clocks LSTM_Top 
Execute       sc_get_portdomain LSTM_Top 
INFO-FLOW: Model list for RTL component generation: LSTM_Top_Pipeline_VITIS_LOOP_13_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_90_2 infer_Pipeline_VITIS_LOOP_91_3 infer_Pipeline_10 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_20_1 infer_Pipeline_14 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 infer_Pipeline_VITIS_LOOP_34_11 infer_Pipeline_VITIS_LOOP_20_12 infer_Pipeline_18 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 infer_Pipeline_VITIS_LOOP_34_13 exp_generic<double> generic_tanh<float> infer_Pipeline_VITIS_LOOP_27_1 infer_Pipeline_22 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_20_15 infer_Pipeline_VITIS_LOOP_41_1 infer_Pipeline_VITIS_LOOP_41_16 infer_Pipeline_VITIS_LOOP_34_17 infer_Pipeline_29 infer_Pipeline_VITIS_LOOP_27_18 infer_Pipeline_VITIS_LOOP_41_19 infer_Outline_VITIS_LOOP_63_1 infer_Pipeline_32 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 infer_Pipeline_VITIS_LOOP_34_110 infer LSTM_Top_Pipeline_VITIS_LOOP_27_2 LSTM_Top
INFO-FLOW: Handling components in module [LSTM_Top_Pipeline_VITIS_LOOP_13_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_2] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_3] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_4] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_5] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_6] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_90_2] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_91_3] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_10] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_mul_8ns_9ns_15_1_1.
INFO-FLOW: Append model LSTM_Top_mul_8ns_9ns_15_1_1
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_20_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_14] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_11] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_20_12] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_18] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_13] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_mul_13s_71s_71_5_0.
INFO-FLOW: Append model LSTM_Top_mul_13s_71s_71_5_0
INFO-FLOW: Found component LSTM_Top_mul_43ns_36ns_79_3_0.
INFO-FLOW: Append model LSTM_Top_mul_43ns_36ns_79_3_0
INFO-FLOW: Found component LSTM_Top_mul_49ns_44ns_93_5_0.
INFO-FLOW: Append model LSTM_Top_mul_49ns_44ns_93_5_0
INFO-FLOW: Found component LSTM_Top_mul_50ns_50ns_99_5_0.
INFO-FLOW: Append model LSTM_Top_mul_50ns_50ns_99_5_0
INFO-FLOW: Found component LSTM_Top_sparsemux_9_3_64_1_0.
INFO-FLOW: Append model LSTM_Top_sparsemux_9_3_64_1_0
INFO-FLOW: Found component LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0.
INFO-FLOW: Append model LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0
INFO-FLOW: Found component LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb.
INFO-FLOW: Append model LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: Found component LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud.
INFO-FLOW: Append model LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: Found component LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe.
INFO-FLOW: Append model LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LSTM_Top_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model LSTM_Top_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component LSTM_Top_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model LSTM_Top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_27_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_22] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_14] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_20_15] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_41_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_41_16] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_17] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_29] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_27_18] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_41_19] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Outline_VITIS_LOOP_63_1] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [infer_Pipeline_32] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_110] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_infer_C_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_C_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [LSTM_Top_Pipeline_VITIS_LOOP_27_2] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_Top] ... 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component LSTM_Top_img_dat_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_img_dat_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_res_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_res_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Append model LSTM_Top_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: Append model infer_Pipeline_1
INFO-FLOW: Append model infer_Pipeline_2
INFO-FLOW: Append model infer_Pipeline_3
INFO-FLOW: Append model infer_Pipeline_4
INFO-FLOW: Append model infer_Pipeline_5
INFO-FLOW: Append model infer_Pipeline_6
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_90_2
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_91_3
INFO-FLOW: Append model infer_Pipeline_10
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: Append model infer_Pipeline_14
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_11
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_20_12
INFO-FLOW: Append model infer_Pipeline_18
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_13
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_27_1
INFO-FLOW: Append model infer_Pipeline_22
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_20_15
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_41_16
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_17
INFO-FLOW: Append model infer_Pipeline_29
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_27_18
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_41_19
INFO-FLOW: Append model infer_Outline_VITIS_LOOP_63_1
INFO-FLOW: Append model infer_Pipeline_32
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_110
INFO-FLOW: Append model infer
INFO-FLOW: Append model LSTM_Top_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: Append model LSTM_Top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_mul_8ns_9ns_15_1_1 LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_mul_13s_71s_71_5_0 LSTM_Top_mul_43ns_36ns_79_3_0 LSTM_Top_mul_49ns_44ns_93_5_0 LSTM_Top_mul_50ns_50ns_99_5_0 LSTM_Top_sparsemux_9_3_64_1_0 LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0 LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1 LSTM_Top_fptrunc_64ns_32_2_no_dsp_1 LSTM_Top_fpext_32ns_64_2_no_dsp_1 LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1 LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1 LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1 LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1 LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1 LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1 LSTM_Top_infer_gate_f_RAM_AUTO_1R1W LSTM_Top_infer_C_t_RAM_AUTO_1R1W LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1 LSTM_Top_img_dat_RAM_AUTO_1R1W LSTM_Top_res_RAM_AUTO_1R1W LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_Pipeline_VITIS_LOOP_13_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_90_2 infer_Pipeline_VITIS_LOOP_91_3 infer_Pipeline_10 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_20_1 infer_Pipeline_14 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 infer_Pipeline_VITIS_LOOP_34_11 infer_Pipeline_VITIS_LOOP_20_12 infer_Pipeline_18 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 infer_Pipeline_VITIS_LOOP_34_13 exp_generic_double_s generic_tanh_float_s infer_Pipeline_VITIS_LOOP_27_1 infer_Pipeline_22 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_20_15 infer_Pipeline_VITIS_LOOP_41_1 infer_Pipeline_VITIS_LOOP_41_16 infer_Pipeline_VITIS_LOOP_34_17 infer_Pipeline_29 infer_Pipeline_VITIS_LOOP_27_18 infer_Pipeline_VITIS_LOOP_41_19 infer_Outline_VITIS_LOOP_63_1 infer_Pipeline_32 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 infer_Pipeline_VITIS_LOOP_34_110 infer LSTM_Top_Pipeline_VITIS_LOOP_27_2 LSTM_Top
INFO-FLOW: Generating /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_mul_8ns_9ns_15_1_1
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_mul_13s_71s_71_5_0
INFO-FLOW: To file: write model LSTM_Top_mul_43ns_36ns_79_3_0
INFO-FLOW: To file: write model LSTM_Top_mul_49ns_44ns_93_5_0
INFO-FLOW: To file: write model LSTM_Top_mul_50ns_50ns_99_5_0
INFO-FLOW: To file: write model LSTM_Top_sparsemux_9_3_64_1_0
INFO-FLOW: To file: write model LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0
INFO-FLOW: To file: write model LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
INFO-FLOW: To file: write model LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
INFO-FLOW: To file: write model LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
INFO-FLOW: To file: write model LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_infer_C_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model LSTM_Top_img_dat_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_res_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_Pipeline_VITIS_LOOP_13_1
INFO-FLOW: To file: write model infer_Pipeline_1
INFO-FLOW: To file: write model infer_Pipeline_2
INFO-FLOW: To file: write model infer_Pipeline_3
INFO-FLOW: To file: write model infer_Pipeline_4
INFO-FLOW: To file: write model infer_Pipeline_5
INFO-FLOW: To file: write model infer_Pipeline_6
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_90_2
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_91_3
INFO-FLOW: To file: write model infer_Pipeline_10
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_20_1
INFO-FLOW: To file: write model infer_Pipeline_14
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_11
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_20_12
INFO-FLOW: To file: write model infer_Pipeline_18
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_13
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_27_1
INFO-FLOW: To file: write model infer_Pipeline_22
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_20_15
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_41_1
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_41_16
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_17
INFO-FLOW: To file: write model infer_Pipeline_29
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_27_18
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_41_19
INFO-FLOW: To file: write model infer_Outline_VITIS_LOOP_63_1
INFO-FLOW: To file: write model infer_Pipeline_32
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_110
INFO-FLOW: To file: write model infer
INFO-FLOW: To file: write model LSTM_Top_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: To file: write model LSTM_Top
INFO-FLOW: Generating /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/vhdl' dstVlogDir='/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/vlog' tclDir='/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db' modelList='LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mul_8ns_9ns_15_1_1
LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mul_13s_71s_71_5_0
LSTM_Top_mul_43ns_36ns_79_3_0
LSTM_Top_mul_49ns_44ns_93_5_0
LSTM_Top_mul_50ns_50ns_99_5_0
LSTM_Top_sparsemux_9_3_64_1_0
LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0
LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fptrunc_64ns_32_2_no_dsp_1
LSTM_Top_fpext_32ns_64_2_no_dsp_1
LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1
LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1
LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W
LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
LSTM_Top_infer_C_t_RAM_AUTO_1R1W
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1
LSTM_Top_img_dat_RAM_AUTO_1R1W
LSTM_Top_res_RAM_AUTO_1R1W
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_Pipeline_VITIS_LOOP_13_1
infer_Pipeline_1
infer_Pipeline_2
infer_Pipeline_3
infer_Pipeline_4
infer_Pipeline_5
infer_Pipeline_6
infer_Pipeline_VITIS_LOOP_90_2
infer_Pipeline_VITIS_LOOP_91_3
infer_Pipeline_10
infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5
infer_Pipeline_VITIS_LOOP_34_1
infer_Pipeline_VITIS_LOOP_20_1
infer_Pipeline_14
infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7
infer_Pipeline_VITIS_LOOP_34_11
infer_Pipeline_VITIS_LOOP_20_12
infer_Pipeline_18
infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9
infer_Pipeline_VITIS_LOOP_34_13
exp_generic_double_s
generic_tanh_float_s
infer_Pipeline_VITIS_LOOP_27_1
infer_Pipeline_22
infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11
infer_Pipeline_VITIS_LOOP_34_14
infer_Pipeline_VITIS_LOOP_20_15
infer_Pipeline_VITIS_LOOP_41_1
infer_Pipeline_VITIS_LOOP_41_16
infer_Pipeline_VITIS_LOOP_34_17
infer_Pipeline_29
infer_Pipeline_VITIS_LOOP_27_18
infer_Pipeline_VITIS_LOOP_41_19
infer_Outline_VITIS_LOOP_63_1
infer_Pipeline_32
infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13
infer_Pipeline_VITIS_LOOP_34_110
infer
LSTM_Top_Pipeline_VITIS_LOOP_27_2
LSTM_Top
' expOnly='0'
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 810.539 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='LSTM_Top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mul_8ns_9ns_15_1_1
LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mul_13s_71s_71_5_0
LSTM_Top_mul_43ns_36ns_79_3_0
LSTM_Top_mul_49ns_44ns_93_5_0
LSTM_Top_mul_50ns_50ns_99_5_0
LSTM_Top_sparsemux_9_3_64_1_0
LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0
LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fptrunc_64ns_32_2_no_dsp_1
LSTM_Top_fpext_32ns_64_2_no_dsp_1
LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1
LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1
LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W
LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
LSTM_Top_infer_C_t_RAM_AUTO_1R1W
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1
LSTM_Top_img_dat_RAM_AUTO_1R1W
LSTM_Top_res_RAM_AUTO_1R1W
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_Pipeline_VITIS_LOOP_13_1
infer_Pipeline_1
infer_Pipeline_2
infer_Pipeline_3
infer_Pipeline_4
infer_Pipeline_5
infer_Pipeline_6
infer_Pipeline_VITIS_LOOP_90_2
infer_Pipeline_VITIS_LOOP_91_3
infer_Pipeline_10
infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5
infer_Pipeline_VITIS_LOOP_34_1
infer_Pipeline_VITIS_LOOP_20_1
infer_Pipeline_14
infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7
infer_Pipeline_VITIS_LOOP_34_11
infer_Pipeline_VITIS_LOOP_20_12
infer_Pipeline_18
infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9
infer_Pipeline_VITIS_LOOP_34_13
exp_generic_double_s
generic_tanh_float_s
infer_Pipeline_VITIS_LOOP_27_1
infer_Pipeline_22
infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11
infer_Pipeline_VITIS_LOOP_34_14
infer_Pipeline_VITIS_LOOP_20_15
infer_Pipeline_VITIS_LOOP_41_1
infer_Pipeline_VITIS_LOOP_41_16
infer_Pipeline_VITIS_LOOP_34_17
infer_Pipeline_29
infer_Pipeline_VITIS_LOOP_27_18
infer_Pipeline_VITIS_LOOP_41_19
infer_Outline_VITIS_LOOP_63_1
infer_Pipeline_32
infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13
infer_Pipeline_VITIS_LOOP_34_110
infer
LSTM_Top_Pipeline_VITIS_LOOP_27_2
LSTM_Top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.dataonly.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute       sc_get_clocks LSTM_Top 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST LSTM_Top MODULE2INSTS {LSTM_Top LSTM_Top LSTM_Top_Pipeline_VITIS_LOOP_13_1 grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68 infer grp_infer_fu_75 infer_Pipeline_1 grp_infer_Pipeline_1_fu_76 infer_Pipeline_2 grp_infer_Pipeline_2_fu_82 infer_Pipeline_3 grp_infer_Pipeline_3_fu_88 infer_Pipeline_4 grp_infer_Pipeline_4_fu_94 infer_Pipeline_5 grp_infer_Pipeline_5_fu_100 infer_Pipeline_6 grp_infer_Pipeline_6_fu_106 infer_Pipeline_32 grp_infer_Pipeline_32_fu_112 infer_Outline_VITIS_LOOP_63_1 grp_infer_Outline_VITIS_LOOP_63_1_fu_118 infer_Pipeline_VITIS_LOOP_90_2 grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120 infer_Pipeline_10 grp_infer_Pipeline_10_fu_128 infer_Pipeline_14 grp_infer_Pipeline_14_fu_134 infer_Pipeline_18 grp_infer_Pipeline_18_fu_140 infer_Pipeline_22 grp_infer_Pipeline_22_fu_145 infer_Pipeline_VITIS_LOOP_91_3 grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158 infer_Pipeline_VITIS_LOOP_34_1 grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175 infer_Pipeline_VITIS_LOOP_20_1 grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184 infer_Pipeline_VITIS_LOOP_34_11 grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198 infer_Pipeline_VITIS_LOOP_20_12 grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206 infer_Pipeline_VITIS_LOOP_34_13 grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219 infer_Pipeline_VITIS_LOOP_41_1 grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228 infer_Pipeline_VITIS_LOOP_27_1 grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238 generic_tanh_float_s {grp_generic_tanh_float_s_fu_57 grp_generic_tanh_float_s_fu_68} exp_generic_double_s {grp_exp_generic_double_s_fu_89 grp_exp_generic_double_s_fu_89} infer_Pipeline_VITIS_LOOP_34_14 grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249 infer_Pipeline_VITIS_LOOP_20_15 grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257 infer_Pipeline_VITIS_LOOP_41_16 grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263 infer_Pipeline_VITIS_LOOP_34_17 grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270 infer_Pipeline_29 grp_infer_Pipeline_29_fu_277 infer_Pipeline_VITIS_LOOP_27_18 grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285 infer_Pipeline_VITIS_LOOP_41_19 grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152 infer_Pipeline_VITIS_LOOP_34_110 grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161 LSTM_Top_Pipeline_VITIS_LOOP_27_2 grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107} INST2MODULE {LSTM_Top LSTM_Top grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68 LSTM_Top_Pipeline_VITIS_LOOP_13_1 grp_infer_fu_75 infer grp_infer_Pipeline_1_fu_76 infer_Pipeline_1 grp_infer_Pipeline_2_fu_82 infer_Pipeline_2 grp_infer_Pipeline_3_fu_88 infer_Pipeline_3 grp_infer_Pipeline_4_fu_94 infer_Pipeline_4 grp_infer_Pipeline_5_fu_100 infer_Pipeline_5 grp_infer_Pipeline_6_fu_106 infer_Pipeline_6 grp_infer_Pipeline_32_fu_112 infer_Pipeline_32 grp_infer_Outline_VITIS_LOOP_63_1_fu_118 infer_Outline_VITIS_LOOP_63_1 grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120 infer_Pipeline_VITIS_LOOP_90_2 grp_infer_Pipeline_10_fu_128 infer_Pipeline_10 grp_infer_Pipeline_14_fu_134 infer_Pipeline_14 grp_infer_Pipeline_18_fu_140 infer_Pipeline_18 grp_infer_Pipeline_22_fu_145 infer_Pipeline_22 grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151 infer_Pipeline_VITIS_LOOP_91_3 grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158 infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167 infer_Pipeline_VITIS_LOOP_34_1 grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175 infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184 infer_Pipeline_VITIS_LOOP_20_1 grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190 infer_Pipeline_VITIS_LOOP_34_11 grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198 infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206 infer_Pipeline_VITIS_LOOP_20_12 grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212 infer_Pipeline_VITIS_LOOP_34_13 grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219 infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228 infer_Pipeline_VITIS_LOOP_41_1 grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238 infer_Pipeline_VITIS_LOOP_27_1 grp_generic_tanh_float_s_fu_57 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249 infer_Pipeline_VITIS_LOOP_34_14 grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257 infer_Pipeline_VITIS_LOOP_20_15 grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263 infer_Pipeline_VITIS_LOOP_41_16 grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270 infer_Pipeline_VITIS_LOOP_34_17 grp_infer_Pipeline_29_fu_277 infer_Pipeline_29 grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285 infer_Pipeline_VITIS_LOOP_27_18 grp_generic_tanh_float_s_fu_68 generic_tanh_float_s grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298 infer_Pipeline_VITIS_LOOP_41_19 grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152 infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161 infer_Pipeline_VITIS_LOOP_34_110 grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107 LSTM_Top_Pipeline_VITIS_LOOP_27_2} INSTDATA {LSTM_Top {DEPTH 1 CHILDREN {grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68 grp_infer_fu_75 grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107}} grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68 {DEPTH 2 CHILDREN {}} grp_infer_fu_75 {DEPTH 2 CHILDREN {grp_infer_Pipeline_1_fu_76 grp_infer_Pipeline_2_fu_82 grp_infer_Pipeline_3_fu_88 grp_infer_Pipeline_4_fu_94 grp_infer_Pipeline_5_fu_100 grp_infer_Pipeline_6_fu_106 grp_infer_Pipeline_32_fu_112 grp_infer_Outline_VITIS_LOOP_63_1_fu_118 grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152 grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161}} grp_infer_Pipeline_1_fu_76 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_2_fu_82 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_3_fu_88 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_4_fu_94 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_5_fu_100 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_6_fu_106 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_32_fu_112 {DEPTH 3 CHILDREN {}} grp_infer_Outline_VITIS_LOOP_63_1_fu_118 {DEPTH 3 CHILDREN {grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120 grp_infer_Pipeline_10_fu_128 grp_infer_Pipeline_14_fu_134 grp_infer_Pipeline_18_fu_140 grp_infer_Pipeline_22_fu_145 grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151 grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158 grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167 grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175 grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184 grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190 grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198 grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206 grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212 grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219 grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228 grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238 grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249 grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257 grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263 grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270 grp_infer_Pipeline_29_fu_277 grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285 grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298}} grp_infer_Pipeline_VITIS_LOOP_90_2_fu_120 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_10_fu_128 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_14_fu_134 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_18_fu_140 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_22_fu_145 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_91_3_fu_151 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_fu_158 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_1_fu_167 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_fu_175 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_20_1_fu_184 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_11_fu_190 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_fu_198 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_20_12_fu_206 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_13_fu_212 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_fu_219 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_41_1_fu_228 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_27_1_fu_238 {DEPTH 4 CHILDREN grp_generic_tanh_float_s_fu_57} grp_generic_tanh_float_s_fu_57 {DEPTH 5 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 6 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_14_fu_249 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_20_15_fu_257 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_41_16_fu_263 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_17_fu_270 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_29_fu_277 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_27_18_fu_285 {DEPTH 4 CHILDREN grp_generic_tanh_float_s_fu_68} grp_generic_tanh_float_s_fu_68 {DEPTH 5 CHILDREN grp_exp_generic_double_s_fu_89} grp_infer_Pipeline_VITIS_LOOP_41_19_fu_298 {DEPTH 4 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161 {DEPTH 3 CHILDREN {}} grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107 {DEPTH 2 CHILDREN {}}} MODULEDATA {LSTM_Top_Pipeline_VITIS_LOOP_13_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln13_fu_76_p2 SOURCE lstm_hls/rnn_top.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_82_p2 SOURCE lstm_hls/rnn_top.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond7939_fu_52_p2 SOURCE {} VARIABLE exitcond7939 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_58_p2 SOURCE {} VARIABLE empty_47 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond7838_fu_52_p2 SOURCE {} VARIABLE exitcond7838 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_58_p2 SOURCE {} VARIABLE empty_46 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond7737_fu_52_p2 SOURCE {} VARIABLE exitcond7737 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_58_p2 SOURCE {} VARIABLE empty_45 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond7636_fu_52_p2 SOURCE {} VARIABLE exitcond7636 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_58_p2 SOURCE {} VARIABLE empty_44 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond7535_fu_52_p2 SOURCE {} VARIABLE exitcond7535 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_58_p2 SOURCE {} VARIABLE empty_43 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond7434_fu_52_p2 SOURCE {} VARIABLE exitcond7434 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_58_p2 SOURCE {} VARIABLE empty_42 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_90_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_79_p2 SOURCE lstm_hls/rnn.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_85_p2 SOURCE lstm_hls/rnn.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_95_p2 SOURCE lstm_hls/rnn.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_91_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_71_p2 SOURCE lstm_hls/rnn.cpp:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_77_p2 SOURCE lstm_hls/rnn.cpp:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_93_p2 SOURCE lstm_hls/rnn.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln753_fu_52_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753 VARIABLE icmp_ln753 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln752_fu_58_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752 VARIABLE add_ln752 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln96_fu_125_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE icmp_ln96 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_3_fu_131_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE add_ln96_3 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_143_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE add_ln96 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln96_1_fu_149_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE icmp_ln96_1 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln96_fu_155_p3 SOURCE lstm_hls/rnn.cpp:96 VARIABLE select_ln96 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln96_1_fu_163_p3 SOURCE lstm_hls/rnn.cpp:96 VARIABLE select_ln96_1 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_171_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE first_iter_0 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_15_1_1_U18 SOURCE lstm_hls/rnn.cpp:96 VARIABLE mul_ln96 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_2_fu_202_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE add_ln96_2 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_1_fu_208_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE add_ln96_1 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln96_2_fu_213_p2 SOURCE lstm_hls/rnn.cpp:96 VARIABLE icmp_ln96_2 LOOP VITIS_LOOP_96_4_VITIS_LOOP_96_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_f_U SOURCE {} VARIABLE Weight0_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 19968 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 64 URAM 0}} infer_Pipeline_VITIS_LOOP_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_76_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_82_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_f_U SOURCE {} VARIABLE Bias0_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} infer_Pipeline_VITIS_LOOP_20_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_84_p2 SOURCE lstm_hls/rnn.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_90_p2 SOURCE lstm_hls/rnn.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_fu_118_p2 SOURCE lstm_hls/rnn.cpp:21 VARIABLE xor_ln21 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_14 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln753_fu_52_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753 VARIABLE icmp_ln753 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln752_fu_58_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752 VARIABLE add_ln752 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_125_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_3_fu_131_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE add_ln103_3 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_143_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_1_fu_149_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE icmp_ln103_1 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_155_p3 SOURCE lstm_hls/rnn.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_1_fu_163_p3 SOURCE lstm_hls/rnn.cpp:103 VARIABLE select_ln103_1 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_171_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE first_iter_1 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_15_1_1_U33 SOURCE lstm_hls/rnn.cpp:103 VARIABLE mul_ln103 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_2_fu_202_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE add_ln103_2 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_208_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_2_fu_213_p2 SOURCE lstm_hls/rnn.cpp:103 VARIABLE icmp_ln103_2 LOOP VITIS_LOOP_103_6_VITIS_LOOP_103_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_i_U SOURCE {} VARIABLE Weight0_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 19968 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 64 URAM 0}} infer_Pipeline_VITIS_LOOP_34_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_76_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_82_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_i_U SOURCE {} VARIABLE Bias0_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} infer_Pipeline_VITIS_LOOP_20_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_84_p2 SOURCE lstm_hls/rnn.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_90_p2 SOURCE lstm_hls/rnn.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_fu_118_p2 SOURCE lstm_hls/rnn.cpp:21 VARIABLE xor_ln21 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_18 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln753_fu_52_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753 VARIABLE icmp_ln753 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln752_fu_58_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752 VARIABLE add_ln752 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_125_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE icmp_ln110 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_3_fu_131_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE add_ln110_3 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_143_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_1_fu_149_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE icmp_ln110_1 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln110_fu_155_p3 SOURCE lstm_hls/rnn.cpp:110 VARIABLE select_ln110 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln110_1_fu_163_p3 SOURCE lstm_hls/rnn.cpp:110 VARIABLE select_ln110_1 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_171_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE first_iter_2 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_15_1_1_U47 SOURCE lstm_hls/rnn.cpp:110 VARIABLE mul_ln110 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_2_fu_202_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE add_ln110_2 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_208_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_2_fu_213_p2 SOURCE lstm_hls/rnn.cpp:110 VARIABLE icmp_ln110_2 LOOP VITIS_LOOP_110_8_VITIS_LOOP_110_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_c_U SOURCE {} VARIABLE Weight0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 19968 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 64 URAM 0}} infer_Pipeline_VITIS_LOOP_34_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_76_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_82_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_c_U SOURCE {} VARIABLE Bias0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_304_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_1_fu_310_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_NaN_fu_316_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18 VARIABLE x_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_2_fu_322_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_inf_fu_328_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18 VARIABLE x_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln182_fu_923_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182 VARIABLE xor_ln182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_pinf_fu_928_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:182 VARIABLE x_is_pinf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_fu_933_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE or_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln185_fu_938_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE select_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_1_fu_945_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE or_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME retval_1_fu_1069_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE select_ln185_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_338_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_356_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224 VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_362_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:224 VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln229_fu_378_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE sub_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln229_fu_388_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE select_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln229_fu_428_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE ashr_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln229_fu_434_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE shl_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_fu_440_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:229 VARIABLE m_fix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln230_fu_486_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230 VARIABLE shl_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln230_fu_491_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230 VARIABLE ashr_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_0_U59 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE mul_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_0_U59 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE add_ln243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln243_fu_544_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE icmp_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_550_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE add_ln243_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln243_fu_556_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE select_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_564_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:243 VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_0_U54 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:249 VARIABLE mul_ln249 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln255_fu_593_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:255 VARIABLE sub_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_669_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:115 VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_0_U55 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:123 VARIABLE mul_ln123 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_712_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126 VARIABLE add_ln126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_721_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:126 VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_0_U56 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:142 VARIABLE mul_ln142 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_785_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145 VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_794_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:145 VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_828_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297 VARIABLE add_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_99_5_0_U57 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297 VARIABLE mul_ln297 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_843_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:297 VARIABLE add_ln297_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_857_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:305 VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_862_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303 VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln309_fu_396_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE icmp_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln309_1_fu_879_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE icmp_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln230_fu_507_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:230 VARIABLE select_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln309_2_fu_520_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE icmp_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_fu_957_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME retval_1_fu_1069_p4 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:310 VARIABLE select_ln310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln326_fu_885_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:326 VARIABLE icmp_ln326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_968_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:336 VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln303_fu_915_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:303 VARIABLE select_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_fu_988_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln309_fu_993_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE xor_ln309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_1_fu_998_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_1_fu_1003_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln185_fu_1009_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE xor_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_2_fu_1015_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln309_1_fu_1021_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE xor_ln309_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_3_fu_1027_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_2_fu_1032_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln309_2_fu_1036_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE xor_ln309_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln309_3_fu_1042_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE or_ln309_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_4_fu_1048_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln309_5_fu_1054_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:309 VARIABLE and_ln309_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_64_1_0_U58 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:185 VARIABLE retval_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 29 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_193_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:36 VARIABLE icmp_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln45_fu_199_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_205_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46 VARIABLE icmp_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_1_fu_211_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46 VARIABLE icmp_ln46_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln46_fu_217_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:46 VARIABLE and_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln51_fu_233_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_fu_245_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE or_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U79 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE tmp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln51_fu_249_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:51 VARIABLE and_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln54_fu_255_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54 VARIABLE icmp_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U71 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:55 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U72 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:58 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_3_fu_272_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:54 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln9_fu_290_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:9 VARIABLE icmp_ln9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln10_fu_296_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:10 VARIABLE icmp_ln10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U78 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11 VARIABLE xd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_U80 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fptrunc PRAGMA {} RTLNAME fptrunc_64ns_32_2_no_dsp_1_U77 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE conv6_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fptrunc} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U73 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71 VARIABLE add6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U76 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U74 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:71 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln66_fu_314_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66 VARIABLE xor_ln66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U76 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:66 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U70 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U75 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:49 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln38_fu_239_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38 VARIABLE icmp_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln38_fu_337_p3 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:38 VARIABLE select_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_fu_356_p2 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83 VARIABLE xor_ln83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ap_return SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79 VARIABLE select_ln79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 45 BRAM 5 URAM 0}} infer_Pipeline_VITIS_LOOP_27_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_77_p2 SOURCE lstm_hls/rnn.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_83_p2 SOURCE lstm_hls/rnn.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_22 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln753_fu_52_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753 VARIABLE icmp_ln753 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln752_fu_58_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752 VARIABLE add_ln752 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln117_fu_125_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE icmp_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_131_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE add_ln117_3 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_143_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln117_1_fu_149_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE icmp_ln117_1 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_fu_155_p3 SOURCE lstm_hls/rnn.cpp:117 VARIABLE select_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln117_1_fu_163_p3 SOURCE lstm_hls/rnn.cpp:117 VARIABLE select_ln117_1 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_3_fu_171_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE first_iter_3 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_15_1_1_U91 SOURCE lstm_hls/rnn.cpp:117 VARIABLE mul_ln117 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_202_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE add_ln117_2 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_208_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln117_2_fu_213_p2 SOURCE lstm_hls/rnn.cpp:117 VARIABLE icmp_ln117_2 LOOP VITIS_LOOP_117_10_VITIS_LOOP_117_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_o_U SOURCE {} VARIABLE Weight0_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 19968 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 64 URAM 0}} infer_Pipeline_VITIS_LOOP_34_14 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_76_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_82_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_o_U SOURCE {} VARIABLE Bias0_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 1 URAM 0}} infer_Pipeline_VITIS_LOOP_20_15 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_84_p2 SOURCE lstm_hls/rnn.cpp:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_90_p2 SOURCE lstm_hls/rnn.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln21_fu_118_p2 SOURCE lstm_hls/rnn.cpp:21 VARIABLE xor_ln21 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_41_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_87_p2 SOURCE lstm_hls/rnn.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_93_p2 SOURCE lstm_hls/rnn.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U102 SOURCE lstm_hls/rnn.cpp:42 VARIABLE mul_i LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_41_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_76_p2 SOURCE lstm_hls/rnn.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_82_p2 SOURCE lstm_hls/rnn.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_34_17 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_76_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_82_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_29 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME exitcond6930_fu_65_p2 SOURCE {} VARIABLE exitcond6930 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_71_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_27_18 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_88_p2 SOURCE lstm_hls/rnn.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_94_p2 SOURCE lstm_hls/rnn.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_41_19 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_87_p2 SOURCE lstm_hls/rnn.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_93_p2 SOURCE lstm_hls/rnn.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Outline_VITIS_LOOP_63_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U125 SOURCE lstm_hls/rnn.cpp:60 VARIABLE vec_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vec_i_U SOURCE lstm_hls/rnn.cpp:59 VARIABLE vec_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 156 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_315_p2 SOURCE lstm_hls/rnn.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_321_p2 SOURCE lstm_hls/rnn.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_347_p2 SOURCE lstm_hls/rnn.cpp:63 VARIABLE empty LOOP VITIS_LOOP_63_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 59 BRAM 268 URAM 0}} infer_Pipeline_32 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln753_fu_52_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:753 VARIABLE icmp_ln753 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln752_fu_58_p2 SOURCE /tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:752 VARIABLE add_ln752 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_fu_131_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE icmp_ln141 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_3_fu_137_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE add_ln141_3 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_149_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_1_fu_155_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE icmp_ln141_1 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln141_fu_161_p3 SOURCE lstm_hls/rnn.cpp:141 VARIABLE select_ln141 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln141_1_fu_169_p3 SOURCE lstm_hls/rnn.cpp:141 VARIABLE select_ln141_1 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_4_fu_177_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE first_iter_4 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_2_fu_207_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE add_ln141_2 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_218_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE add_ln141_1 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_2_fu_223_p2 SOURCE lstm_hls/rnn.cpp:141 VARIABLE icmp_ln141_2 LOOP VITIS_LOOP_141_12_VITIS_LOOP_141_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight_lc_U SOURCE {} VARIABLE Weight_lc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1280 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 4 URAM 0}} infer_Pipeline_VITIS_LOOP_34_110 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln34_fu_76_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE icmp_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_82_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias_lc_U SOURCE {} VARIABLE Bias_lc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 10 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} infer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME gate_f_U SOURCE lstm_hls/rnn.cpp:52 VARIABLE gate_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME gate_i_U SOURCE lstm_hls/rnn.cpp:53 VARIABLE gate_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME stat_C_U SOURCE lstm_hls/rnn.cpp:54 VARIABLE stat_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME C_t_U SOURCE lstm_hls/rnn.cpp:55 VARIABLE C_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U147 SOURCE lstm_hls/rnn.cpp:56 VARIABLE gate_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U146 SOURCE lstm_hls/rnn.cpp:57 VARIABLE h_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 64 BRAM 282 URAM 0}} LSTM_Top_Pipeline_VITIS_LOOP_27_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_76_p2 SOURCE lstm_hls/rnn_top.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_82_p2 SOURCE lstm_hls/rnn_top.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME e_last_fu_93_p2 SOURCE lstm_hls/rnn_top.cpp:30 VARIABLE e_last LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} LSTM_Top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME img_dat_U SOURCE lstm_hls/rnn_top.cpp:10 VARIABLE img_dat LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME res_U SOURCE lstm_hls/rnn_top.cpp:10 VARIABLE res LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 10 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 64 BRAM 284 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 827.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
Execute       syn_report -model LSTM_Top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
Command     autosyn done; 5.7 sec.
Command   csynth_design done; 19.21 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:19; Allocated memory: 539.793 MB.
Command ap_source done; 19.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1 opened at Thu May 22 16:58:51 CST 2025
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.45 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.53 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./lstm_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
Execute     set_directive_top -name LSTM_Top LSTM_Top 
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     ::AP::init_summary_file cosim 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /tools/Xilinx/Vitis/2024.2/include -I include /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/main.cpp -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/main.cpp.clang.autosim-tb.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/main.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/main.cpp /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.24 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /tools/Xilinx/Vitis/2024.2/include -I include /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/rnn.cpp -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.autosim-tb.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/rnn.cpp /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.33 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /tools/Xilinx/Vitis/2024.2/include -I include /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/rnn_top.cpp -o /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn_top.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 > /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.autosim-tb.out.log 2> /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/rnn_top.cpp /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn_top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn_top.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/rnn_top.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.19 sec.
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 8.01 sec.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:08; Allocated memory: 16.523 MB.
Command ap_source done; error code: 1; 8.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1 opened at Thu May 22 16:59:25 CST 2025
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.43 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 0.51 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./lstm_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
Execute     set_directive_top -name LSTM_Top LSTM_Top 
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
Execute     ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=LSTM_Top xml_exists=0
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LSTM_Top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=113 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mul_8ns_9ns_15_1_1
LSTM_Top_infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5_Weight0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1_Bias0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7_Weight0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_11_Bias0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9_Weight0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_13_Bias0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mul_13s_71s_71_5_0
LSTM_Top_mul_43ns_36ns_79_3_0
LSTM_Top_mul_49ns_44ns_93_5_0
LSTM_Top_mul_50ns_50ns_99_5_0
LSTM_Top_sparsemux_9_3_64_1_0
LSTM_Top_mac_muladd_16s_15ns_19s_31_4_0
LSTM_Top_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arbkb
LSTM_Top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud
LSTM_Top_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arradEe
LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fptrunc_64ns_32_2_no_dsp_1
LSTM_Top_fpext_32ns_64_2_no_dsp_1
LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1
LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11_Weight0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14_Bias0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1
LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_tmp_RAM_AUTO_1R1W
LSTM_Top_infer_Outline_VITIS_LOOP_63_1_vec_i_RAM_AUTO_1R1W
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_Weight_lc_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_34_110_Bias_lc_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
LSTM_Top_infer_C_t_RAM_AUTO_1R1W
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1
LSTM_Top_img_dat_RAM_AUTO_1R1W
LSTM_Top_res_RAM_AUTO_1R1W
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_Pipeline_VITIS_LOOP_13_1
infer_Pipeline_1
infer_Pipeline_2
infer_Pipeline_3
infer_Pipeline_4
infer_Pipeline_5
infer_Pipeline_6
infer_Pipeline_VITIS_LOOP_90_2
infer_Pipeline_VITIS_LOOP_91_3
infer_Pipeline_10
infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5
infer_Pipeline_VITIS_LOOP_34_1
infer_Pipeline_VITIS_LOOP_20_1
infer_Pipeline_14
infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7
infer_Pipeline_VITIS_LOOP_34_11
infer_Pipeline_VITIS_LOOP_20_12
infer_Pipeline_18
infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9
infer_Pipeline_VITIS_LOOP_34_13
exp_generic_double_s
generic_tanh_float_s
infer_Pipeline_VITIS_LOOP_27_1
infer_Pipeline_22
infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11
infer_Pipeline_VITIS_LOOP_34_14
infer_Pipeline_VITIS_LOOP_20_15
infer_Pipeline_VITIS_LOOP_41_1
infer_Pipeline_VITIS_LOOP_41_16
infer_Pipeline_VITIS_LOOP_34_17
infer_Pipeline_29
infer_Pipeline_VITIS_LOOP_27_18
infer_Pipeline_VITIS_LOOP_41_19
infer_Outline_VITIS_LOOP_63_1
infer_Pipeline_32
infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13
infer_Pipeline_VITIS_LOOP_34_110
infer
LSTM_Top_Pipeline_VITIS_LOOP_27_2
LSTM_Top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.dataonly.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_13_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_90_2.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_91_3.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_10.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_14.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_103_6_VITIS_LOOP_103_7.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_11.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_12.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_18.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_110_8_VITIS_LOOP_110_9.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_13.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_22.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_117_10_VITIS_LOOP_117_11.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_20_15.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_16.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_17.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_29.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_27_18.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_41_19.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Outline_VITIS_LOOP_63_1.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_32.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_110.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/infer.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_27_2.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     sc_get_clocks LSTM_Top 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s lstm_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lstm_hls/solution1/impl/export.zip
Command   export_design done; 34.51 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:34; Allocated memory: 8.508 MB.
Command ap_source done; 35.2 sec.
Execute cleanup_all 
