{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 20:40:38 2019 " "Info: Processing started: Fri Apr 19 20:40:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[0\]\$latch " "Warning: Node \"NUMLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[1\]\$latch " "Warning: Node \"NUMLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[2\]\$latch " "Warning: Node \"NUMLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[3\]\$latch " "Warning: Node \"NUMLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[4\]\$latch " "Warning: Node \"NUMLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[5\]\$latch " "Warning: Node \"NUMLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[6\]\$latch " "Warning: Node \"NUMLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[7\]\$latch " "Warning: Node \"NUMLED\[7\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[0\]\$latch " "Warning: Node \"OUTLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[1\]\$latch " "Warning: Node \"OUTLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[2\]\$latch " "Warning: Node \"OUTLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[3\]\$latch " "Warning: Node \"OUTLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[4\]\$latch " "Warning: Node \"OUTLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[5\]\$latch " "Warning: Node \"OUTLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[6\]\$latch " "Warning: Node \"OUTLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FLASH " "Info: Assuming node \"FLASH\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[2\] " "Info: Assuming node \"INITLED\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[1\] " "Info: Assuming node \"INITLED\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[0\] " "Info: Assuming node \"INITLED\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[2\] " "Info: Assuming node \"DISPLAY\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[0\] " "Info: Assuming node \"DISPLAY\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[1\] " "Info: Assuming node \"DISPLAY\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~148 " "Info: Detected gated clock \"NUMLED\[7\]~148\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~147 " "Info: Detected gated clock \"NUMLED\[7\]~147\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~145 " "Info: Detected gated clock \"NUMLED\[7\]~145\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~144 " "Info: Detected gated clock \"NUMLED\[7\]~144\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux29~0 " "Info: Detected gated clock \"Mux29~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 187 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux62~0 " "Info: Detected gated clock \"Mux62~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 173 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux96~0 " "Info: Detected gated clock \"Mux96~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 149 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux96~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux34~0 " "Info: Detected gated clock \"Mux34~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 149 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux34~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~70 " "Info: Detected gated clock \"OUTLED\[6\]~70\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~69 " "Info: Detected gated clock \"OUTLED\[6\]~69\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal8~0 " "Info: Detected gated clock \"Equal8~0\" as buffer" {  } { { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~68 " "Info: Detected gated clock \"OUTLED\[6\]~68\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~88 " "Info: Detected gated clock \"NUMLED\[7\]~88\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~1 " "Info: Detected gated clock \"Equal5~1\" as buffer" {  } { { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~153 " "Info: Detected gated clock \"NUMLED\[7\]~153\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~87 " "Info: Detected gated clock \"NUMLED\[7\]~87\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~0 " "Info: Detected gated clock \"Mux20~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 98 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[4\] " "Info: Detected ripple clock \"COU\[4\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[3\] " "Info: Detected ripple clock \"COU\[3\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[0\] " "Info: Detected ripple clock \"COU\[0\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_2~3 " "Info: Detected gated clock \"process_2~3\" as buffer" {  } { { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[1\] " "Info: Detected ripple clock \"COU\[1\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[2\] " "Info: Detected ripple clock \"COU\[2\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COU\[0\] register OUTLED\[4\]\$latch 21.28 MHz 47.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 21.28 MHz between source register \"COU\[0\]\" and destination register \"OUTLED\[4\]\$latch\" (period= 47.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.500 ns + Longest register register " "Info: + Longest register to register delay is 30.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[0\] 1 REG LC7_D18 68 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_D18; Fanout = 68; REG Node = 'COU\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.300 ns) 5.100 ns Mux20~0 2 COMB LC8_D23 6 " "Info: 2: + IC(2.800 ns) + CELL(2.300 ns) = 5.100 ns; Loc. = LC8_D23; Fanout = 6; COMB Node = 'Mux20~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { COU[0] Mux20~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 8.000 ns OUTLED\[5\]~91 3 COMB LC4_D23 2 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 8.000 ns; Loc. = LC4_D23; Fanout = 2; COMB Node = 'OUTLED\[5\]~91'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Mux20~0 OUTLED[5]~91 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 12.000 ns OUTLED\[5\]~94 4 COMB LC1_D20 2 " "Info: 4: + IC(2.200 ns) + CELL(1.800 ns) = 12.000 ns; Loc. = LC1_D20; Fanout = 2; COMB Node = 'OUTLED\[5\]~94'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { OUTLED[5]~91 OUTLED[5]~94 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 16.500 ns OUTLED\[4\]~95 5 COMB LC3_D21 1 " "Info: 5: + IC(2.200 ns) + CELL(2.300 ns) = 16.500 ns; Loc. = LC3_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~95'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[5]~94 OUTLED[4]~95 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 19.400 ns OUTLED\[4\]~96 6 COMB LC5_D21 1 " "Info: 6: + IC(0.600 ns) + CELL(2.300 ns) = 19.400 ns; Loc. = LC5_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~96'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~95 OUTLED[4]~96 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 22.300 ns OUTLED\[4\]~97 7 COMB LC6_D21 1 " "Info: 7: + IC(0.600 ns) + CELL(2.300 ns) = 22.300 ns; Loc. = LC6_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~97'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~96 OUTLED[4]~97 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 25.200 ns OUTLED\[4\]~98 8 COMB LC7_D21 1 " "Info: 8: + IC(0.600 ns) + CELL(2.300 ns) = 25.200 ns; Loc. = LC7_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~98'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~97 OUTLED[4]~98 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 28.100 ns OUTLED\[4\]~99 9 COMB LC8_D21 1 " "Info: 9: + IC(0.600 ns) + CELL(2.300 ns) = 28.100 ns; Loc. = LC8_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~99'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~98 OUTLED[4]~99 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 30.500 ns OUTLED\[4\]\$latch 10 REG LC4_D21 1 " "Info: 10: + IC(0.600 ns) + CELL(1.800 ns) = 30.500 ns; Loc. = LC4_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[4]~99 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.700 ns ( 64.59 % ) " "Info: Total cell delay = 19.700 ns ( 64.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 35.41 % ) " "Info: Total interconnect delay = 10.800 ns ( 35.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { COU[0] Mux20~0 OUTLED[5]~91 OUTLED[5]~94 OUTLED[4]~95 OUTLED[4]~96 OUTLED[4]~97 OUTLED[4]~98 OUTLED[4]~99 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { COU[0] {} Mux20~0 {} OUTLED[5]~91 {} OUTLED[5]~94 {} OUTLED[4]~95 {} OUTLED[4]~96 {} OUTLED[4]~97 {} OUTLED[4]~98 {} OUTLED[4]~99 {} OUTLED[4]$latch {} } { 0.000ns 2.800ns 0.600ns 2.200ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns 1.800ns 2.300ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.300 ns - Smallest " "Info: - Smallest clock skew is 13.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 20.700 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 20.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[3\] 2 REG LC1_D18 59 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC1_D18; Fanout = 59; REG Node = 'COU\[3\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[3] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.300 ns) 14.300 ns OUTLED\[6\]~70 3 COMB LC4_A15 7 " "Info: 3: + IC(3.500 ns) + CELL(2.300 ns) = 14.300 ns; Loc. = LC4_A15; Fanout = 7; COMB Node = 'OUTLED\[6\]~70'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { COU[3] OUTLED[6]~70 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.300 ns) 20.700 ns OUTLED\[4\]\$latch 4 REG LC4_D21 1 " "Info: 4: + IC(4.100 ns) + CELL(2.300 ns) = 20.700 ns; Loc. = LC4_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 44.44 % ) " "Info: Total cell delay = 9.200 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.500 ns ( 55.56 % ) " "Info: Total interconnect delay = 11.500 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { CLK COU[3] OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { CLK {} CLK~out {} COU[3] {} OUTLED[6]~70 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 3.900ns 3.500ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 7.400 ns COU\[0\] 2 REG LC7_D18 68 " "Info: 2: + IC(3.900 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC7_D18; Fanout = 68; REG Node = 'COU\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { CLK COU[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 47.30 % ) " "Info: Total cell delay = 3.500 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 52.70 % ) " "Info: Total interconnect delay = 3.900 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[0] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { CLK COU[3] OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { CLK {} CLK~out {} COU[3] {} OUTLED[6]~70 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 3.900ns 3.500ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[0] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.200 ns + " "Info: + Micro setup delay of destination is 5.200 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { COU[0] Mux20~0 OUTLED[5]~91 OUTLED[5]~94 OUTLED[4]~95 OUTLED[4]~96 OUTLED[4]~97 OUTLED[4]~98 OUTLED[4]~99 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { COU[0] {} Mux20~0 {} OUTLED[5]~91 {} OUTLED[5]~94 {} OUTLED[4]~95 {} OUTLED[4]~96 {} OUTLED[4]~97 {} OUTLED[4]~98 {} OUTLED[4]~99 {} OUTLED[4]$latch {} } { 0.000ns 2.800ns 0.600ns 2.200ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 0.600ns } { 0.000ns 2.300ns 2.300ns 1.800ns 2.300ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "20.700 ns" { CLK COU[3] OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "20.700 ns" { CLK {} CLK~out {} COU[3] {} OUTLED[6]~70 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 3.900ns 3.500ns 4.100ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[0] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FLASH register register NUM\[1\] NUM\[1\] 125.0 MHz Internal " "Info: Clock \"FLASH\" Internal fmax is restricted to 125.0 MHz between source register \"NUM\[1\]\" and destination register \"NUM\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUM\[1\] 1 REG LC6_D7 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_D7; Fanout = 17; REG Node = 'NUM\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 2.300 ns NUM\[1\] 2 REG LC6_D7 17 " "Info: 2: + IC(0.600 ns) + CELL(1.700 ns) = 2.300 ns; Loc. = LC6_D7; Fanout = 17; REG Node = 'NUM\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[1] NUM[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 73.91 % ) " "Info: Total cell delay = 1.700 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 26.09 % ) " "Info: Total interconnect delay = 0.600 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[1] NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[1] {} NUM[1] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"FLASH\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[1\] 2 REG LC6_D7 17 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_D7; Fanout = 17; REG Node = 'NUM\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"FLASH\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[1\] 2 REG LC6_D7 17 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC6_D7; Fanout = 17; REG Node = 'NUM\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[1] NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[1] {} NUM[1] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[1] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { NUM[1] {} } {  } {  } "" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "COU\[2\] NUMLED\[7\]\$latch CLK 27.0 ns " "Info: Found hold time violation between source  pin or register \"COU\[2\]\" and destination pin or register \"NUMLED\[7\]\$latch\" for clock \"CLK\" (Hold time is 27.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "35.400 ns + Largest " "Info: + Largest clock skew is 35.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 42.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 42.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[1\] 2 REG LC4_D18 72 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC4_D18; Fanout = 72; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 14.700 ns Mux96~0 3 COMB LC8_C20 2 " "Info: 3: + IC(3.900 ns) + CELL(2.300 ns) = 14.700 ns; Loc. = LC8_C20; Fanout = 2; COMB Node = 'Mux96~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { COU[1] Mux96~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 21.000 ns NUMLED\[7\]~147 4 COMB LC3_D1 1 " "Info: 4: + IC(4.000 ns) + CELL(2.300 ns) = 21.000 ns; Loc. = LC3_D1; Fanout = 1; COMB Node = 'NUMLED\[7\]~147'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Mux96~0 NUMLED[7]~147 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 23.400 ns NUMLED\[7\]~148 5 COMB LC1_D1 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 23.400 ns; Loc. = LC1_D1; Fanout = 1; COMB Node = 'NUMLED\[7\]~148'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~147 NUMLED[7]~148 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 28.600 ns NUMLED\[7\]~153 6 COMB LC3_D23 1 " "Info: 6: + IC(2.900 ns) + CELL(2.300 ns) = 28.600 ns; Loc. = LC3_D23; Fanout = 1; COMB Node = 'NUMLED\[7\]~153'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { NUMLED[7]~148 NUMLED[7]~153 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 33.200 ns NUMLED\[7\]~87 7 COMB LC5_D9 1 " "Info: 7: + IC(2.800 ns) + CELL(1.800 ns) = 33.200 ns; Loc. = LC5_D9; Fanout = 1; COMB Node = 'NUMLED\[7\]~87'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { NUMLED[7]~153 NUMLED[7]~87 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 37.600 ns NUMLED\[7\]~88 8 COMB LC2_D16 8 " "Info: 8: + IC(2.600 ns) + CELL(1.800 ns) = 37.600 ns; Loc. = LC2_D16; Fanout = 8; COMB Node = 'NUMLED\[7\]~88'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~87 NUMLED[7]~88 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 42.800 ns NUMLED\[7\]\$latch 9 REG LC4_D19 1 " "Info: 9: + IC(2.900 ns) + CELL(2.300 ns) = 42.800 ns; Loc. = LC4_D19; Fanout = 1; REG Node = 'NUMLED\[7\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { NUMLED[7]~88 NUMLED[7]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 44.86 % ) " "Info: Total cell delay = 19.200 ns ( 44.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.600 ns ( 55.14 % ) " "Info: Total interconnect delay = 23.600 ns ( 55.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "42.800 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "42.800 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[7]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 2.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.400 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 7.400 ns COU\[2\] 2 REG LC3_D18 80 " "Info: 2: + IC(3.900 ns) + CELL(0.000 ns) = 7.400 ns; Loc. = LC3_D18; Fanout = 80; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { CLK COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 47.30 % ) " "Info: Total cell delay = 3.500 ns ( 47.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 52.70 % ) " "Info: Total interconnect delay = 3.900 ns ( 52.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "42.800 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "42.800 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[7]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 2.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns - Shortest register register " "Info: - Shortest register to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[2\] 1 REG LC3_D18 80 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D18; Fanout = 80; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 4.900 ns NUMLED\[7\]~132 2 COMB LC8_D19 1 " "Info: 2: + IC(2.600 ns) + CELL(2.300 ns) = 4.900 ns; Loc. = LC8_D19; Fanout = 1; COMB Node = 'NUMLED\[7\]~132'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { COU[2] NUMLED[7]~132 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 7.300 ns NUMLED\[7\]\$latch 3 REG LC4_D19 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 7.300 ns; Loc. = LC4_D19; Fanout = 1; REG Node = 'NUMLED\[7\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~132 NUMLED[7]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 56.16 % ) " "Info: Total cell delay = 4.100 ns ( 56.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 43.84 % ) " "Info: Total interconnect delay = 3.200 ns ( 43.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { COU[2] NUMLED[7]~132 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { COU[2] {} NUMLED[7]~132 {} NUMLED[7]$latch {} } { 0.000ns 2.600ns 0.600ns } { 0.000ns 2.300ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "42.800 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "42.800 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[7]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 2.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.900ns } { 0.000ns 3.500ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { COU[2] NUMLED[7]~132 NUMLED[7]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { COU[2] {} NUMLED[7]~132 {} NUMLED[7]$latch {} } { 0.000ns 2.600ns 0.600ns } { 0.000ns 2.300ns 1.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "OUTLED\[4\]\$latch INITLED\[0\] INITLED\[2\] 25.900 ns register " "Info: tsu for register \"OUTLED\[4\]\$latch\" (data pin = \"INITLED\[0\]\", clock pin = \"INITLED\[2\]\") is 25.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "39.500 ns + Longest pin register " "Info: + Longest pin to register delay is 39.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[0\] 1 CLK PIN_44 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_44; Fanout = 8; CLK Node = 'INITLED\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.300 ns) 10.500 ns process_2~3 2 COMB LC7_D1 23 " "Info: 2: + IC(4.700 ns) + CELL(2.300 ns) = 10.500 ns; Loc. = LC7_D1; Fanout = 23; COMB Node = 'process_2~3'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { INITLED[0] process_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.300 ns) 17.000 ns OUTLED\[5\]~91 3 COMB LC4_D23 2 " "Info: 3: + IC(4.200 ns) + CELL(2.300 ns) = 17.000 ns; Loc. = LC4_D23; Fanout = 2; COMB Node = 'OUTLED\[5\]~91'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { process_2~3 OUTLED[5]~91 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 21.000 ns OUTLED\[5\]~94 4 COMB LC1_D20 2 " "Info: 4: + IC(2.200 ns) + CELL(1.800 ns) = 21.000 ns; Loc. = LC1_D20; Fanout = 2; COMB Node = 'OUTLED\[5\]~94'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { OUTLED[5]~91 OUTLED[5]~94 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 25.500 ns OUTLED\[4\]~95 5 COMB LC3_D21 1 " "Info: 5: + IC(2.200 ns) + CELL(2.300 ns) = 25.500 ns; Loc. = LC3_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~95'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[5]~94 OUTLED[4]~95 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 28.400 ns OUTLED\[4\]~96 6 COMB LC5_D21 1 " "Info: 6: + IC(0.600 ns) + CELL(2.300 ns) = 28.400 ns; Loc. = LC5_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~96'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~95 OUTLED[4]~96 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 31.300 ns OUTLED\[4\]~97 7 COMB LC6_D21 1 " "Info: 7: + IC(0.600 ns) + CELL(2.300 ns) = 31.300 ns; Loc. = LC6_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~97'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~96 OUTLED[4]~97 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 34.200 ns OUTLED\[4\]~98 8 COMB LC7_D21 1 " "Info: 8: + IC(0.600 ns) + CELL(2.300 ns) = 34.200 ns; Loc. = LC7_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~98'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~97 OUTLED[4]~98 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 37.100 ns OUTLED\[4\]~99 9 COMB LC8_D21 1 " "Info: 9: + IC(0.600 ns) + CELL(2.300 ns) = 37.100 ns; Loc. = LC8_D21; Fanout = 1; COMB Node = 'OUTLED\[4\]~99'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { OUTLED[4]~98 OUTLED[4]~99 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 39.500 ns OUTLED\[4\]\$latch 10 REG LC4_D21 1 " "Info: 10: + IC(0.600 ns) + CELL(1.800 ns) = 39.500 ns; Loc. = LC4_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[4]~99 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.200 ns ( 58.73 % ) " "Info: Total cell delay = 23.200 ns ( 58.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.300 ns ( 41.27 % ) " "Info: Total interconnect delay = 16.300 ns ( 41.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "39.500 ns" { INITLED[0] process_2~3 OUTLED[5]~91 OUTLED[5]~94 OUTLED[4]~95 OUTLED[4]~96 OUTLED[4]~97 OUTLED[4]~98 OUTLED[4]~99 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "39.500 ns" { INITLED[0] {} INITLED[0]~out {} process_2~3 {} OUTLED[5]~91 {} OUTLED[5]~94 {} OUTLED[4]~95 {} OUTLED[4]~96 {} OUTLED[4]~97 {} OUTLED[4]~98 {} OUTLED[4]~99 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.700ns 4.200ns 2.200ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 1.800ns 2.300ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.200 ns + " "Info: + Micro setup delay of destination is 5.200 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INITLED\[2\] destination 18.800 ns - Shortest register " "Info: - Shortest clock path from clock \"INITLED\[2\]\" to destination register is 18.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[2\] 1 CLK PIN_47 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_47; Fanout = 8; CLK Node = 'INITLED\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.300 ns) 10.000 ns OUTLED\[6\]~69 2 COMB LC7_A15 1 " "Info: 2: + IC(4.200 ns) + CELL(2.300 ns) = 10.000 ns; Loc. = LC7_A15; Fanout = 1; COMB Node = 'OUTLED\[6\]~69'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { INITLED[2] OUTLED[6]~69 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.400 ns OUTLED\[6\]~70 3 COMB LC4_A15 7 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 12.400 ns; Loc. = LC4_A15; Fanout = 7; COMB Node = 'OUTLED\[6\]~70'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[6]~69 OUTLED[6]~70 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.300 ns) 18.800 ns OUTLED\[4\]\$latch 4 REG LC4_D21 1 " "Info: 4: + IC(4.100 ns) + CELL(2.300 ns) = 18.800 ns; Loc. = LC4_D21; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 52.66 % ) " "Info: Total cell delay = 9.900 ns ( 52.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 47.34 % ) " "Info: Total interconnect delay = 8.900 ns ( 47.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "18.800 ns" { INITLED[2] OUTLED[6]~69 OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "18.800 ns" { INITLED[2] {} INITLED[2]~out {} OUTLED[6]~69 {} OUTLED[6]~70 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.200ns 0.600ns 4.100ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "39.500 ns" { INITLED[0] process_2~3 OUTLED[5]~91 OUTLED[5]~94 OUTLED[4]~95 OUTLED[4]~96 OUTLED[4]~97 OUTLED[4]~98 OUTLED[4]~99 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "39.500 ns" { INITLED[0] {} INITLED[0]~out {} process_2~3 {} OUTLED[5]~91 {} OUTLED[5]~94 {} OUTLED[4]~95 {} OUTLED[4]~96 {} OUTLED[4]~97 {} OUTLED[4]~98 {} OUTLED[4]~99 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.700ns 4.200ns 2.200ns 2.200ns 0.600ns 0.600ns 0.600ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 2.300ns 1.800ns 2.300ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "18.800 ns" { INITLED[2] OUTLED[6]~69 OUTLED[6]~70 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "18.800 ns" { INITLED[2] {} INITLED[2]~out {} OUTLED[6]~69 {} OUTLED[6]~70 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.200ns 0.600ns 4.100ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NUMLED\[2\] NUMLED\[2\]\$latch 50.100 ns register " "Info: tco from clock \"CLK\" to destination pin \"NUMLED\[2\]\" through register \"NUMLED\[2\]\$latch\" is 50.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 43.800 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 43.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[1\] 2 REG LC4_D18 72 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC4_D18; Fanout = 72; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 14.700 ns Mux96~0 3 COMB LC8_C20 2 " "Info: 3: + IC(3.900 ns) + CELL(2.300 ns) = 14.700 ns; Loc. = LC8_C20; Fanout = 2; COMB Node = 'Mux96~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { COU[1] Mux96~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 21.000 ns NUMLED\[7\]~147 4 COMB LC3_D1 1 " "Info: 4: + IC(4.000 ns) + CELL(2.300 ns) = 21.000 ns; Loc. = LC3_D1; Fanout = 1; COMB Node = 'NUMLED\[7\]~147'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Mux96~0 NUMLED[7]~147 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 23.400 ns NUMLED\[7\]~148 5 COMB LC1_D1 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 23.400 ns; Loc. = LC1_D1; Fanout = 1; COMB Node = 'NUMLED\[7\]~148'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~147 NUMLED[7]~148 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 28.600 ns NUMLED\[7\]~153 6 COMB LC3_D23 1 " "Info: 6: + IC(2.900 ns) + CELL(2.300 ns) = 28.600 ns; Loc. = LC3_D23; Fanout = 1; COMB Node = 'NUMLED\[7\]~153'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { NUMLED[7]~148 NUMLED[7]~153 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 33.200 ns NUMLED\[7\]~87 7 COMB LC5_D9 1 " "Info: 7: + IC(2.800 ns) + CELL(1.800 ns) = 33.200 ns; Loc. = LC5_D9; Fanout = 1; COMB Node = 'NUMLED\[7\]~87'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { NUMLED[7]~153 NUMLED[7]~87 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 37.600 ns NUMLED\[7\]~88 8 COMB LC2_D16 8 " "Info: 8: + IC(2.600 ns) + CELL(1.800 ns) = 37.600 ns; Loc. = LC2_D16; Fanout = 8; COMB Node = 'NUMLED\[7\]~88'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~87 NUMLED[7]~88 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 43.800 ns NUMLED\[2\]\$latch 9 REG LC2_C10 1 " "Info: 9: + IC(3.900 ns) + CELL(2.300 ns) = 43.800 ns; Loc. = LC2_C10; Fanout = 1; REG Node = 'NUMLED\[2\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { NUMLED[7]~88 NUMLED[2]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 43.84 % ) " "Info: Total cell delay = 19.200 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "24.600 ns ( 56.16 % ) " "Info: Total interconnect delay = 24.600 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "43.800 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[2]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "43.800 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[2]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 3.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns + Longest register pin " "Info: + Longest register to pin delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUMLED\[2\]\$latch 1 REG LC2_C10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C10; Fanout = 1; REG Node = 'NUMLED\[2\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMLED[2]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(5.100 ns) 6.300 ns NUMLED\[2\] 2 PIN PIN_121 0 " "Info: 2: + IC(1.200 ns) + CELL(5.100 ns) = 6.300 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'NUMLED\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[2]$latch NUMLED[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 80.95 % ) " "Info: Total cell delay = 5.100 ns ( 80.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 19.05 % ) " "Info: Total interconnect delay = 1.200 ns ( 19.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[2]$latch NUMLED[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { NUMLED[2]$latch {} NUMLED[2] {} } { 0.000ns 1.200ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "43.800 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[2]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "43.800 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[2]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 3.900ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[2]$latch NUMLED[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { NUMLED[2]$latch {} NUMLED[2] {} } { 0.000ns 1.200ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NUMLED\[1\]\$latch DISPLAY\[1\] CLK 26.100 ns register " "Info: th for register \"NUMLED\[1\]\$latch\" (data pin = \"DISPLAY\[1\]\", clock pin = \"CLK\") is 26.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 42.900 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 42.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 8.500 ns COU\[1\] 2 REG LC4_D18 72 " "Info: 2: + IC(3.900 ns) + CELL(1.100 ns) = 8.500 ns; Loc. = LC4_D18; Fanout = 72; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 14.700 ns Mux96~0 3 COMB LC8_C20 2 " "Info: 3: + IC(3.900 ns) + CELL(2.300 ns) = 14.700 ns; Loc. = LC8_C20; Fanout = 2; COMB Node = 'Mux96~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { COU[1] Mux96~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 21.000 ns NUMLED\[7\]~147 4 COMB LC3_D1 1 " "Info: 4: + IC(4.000 ns) + CELL(2.300 ns) = 21.000 ns; Loc. = LC3_D1; Fanout = 1; COMB Node = 'NUMLED\[7\]~147'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Mux96~0 NUMLED[7]~147 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 23.400 ns NUMLED\[7\]~148 5 COMB LC1_D1 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 23.400 ns; Loc. = LC1_D1; Fanout = 1; COMB Node = 'NUMLED\[7\]~148'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~147 NUMLED[7]~148 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 28.600 ns NUMLED\[7\]~153 6 COMB LC3_D23 1 " "Info: 6: + IC(2.900 ns) + CELL(2.300 ns) = 28.600 ns; Loc. = LC3_D23; Fanout = 1; COMB Node = 'NUMLED\[7\]~153'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { NUMLED[7]~148 NUMLED[7]~153 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 33.200 ns NUMLED\[7\]~87 7 COMB LC5_D9 1 " "Info: 7: + IC(2.800 ns) + CELL(1.800 ns) = 33.200 ns; Loc. = LC5_D9; Fanout = 1; COMB Node = 'NUMLED\[7\]~87'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { NUMLED[7]~153 NUMLED[7]~87 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 37.600 ns NUMLED\[7\]~88 8 COMB LC2_D16 8 " "Info: 8: + IC(2.600 ns) + CELL(1.800 ns) = 37.600 ns; Loc. = LC2_D16; Fanout = 8; COMB Node = 'NUMLED\[7\]~88'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~87 NUMLED[7]~88 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 42.900 ns NUMLED\[1\]\$latch 9 REG LC2_D8 1 " "Info: 9: + IC(3.000 ns) + CELL(2.300 ns) = 42.900 ns; Loc. = LC2_D8; Fanout = 1; REG Node = 'NUMLED\[1\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { NUMLED[7]~88 NUMLED[1]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 44.76 % ) " "Info: Total cell delay = 19.200 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.700 ns ( 55.24 % ) " "Info: Total interconnect delay = 23.700 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "42.900 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "42.900 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 3.000ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 16.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns DISPLAY\[1\] 1 CLK PIN_64 16 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_64; Fanout = 16; CLK Node = 'DISPLAY\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DISPLAY[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(1.800 ns) 9.800 ns Equal5~0 2 COMB LC4_D9 10 " "Info: 2: + IC(4.500 ns) + CELL(1.800 ns) = 9.800 ns; Loc. = LC4_D9; Fanout = 10; COMB Node = 'Equal5~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { DISPLAY[1] Equal5~0 } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 14.400 ns NUMLED\[1\]~94 3 COMB LC4_D8 1 " "Info: 3: + IC(2.800 ns) + CELL(1.800 ns) = 14.400 ns; Loc. = LC4_D8; Fanout = 1; COMB Node = 'NUMLED\[1\]~94'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Equal5~0 NUMLED[1]~94 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 16.800 ns NUMLED\[1\]\$latch 4 REG LC2_D8 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 16.800 ns; Loc. = LC2_D8; Fanout = 1; REG Node = 'NUMLED\[1\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[1]~94 NUMLED[1]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.900 ns ( 52.98 % ) " "Info: Total cell delay = 8.900 ns ( 52.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 47.02 % ) " "Info: Total interconnect delay = 7.900 ns ( 47.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { DISPLAY[1] Equal5~0 NUMLED[1]~94 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { DISPLAY[1] {} DISPLAY[1]~out {} Equal5~0 {} NUMLED[1]~94 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 4.500ns 2.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "42.900 ns" { CLK COU[1] Mux96~0 NUMLED[7]~147 NUMLED[7]~148 NUMLED[7]~153 NUMLED[7]~87 NUMLED[7]~88 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "42.900 ns" { CLK {} CLK~out {} COU[1] {} Mux96~0 {} NUMLED[7]~147 {} NUMLED[7]~148 {} NUMLED[7]~153 {} NUMLED[7]~87 {} NUMLED[7]~88 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 3.900ns 3.900ns 4.000ns 0.600ns 2.900ns 2.800ns 2.600ns 3.000ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { DISPLAY[1] Equal5~0 NUMLED[1]~94 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { DISPLAY[1] {} DISPLAY[1]~out {} Equal5~0 {} NUMLED[1]~94 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 4.500ns 2.800ns 0.600ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 20:40:38 2019 " "Info: Processing ended: Fri Apr 19 20:40:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
