#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Feb 21 16:44:13 2020
# Process ID: 1748
# Log file: C:/Users/qiuke/Desktop/AES_V1.0/AES/planAhead_run_1/planAhead.log
# Journal file: C:/Users/qiuke/Desktop/AES_V1.0/AES/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1147 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/qiuke/Desktop/AES_V1.0/AES/pa.fromNcd.tcl
# create_project -name AES -dir "C:/Users/qiuke/Desktop/AES_V1.0/AES/planAhead_run_1" -part xc7a100tfgg676-1
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/qiuke/Desktop/AES_V1.0/AES} }
# set_property target_constrs_file "ShiftRows.ucf" [current_fileset -constrset]
Adding file 'C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ucf' to fileset 'constrs_1'
# add_files [list {ShiftRows.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tfgg676-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ShiftRows.ngc ...
WARNING:NetListWriters:298 - No output is written to ShiftRows.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ShiftRows.edif ...
ngc2edif: Total memory usage is 4318828 kilobytes

Parsing EDIF File [./planAhead_run_1/AES.data/cache/ShiftRows_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/AES.data/cache/ShiftRows_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg676/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ucf]
Finished Parsing UCF File [C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 1 instances

Phase 0 | Netlist Checksum: d5ccb917
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 839.855 ; gain = 364.750
# read_xdl -file "C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\14.7\ISE_DS\ISE\.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
   "ShiftRows" is an NCD, version 3.2, device xc7a100t, package fgg676, speed -1
Successfully converted design 'C:\Users\qiuke\Desktop\AES_V1.0\AES\ShiftRows.ncd' to 'C:\Users\qiuke\Desktop\AES_V1.0\AES\ShiftRows.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/qiuke/Desktop/AES_V1.0/AES/ShiftRows.ncd
INFO: [Designutils 20-671] Placed 131 instances
read_xdl: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 853.125 ; gain = 8.109
INFO: [Common 17-344] 'read_xdl' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/qiuke/Desktop/AES_V1.0/AES\planAhead_pid1748.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 21 16:48:00 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
