# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DS2_Project.srcs/sources_1/new/Clock_Enabler.vhd" \
"../../../../DS2_Project.srcs/sim_1/new/Clock_Enabler_tb.vhd" \

# Do not sort compile order
nosort
