 
****************************************
Report : design
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Thu Sep  3 02:17:46 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    std150e_wst_105_p125 (File: /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db)

Local Link Library:

    {std150e_wst_105_p125.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : V105WTP1250
    Library : std150e_wst_105_p125
    Process :   1.00
    Temperature : 125.00
    Voltage :  1.050
    Interconnect Model : worst_case_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
