INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/carry_save/carry_save.srcs/sources_1/new/carry_save.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_save
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/carry_save/carry_save.srcs/sources_1/new/fulladd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/carry_save/carry_save.srcs/sources_1/new/halfadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/carry_save/carry_save.srcs/sources_1/new/ripple4add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple4add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/carry_save/carry_save.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/aca2301390021/carry_save/carry_save.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
