<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ImageInterpolator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="controller.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="image_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="image_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="image_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpolator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="interpolator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="interpolator.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="interpolator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpolator_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="interpolator_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="interpolator_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="interpolator_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="interpolator_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpolator_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="interpolator_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="interpolator_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="interpolator_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="interpolator_top_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="interpolator_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpolator_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="interpolator_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="interpolator_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="loadConst.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="loadConst.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="loadConst.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="manipulator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="manipulator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="manipulator.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="manipulator_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test123_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test456_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test456_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test456_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test456_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="updateIndex.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="updateIndex.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="updateIndex.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="updateIndex_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="updateIndex_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="writer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="writer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="writer.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458668722" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1458668722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459933124" xil_pn:in_ck="5222979482632789099" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1459933124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UpdateIndex.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="image_testbench.vhd"/>
      <outfile xil_pn:name="interpolator.vhd"/>
      <outfile xil_pn:name="interpolator_top.vhd"/>
      <outfile xil_pn:name="loadConst.vhd"/>
      <outfile xil_pn:name="manipulator.vhd"/>
      <outfile xil_pn:name="test2.vhd"/>
      <outfile xil_pn:name="writer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1459923495" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1894980157015122696" xil_pn:start_ts="1459923495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459923495" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9184886415400417402" xil_pn:start_ts="1459923495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459553328" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3257113921571870201" xil_pn:start_ts="1459553328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459933124" xil_pn:in_ck="5222979482632789099" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1459933124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UpdateIndex.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="image_testbench.vhd"/>
      <outfile xil_pn:name="interpolator.vhd"/>
      <outfile xil_pn:name="interpolator_top.vhd"/>
      <outfile xil_pn:name="loadConst.vhd"/>
      <outfile xil_pn:name="manipulator.vhd"/>
      <outfile xil_pn:name="test2.vhd"/>
      <outfile xil_pn:name="writer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1459933160" xil_pn:in_ck="5222979482632789099" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="197177469125385776" xil_pn:start_ts="1459933124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1459933160" xil_pn:in_ck="7237478606374369485" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-566246330208228643" xil_pn:start_ts="1459933160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-857133495510407722" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3257113921571870201" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4427738070808459944" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459554033" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6691937953487305361" xil_pn:start_ts="1459554033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459945078" xil_pn:in_ck="-4354632698513391689" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3778186748991312096" xil_pn:start_ts="1459945061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="interpolator_top.lso"/>
      <outfile xil_pn:name="interpolator_top.ngc"/>
      <outfile xil_pn:name="interpolator_top.ngr"/>
      <outfile xil_pn:name="interpolator_top.prj"/>
      <outfile xil_pn:name="interpolator_top.stx"/>
      <outfile xil_pn:name="interpolator_top.syr"/>
      <outfile xil_pn:name="interpolator_top.xst"/>
      <outfile xil_pn:name="interpolator_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1459554043" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5749261160521687693" xil_pn:start_ts="1459554043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
