// Seed: 1760201959
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wire id_7
);
  logic id_9 = id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd39,
    parameter id_3  = 32'd2
) (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 _id_3,
    input uwire id_4,
    output logic id_5,
    input wire id_6,
    output logic id_7,
    input wand id_8,
    input supply1 id_9,
    output supply1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_10,
      id_9,
      id_9,
      id_1,
      id_10,
      id_8
  );
  wire id_13;
  parameter id_14 = 1;
  initial begin : LABEL_0
    id_5 = -1 - id_0;
    id_7 = id_4;
  end
  logic _id_15, id_16;
  wire [-1 : id_15] id_17;
  always
  fork
  join
  logic [7:0] id_18;
  for (id_19 = id_2; id_18[id_3]; id_16 = -1) begin : LABEL_1
    logic id_20;
  end
endmodule
