// Seed: 1951375976
module module_0 (
    input  tri0  id_0,
    input  logic id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  logic id_4
);
  logic id_6;
  supply1 id_7 = 1;
  tri0 id_8;
  wire id_9;
  assign id_8 = 1'h0;
  reg  id_10;
  wire id_11;
  assign id_6 = id_4;
  initial id_6 = id_1;
  supply0 id_12 = id_7;
  always @(posedge "") id_10 <= id_6;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wor   id_2,
    output logic id_3,
    input  wand  id_4
);
  always @(id_4) begin
    if (1) begin
      id_3 = id_1;
      id_0 <= id_1;
    end
  end
  module_0(
      id_4, id_1, id_2, id_4, id_1
  );
endmodule
