// Seed: 3921672132
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output wor id_2,
    output supply0 id_3
);
  assign #1 id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    output uwire id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    output wor id_12
);
  wire id_14;
  module_0(
      id_8, id_12, id_12, id_9
  );
  wire  id_15;
  uwire id_16;
  wire  id_17;
  assign id_16 = 1;
endmodule
