// Seed: 3211072484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_9(
      1 == ~id_7, 1
  );
  wire id_10, id_11;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
  wire id_9;
endmodule
