// Seed: 3922332200
program module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4
);
endprogram
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    output wire id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri1 id_9,
    input wire id_10,
    input tri0 id_11,
    input uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    output wire id_15,
    input wand id_16
);
  wire id_18;
  always if (-1) @(id_4) id_0 <= id_8;
  module_0 modCall_1 (
      id_15,
      id_9,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
