Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 22:53:18 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.234        0.000                      0                 1072        0.086        0.000                      0                 1072        3.750        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.234        0.000                      0                 1068        0.086        0.000                      0                 1068        3.750        0.000                       0                   420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.588        0.000                      0                    4        0.890        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 2.891ns (31.529%)  route 6.278ns (68.471%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.607    10.977    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.101 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.101    alum/S[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.499 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.499    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.947 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.698    12.645    sm/ram_reg_0[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.303    12.948 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.323    13.270    display/ram_reg_3
    SLICE_X41Y65         LUT5 (Prop_lut5_I2_O)        0.124    13.394 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.911    14.305    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.759ns (30.163%)  route 6.388ns (69.837%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.663    11.033    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.157 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    11.157    alum/ram_reg_i_85_1[2]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.656    12.524    sm/ram_reg_1[4]
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.306    12.830 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.320    13.150    display/ram_reg_1
    SLICE_X41Y65         LUT5 (Prop_lut5_I2_O)        0.124    13.274 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           1.008    14.283    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 2.777ns (30.503%)  route 6.327ns (69.497%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.607    10.977    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.101 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.101    alum/S[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.499 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.499    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.833 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.564    12.397    sm/ram_reg_0[2]
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.303    12.700 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.509    13.209    display/ram_reg_7
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.124    13.333 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.907    14.240    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.400ns  (logic 2.411ns (25.649%)  route 6.989ns (74.351%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         1.205     6.798    sm/D_states_q[4]
    SLICE_X53Y68         LUT2 (Prop_lut2_I0_O)        0.150     6.948 r  sm/D_states_q[7]_i_31/O
                         net (fo=4, routed)           0.745     7.693    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I4_O)        0.326     8.019 r  sm/out_sig0_carry_i_17/O
                         net (fo=1, routed)           0.485     8.503    sm/out_sig0_carry_i_17_n_0
    SLICE_X49Y65         MUXF7 (Prop_muxf7_S_O)       0.276     8.779 r  sm/out_sig0_carry_i_10/O
                         net (fo=71, routed)          1.359    10.138    sm/M_sm_ra1[2]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.299    10.437 f  sm/D_states_q[7]_i_59/O
                         net (fo=6, routed)           0.923    11.361    sm/D_registers_q_reg[7][2]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.485 r  sm/D_states_q[7]_i_38/O
                         net (fo=8, routed)           0.684    12.168    sm/D_states_q[7]_i_38_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.118    12.286 f  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.436    12.723    sm/D_states_q[1]_i_26_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.326    13.049 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.650    13.698    sm/D_states_q[1]_i_8_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.822 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    13.822    sm/D_states_q[1]_i_2_n_0
    SLICE_X49Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    14.034 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.503    14.537    sm/D_states_d__0[1]
    SLICE_X49Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.435    14.839    sm/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)       -0.233    14.843    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 2.891ns (31.811%)  route 6.197ns (68.189%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.607    10.977    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.101 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.101    alum/S[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.499 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.499    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.947 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.698    12.645    sm/ram_reg_0[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I2_O)        0.303    12.948 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.434    13.381    sm/ram_reg_i_17_4
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.505 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.719    14.224    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 2.411ns (25.894%)  route 6.900ns (74.106%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         1.205     6.798    sm/D_states_q[4]
    SLICE_X53Y68         LUT2 (Prop_lut2_I0_O)        0.150     6.948 r  sm/D_states_q[7]_i_31/O
                         net (fo=4, routed)           0.745     7.693    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I4_O)        0.326     8.019 r  sm/out_sig0_carry_i_17/O
                         net (fo=1, routed)           0.485     8.503    sm/out_sig0_carry_i_17_n_0
    SLICE_X49Y65         MUXF7 (Prop_muxf7_S_O)       0.276     8.779 r  sm/out_sig0_carry_i_10/O
                         net (fo=71, routed)          1.359    10.138    sm/M_sm_ra1[2]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.299    10.437 f  sm/D_states_q[7]_i_59/O
                         net (fo=6, routed)           0.923    11.361    sm/D_registers_q_reg[7][2]
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.485 r  sm/D_states_q[7]_i_38/O
                         net (fo=8, routed)           0.684    12.168    sm/D_states_q[7]_i_38_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.118    12.286 f  sm/D_states_q[1]_i_26/O
                         net (fo=1, routed)           0.436    12.723    sm/D_states_q[1]_i_26_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.326    13.049 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.650    13.698    sm/D_states_q[1]_i_8_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.822 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    13.822    sm/D_states_q[1]_i_2_n_0
    SLICE_X49Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    14.034 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.414    14.448    sm/D_states_d__0[1]
    SLICE_X49Y66         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)       -0.256    14.819    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.448    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 2.777ns (30.800%)  route 6.239ns (69.200%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.607    10.977    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.101 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.101    alum/S[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.499 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.499    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.833 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.564    12.397    sm/ram_reg_0[2]
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.303    12.700 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.441    13.141    display/ram_reg_7
    SLICE_X40Y65         LUT5 (Prop_lut5_I2_O)        0.124    13.265 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.887    14.152    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 2.873ns (31.874%)  route 6.141ns (68.126%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.607    10.977    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X44Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.101 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.101    alum/S[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.499 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.499    alum/out_sig0_carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.613 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.613    alum/out_sig0_carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.926 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.745    12.672    sm/ram_reg_0[8]
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.306    12.978 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.184    13.161    display/ram_reg_5
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.124    13.285 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.864    14.150    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.474ns  (logic 2.231ns (23.548%)  route 7.243ns (76.452%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         1.205     6.798    sm/D_states_q[4]
    SLICE_X53Y68         LUT2 (Prop_lut2_I0_O)        0.150     6.948 r  sm/D_states_q[7]_i_31/O
                         net (fo=4, routed)           0.745     7.693    sm/D_states_q[7]_i_31_n_0
    SLICE_X50Y67         LUT6 (Prop_lut6_I4_O)        0.326     8.019 r  sm/out_sig0_carry_i_17/O
                         net (fo=1, routed)           0.485     8.503    sm/out_sig0_carry_i_17_n_0
    SLICE_X49Y65         MUXF7 (Prop_muxf7_S_O)       0.276     8.779 r  sm/out_sig0_carry_i_10/O
                         net (fo=71, routed)          1.010     9.789    sm/M_sm_ra1[2]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.299    10.088 r  sm/D_states_q[7]_i_81/O
                         net (fo=2, routed)           1.042    11.130    sm/D_states_q[7]_i_81_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124    11.254 f  sm/D_states_q[7]_i_61/O
                         net (fo=1, routed)           0.542    11.796    L_reg/D_states_q[1]_i_9
    SLICE_X49Y62         LUT4 (Prop_lut4_I3_O)        0.124    11.920 r  L_reg/D_states_q[7]_i_29/O
                         net (fo=3, routed)           1.022    12.942    sm/D_states_q_reg[5]_rep__0_2
    SLICE_X50Y65         LUT4 (Prop_lut4_I2_O)        0.148    13.090 r  sm/D_states_q[7]_i_12/O
                         net (fo=4, routed)           0.509    13.599    sm/D_states_q[7]_i_12_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.328    13.927 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.684    14.611    sm/D_states_d__0[7]
    SLICE_X48Y63         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X48Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X48Y63         FDSE (Setup_fdse_C_D)       -0.058    15.019    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 2.759ns (30.719%)  route 6.222ns (69.281%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         0.714     6.368    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y65         LUT2 (Prop_lut2_I0_O)        0.153     6.521 f  sm/D_states_q[7]_i_24/O
                         net (fo=4, routed)           0.624     7.146    sm/D_states_q[7]_i_24_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I5_O)        0.327     7.473 r  sm/out_sig0_carry_i_51/O
                         net (fo=1, routed)           0.670     8.143    sm/out_sig0_carry_i_51_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.267 f  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.162     8.429    sm/out_sig0_carry_i_37_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.553 r  sm/out_sig0_carry_i_20/O
                         net (fo=8, routed)           0.800     9.353    sm/M_sm_bsel[0]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.477 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=20, routed)          0.769    10.246    sm/D_states_q_reg[7]_5
    SLICE_X42Y63         LUT4 (Prop_lut4_I2_O)        0.124    10.370 r  sm/out_sig0_carry_i_13/O
                         net (fo=3, routed)           0.663    11.033    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X43Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.157 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    11.157    alum/ram_reg_i_85_1[2]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.555 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.555    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.868 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.656    12.524    sm/ram_reg_1[4]
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.306    12.830 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.327    13.157    sm/ram_reg_i_17_2
    SLICE_X42Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.281 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.836    14.117    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.376%)  route 0.269ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.908    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.376%)  route 0.269ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.908    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.376%)  route 0.269ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.908    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.376%)  route 0.269ns (65.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.908    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y67         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X42Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.916    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.916    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.916    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.916    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.397%)  route 0.308ns (68.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.308     1.948    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y67         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y67         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.843    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.397%)  route 0.308ns (68.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.555     1.499    sr3/clk_IBUF_BUFG
    SLICE_X43Y67         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.308     1.948    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y67         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y67         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.843    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y60   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y60   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y60   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y60   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y61   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y62   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y67   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.996ns (25.057%)  route 2.979ns (74.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.112     6.766    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.152     6.918 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.365     8.283    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.326     8.609 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.502     9.111    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X44Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.996ns (25.057%)  route 2.979ns (74.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.112     6.766    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.152     6.918 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.365     8.283    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.326     8.609 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.502     9.111    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X44Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.996ns (25.057%)  route 2.979ns (74.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.112     6.766    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.152     6.918 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.365     8.283    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.326     8.609 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.502     9.111    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X44Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.996ns (25.057%)  route 2.979ns (74.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X50Y65         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=113, routed)         1.112     6.766    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.152     6.918 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.365     8.283    sm/D_stage_q[3]_i_2_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I1_O)        0.326     8.609 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.502     9.111    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X44Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.528%)  route 0.640ns (77.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.453     2.098    sm/D_states_q[4]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.329    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X44Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.528%)  route 0.640ns (77.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.453     2.098    sm/D_states_q[4]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.329    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X44Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.528%)  route 0.640ns (77.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.453     2.098    sm/D_states_q[4]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.329    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X44Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.528%)  route 0.640ns (77.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y64         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sm/D_states_q_reg[4]/Q
                         net (fo=270, routed)         0.453     2.098    sm/D_states_q[4]
    SLICE_X47Y66         LUT6 (Prop_lut6_I3_O)        0.045     2.143 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     2.329    fifo_reset_cond/AS[0]
    SLICE_X44Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X44Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.890    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.071ns  (logic 9.988ns (30.202%)  route 23.083ns (69.798%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 f  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.499    30.459    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.583 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.433    31.016    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.140 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.284    32.423    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I1_O)        0.124    32.547 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.114    34.661    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    38.205 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.205    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.046ns  (logic 10.214ns (30.909%)  route 22.832ns (69.091%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.499    30.459    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.583 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.433    31.016    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.140 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.284    32.423    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.153    32.576 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.862    34.439    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    38.180 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.180    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.996ns  (logic 9.988ns (30.269%)  route 23.009ns (69.731%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.918    29.877    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.001 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.644    30.645    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.769 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.455    32.224    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.124    32.348 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.238    34.587    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    38.130 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.130    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.995ns  (logic 10.212ns (30.952%)  route 22.782ns (69.048%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.499    30.459    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.583 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.433    31.016    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.140 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.267    32.406    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.150    32.556 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.830    34.386    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    38.129 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.129    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.909ns  (logic 10.565ns (32.103%)  route 22.344ns (67.897%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=16, routed)          2.011     7.603    L_reg/Q[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.727 r  L_reg/L_744fd752_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.890     8.618    L_reg/L_744fd752_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.742 r  L_reg/L_744fd752_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.618     9.360    L_reg/L_744fd752_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.484 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           0.717    10.201    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I2_O)        0.150    10.351 r  L_reg/L_744fd752_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.159    11.510    L_reg/L_744fd752_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.326    11.836 r  L_reg/L_744fd752_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.836    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.720 f  timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[1]
                         net (fo=3, routed)           0.862    13.581    L_reg/L_744fd752_remainder0_3[5]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.331    13.912 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=12, routed)          0.859    14.771    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.348    15.119 r  L_reg/i__carry__0_i_18__3/O
                         net (fo=2, routed)           0.805    15.924    L_reg/i__carry__0_i_18__3_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.048 r  L_reg/i__carry_i_26__0/O
                         net (fo=2, routed)           0.661    16.709    L_reg/i__carry_i_26__0_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I2_O)        0.148    16.857 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.707    17.564    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I3_O)        0.328    17.892 f  L_reg/i__carry_i_12__2/O
                         net (fo=6, routed)           1.014    18.906    L_reg/i__carry_i_12__2_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I0_O)        0.152    19.058 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.525    19.583    timerseg_driver/decimal_renderer/i__carry_i_18__3[2]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    20.205 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.205    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.539 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.697    21.236    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X54Y58         LUT5 (Prop_lut5_I2_O)        0.303    21.539 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           0.506    22.045    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.169 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.958    23.127    L_reg/i__carry_i_17__1_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.251 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.638    23.889    L_reg/i__carry_i_29__1_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.013 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           1.143    25.156    L_reg/i__carry_i_12__3_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    25.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.526    25.806    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.326 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.326    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.443 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.443    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.662 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    27.522    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.295    27.817 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.485    28.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I4_O)        0.124    28.426 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.975    29.401    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.525 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.799    30.324    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    30.448 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.048    31.496    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.620 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.881    34.501    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.045 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.045    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.860ns  (logic 10.230ns (31.133%)  route 22.629ns (68.867%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 f  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.918    29.877    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.001 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.644    30.645    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.769 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.299    32.068    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.150    32.218 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.015    34.233    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    37.994 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.994    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.772ns  (logic 10.547ns (32.182%)  route 22.225ns (67.818%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=16, routed)          2.011     7.603    L_reg/Q[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.727 r  L_reg/L_744fd752_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.890     8.618    L_reg/L_744fd752_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.742 r  L_reg/L_744fd752_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.618     9.360    L_reg/L_744fd752_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.484 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           0.717    10.201    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I2_O)        0.150    10.351 r  L_reg/L_744fd752_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.159    11.510    L_reg/L_744fd752_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.326    11.836 r  L_reg/L_744fd752_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.836    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.720 f  timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[1]
                         net (fo=3, routed)           0.862    13.581    L_reg/L_744fd752_remainder0_3[5]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.331    13.912 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=12, routed)          0.859    14.771    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.348    15.119 r  L_reg/i__carry__0_i_18__3/O
                         net (fo=2, routed)           0.805    15.924    L_reg/i__carry__0_i_18__3_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.048 r  L_reg/i__carry_i_26__0/O
                         net (fo=2, routed)           0.661    16.709    L_reg/i__carry_i_26__0_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I2_O)        0.148    16.857 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.707    17.564    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I3_O)        0.328    17.892 f  L_reg/i__carry_i_12__2/O
                         net (fo=6, routed)           1.014    18.906    L_reg/i__carry_i_12__2_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I0_O)        0.152    19.058 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.525    19.583    timerseg_driver/decimal_renderer/i__carry_i_18__3[2]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    20.205 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.205    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.539 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.697    21.236    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X54Y58         LUT5 (Prop_lut5_I2_O)        0.303    21.539 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           0.506    22.045    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.169 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.958    23.127    L_reg/i__carry_i_17__1_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.251 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.638    23.889    L_reg/i__carry_i_29__1_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.013 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           1.143    25.156    L_reg/i__carry_i_12__3_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    25.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.526    25.806    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.326 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.326    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.443 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.443    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.662 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    27.522    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.295    27.817 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.485    28.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I4_O)        0.124    28.426 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.975    29.401    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.525 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.799    30.324    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    30.448 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.114    31.562    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124    31.686 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.696    34.382    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.908 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.908    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.768ns  (logic 10.600ns (32.349%)  route 22.168ns (67.651%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=16, routed)          2.011     7.603    L_reg/Q[3]
    SLICE_X48Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.727 r  L_reg/L_744fd752_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.890     8.618    L_reg/L_744fd752_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X48Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.742 r  L_reg/L_744fd752_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.618     9.360    L_reg/L_744fd752_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.484 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=3, routed)           0.717    10.201    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X49Y56         LUT4 (Prop_lut4_I2_O)        0.150    10.351 r  L_reg/L_744fd752_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.159    11.510    L_reg/L_744fd752_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.326    11.836 r  L_reg/L_744fd752_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.836    timerseg_driver/decimal_renderer/i__carry_i_2__5_0[1]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.386 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.386    timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.720 f  timerseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[1]
                         net (fo=3, routed)           0.862    13.581    L_reg/L_744fd752_remainder0_3[5]
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.331    13.912 f  L_reg/i__carry__0_i_15__2/O
                         net (fo=12, routed)          0.859    14.771    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.348    15.119 r  L_reg/i__carry__0_i_18__3/O
                         net (fo=2, routed)           0.805    15.924    L_reg/i__carry__0_i_18__3_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.048 r  L_reg/i__carry_i_26__0/O
                         net (fo=2, routed)           0.661    16.709    L_reg/i__carry_i_26__0_n_0
    SLICE_X52Y56         LUT3 (Prop_lut3_I2_O)        0.148    16.857 r  L_reg/i__carry_i_14__4/O
                         net (fo=5, routed)           0.707    17.564    L_reg/i__carry_i_14__4_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I3_O)        0.328    17.892 f  L_reg/i__carry_i_12__2/O
                         net (fo=6, routed)           1.014    18.906    L_reg/i__carry_i_12__2_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I0_O)        0.152    19.058 r  L_reg/i__carry__0_i_2__4/O
                         net (fo=1, routed)           0.525    19.583    timerseg_driver/decimal_renderer/i__carry_i_18__3[2]
    SLICE_X53Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    20.205 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.205    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.539 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.697    21.236    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X54Y58         LUT5 (Prop_lut5_I2_O)        0.303    21.539 r  timerseg_driver/decimal_renderer/i__carry_i_32__0/O
                         net (fo=5, routed)           0.506    22.045    L_reg/timerseg_OBUF[10]_inst_i_23_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.124    22.169 r  L_reg/i__carry_i_17__1/O
                         net (fo=10, routed)          0.958    23.127    L_reg/i__carry_i_17__1_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.124    23.251 f  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.638    23.889    L_reg/i__carry_i_29__1_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.013 f  L_reg/i__carry_i_12__3/O
                         net (fo=5, routed)           1.143    25.156    L_reg/i__carry_i_12__3_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    25.280 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.526    25.806    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.326 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.326    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.443 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.443    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.662 r  timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    27.522    timerseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X57Y58         LUT6 (Prop_lut6_I2_O)        0.295    27.817 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.485    28.302    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I4_O)        0.124    28.426 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.975    29.401    L_reg/timerseg_OBUF[10]_inst_i_6_1
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.525 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.799    30.324    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    30.448 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.286    31.734    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I0_O)        0.124    31.858 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.467    34.325    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    37.904 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.904    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.743ns  (logic 9.976ns (30.468%)  route 22.767ns (69.532%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.499    30.459    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.124    30.583 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.433    31.016    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.140 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.267    32.406    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I2_O)        0.124    32.530 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.815    34.345    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    37.877 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.877    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.671ns  (logic 9.989ns (30.574%)  route 22.682ns (69.425%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=2 LUT4=7 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  L_reg/D_registers_q_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.419     5.553 f  L_reg/D_registers_q_reg[4][8]/Q
                         net (fo=19, routed)          2.048     7.601    L_reg/D_registers_q_reg[4][12]_0[8]
    SLICE_X53Y52         LUT3 (Prop_lut3_I2_O)        0.323     7.924 f  L_reg/L_744fd752_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           1.006     8.930    L_reg/L_744fd752_remainder0__0_carry_i_19__0_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.332     9.262 r  L_reg/L_744fd752_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.665     9.927    L_reg/L_744fd752_remainder0__0_carry_i_14__1_n_0
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.124    10.051 r  L_reg/L_744fd752_remainder0__0_carry_i_11__1/O
                         net (fo=6, routed)           0.433    10.484    L_reg/L_744fd752_remainder0__0_carry_i_11__1_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.608 r  L_reg/L_744fd752_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.860    11.467    L_reg/L_744fd752_remainder0__0_carry_i_10__0_n_0
    SLICE_X52Y51         LUT4 (Prop_lut4_I0_O)        0.124    11.591 r  L_reg/L_744fd752_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.591    bseg_driver/decimal_renderer/i__carry__0_i_21__0_0[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.124 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.124    bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.343 r  bseg_driver/decimal_renderer/L_744fd752_remainder0__0_carry__0/O[0]
                         net (fo=5, routed)           0.817    13.161    L_reg/L_744fd752_remainder0_1[4]
    SLICE_X51Y52         LUT3 (Prop_lut3_I0_O)        0.295    13.456 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=9, routed)           0.983    14.438    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.947    15.509    L_reg/i__carry__0_i_24_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.633 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=6, routed)           1.380    17.013    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    17.137 r  L_reg/i__carry__0_i_17__1/O
                         net (fo=2, routed)           1.048    18.185    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X51Y49         LUT2 (Prop_lut2_I1_O)        0.124    18.309 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=2, routed)           0.982    19.291    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X51Y50         LUT4 (Prop_lut4_I3_O)        0.124    19.415 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.676    20.091    L_reg/D_registers_q_reg[4][8]_0[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I5_O)        0.124    20.215 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.215    bseg_driver/decimal_renderer/i__carry__0_i_12__1_0[3]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.591 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.591    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.830 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.970    21.800    L_reg/L_744fd752_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X48Y51         LUT5 (Prop_lut5_I4_O)        0.301    22.101 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=11, routed)          0.876    22.978    bseg_driver/decimal_renderer/i__carry_i_15__1
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.102 r  bseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=10, routed)          1.129    24.231    L_reg/i__carry_i_9__1_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.355 r  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.667    25.021    L_reg/i__carry_i_16__1_n_0
    SLICE_X47Y48         LUT4 (Prop_lut4_I1_O)        0.124    25.145 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.146    26.291    L_reg/i__carry_i_12__1_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    26.415 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.415    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.965 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    26.966    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.080 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.080    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.194    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.416 f  bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.250    bseg_driver/decimal_renderer/L_744fd752_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.299    28.549 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42/O
                         net (fo=1, routed)           0.286    28.835    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_42_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    28.959 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.918    29.877    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.124    30.001 f  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=2, routed)           0.644    30.645    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.769 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.299    32.068    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y45         LUT4 (Prop_lut4_I0_O)        0.124    32.192 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.068    34.260    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    37.805 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.805    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.386ns (82.619%)  route 0.292ns (17.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.990    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.213 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.213    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.428ns (79.096%)  route 0.377ns (20.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.377     2.060    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     3.340 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.111    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.343 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.343    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.390ns (76.311%)  route 0.431ns (23.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.431     2.130    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.356 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.356    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.425ns (77.684%)  route 0.409ns (22.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     2.092    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.456ns (74.341%)  route 0.503ns (25.659%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.780    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.098     1.878 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.388     2.266    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.496 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.496    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_250303378[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.455ns (73.101%)  route 0.536ns (26.899%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.593     1.537    forLoop_idx_0_250303378[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_250303378[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_250303378[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.133     1.798    forLoop_idx_0_250303378[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.098     1.896 r  forLoop_idx_0_250303378[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.402     2.298    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.528 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.528    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_250303378[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.482ns (74.047%)  route 0.519ns (25.953%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    forLoop_idx_0_250303378[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_250303378[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  forLoop_idx_0_250303378[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.797    forLoop_idx_0_250303378[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y56         LUT6 (Prop_lut6_I5_O)        0.099     1.896 r  forLoop_idx_0_250303378[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.406     2.302    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.537 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.537    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.369ns (64.291%)  route 0.760ns (35.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.760     2.403    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.631 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.631    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.373ns (64.146%)  route 0.767ns (35.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.767     2.409    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.641 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.641    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_69222564[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 1.617ns (35.182%)  route 2.980ns (64.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.357     3.851    forLoop_idx_0_69222564[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.975 r  forLoop_idx_0_69222564[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.622     4.597    forLoop_idx_0_69222564[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_69222564[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    forLoop_idx_0_69222564[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_69222564[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.644ns (38.427%)  route 2.634ns (61.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.150     3.645    forLoop_idx_0_69222564[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.149     3.794 r  forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.484     4.277    forLoop_idx_0_69222564[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    forLoop_idx_0_69222564[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.181ns  (logic 1.615ns (38.624%)  route 2.566ns (61.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.953     3.444    forLoop_idx_0_69222564[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.568 r  forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.614     4.181    forLoop_idx_0_69222564[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    forLoop_idx_0_69222564[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.622ns (40.624%)  route 2.371ns (59.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.492    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.616 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.378     3.994    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 1.625ns (41.154%)  route 2.323ns (58.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.849     3.350    forLoop_idx_0_69222564[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.474 r  forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.474     3.948    forLoop_idx_0_69222564[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.498     4.902    forLoop_idx_0_69222564[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.307ns (29.930%)  route 0.719ns (70.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.487     0.749    forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.794 r  forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.232     1.026    forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_250303378[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.300ns (26.029%)  route 0.851ns (73.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.622     0.877    forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.922 r  forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.229     1.151    forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_250303378[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.313ns (25.487%)  route 0.916ns (74.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.747     1.015    forLoop_idx_0_69222564[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.169     1.230    forLoop_idx_0_69222564[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.852     2.042    forLoop_idx_0_69222564[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_69222564[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.311ns (25.224%)  route 0.922ns (74.776%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.073    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.118 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.115     1.234    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.306ns (23.879%)  route 0.977ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.831     1.093    forLoop_idx_0_69222564[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.044     1.137 r  forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.146     1.283    forLoop_idx_0_69222564[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    forLoop_idx_0_69222564[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.304ns (23.434%)  route 0.992ns (76.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.773     1.031    forLoop_idx_0_69222564[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.220     1.296    forLoop_idx_0_69222564[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    forLoop_idx_0_69222564[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_69222564[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





