From 1c5f91260f732c37a34c6d2a67b12f0ae03d26d0 Mon Sep 17 00:00:00 2001
From: Wyon Bi <bivvy.bi@rock-chips.com>
Date: Fri, 9 Oct 2020 16:34:02 +0800
Subject: [PATCH] arm64: dts: rockchip: Add edp phy device node for rk3568

Change-Id: I57495a25bed36750b1a90d605cd04ad2350a10c7
Signed-off-by: Wyon Bi <bivvy.bi@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3568.dtsi | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 4aabf61e55d9..a2b3774fdb4a 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -125,6 +125,15 @@
 		clock-output-names = "xin24m";
 	};
 
+	xin_osc0_edpphy: xin-osc0-edpphy {
+		compatible = "fixed-factor-clock";
+		clocks = <&xin24m>;
+		clock-mult = <1>;
+		clock-div = <1>;
+		clock-output-names = "xin_osc0_edpphy";
+		#clock-cells = <0>;
+	};
+
 	sata0: sata@fc000000 {
 		compatible = "snps,dwc-ahci";
 		reg = <0 0xfc300000 0 0x1000>;
@@ -334,6 +343,17 @@
 		reg = <0x0 0xfdca8000 0x0 0x8000>;
 	};
 
+	edp_phy: edp-phy@fdcb0000 {
+		compatible = "rockchip,rk3568-edp-phy";
+		reg = <0x0 0xfdcb0000 0x0 0x8000>;
+		clocks = <&pmucru XIN_OSC0_EDPPHY_G>, <&cru PCLK_EDPPHY_GRF>;
+		clock-names = "refclk", "pclk";
+		resets = <&cru SRST_P_EDPPHY_GRF>;
+		reset-names = "apb";
+		#phy-cells = <0>;
+		status = "disabled";
+	};
+
 	pcie30_phy_grf: syscon@fdcb8000 {
 		compatible = "rockchip,pcie30-phy-grf", "syscon";
 		reg = <0x0 0xfdcb8000 0x0 0x10000>;
-- 
2.35.3

