--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml divider.twx divider.ncd -o
divider.twr divider.pcf

Design file:              divider.ncd
Physical constraint file: divider.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dndo<0>     |    0.978(R)|    0.209(R)|clk_BUFGP         |   0.000|
dndo<1>     |    1.039(R)|    0.160(R)|clk_BUFGP         |   0.000|
dndo<2>     |    0.847(R)|    0.314(R)|clk_BUFGP         |   0.000|
dndo<3>     |    0.840(R)|    0.319(R)|clk_BUFGP         |   0.000|
dndo<4>     |    0.964(R)|    0.227(R)|clk_BUFGP         |   0.000|
dndo<5>     |    1.273(R)|   -0.020(R)|clk_BUFGP         |   0.000|
dndo<6>     |    1.253(R)|   -0.004(R)|clk_BUFGP         |   0.000|
dndo<7>     |    0.978(R)|    0.216(R)|clk_BUFGP         |   0.000|
dsor<0>     |    3.934(R)|   -0.506(R)|clk_BUFGP         |   0.000|
dsor<1>     |    3.575(R)|   -0.513(R)|clk_BUFGP         |   0.000|
dsor<2>     |    2.959(R)|   -0.454(R)|clk_BUFGP         |   0.000|
dsor<3>     |    3.270(R)|    0.024(R)|clk_BUFGP         |   0.000|
dsor<4>     |    3.788(R)|   -0.091(R)|clk_BUFGP         |   0.000|
dsor<5>     |    3.409(R)|   -0.012(R)|clk_BUFGP         |   0.000|
dsor<6>     |    3.393(R)|   -0.055(R)|clk_BUFGP         |   0.000|
dsor<7>     |    4.212(R)|   -0.716(R)|clk_BUFGP         |   0.000|
ini         |    0.553(R)|    0.583(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
coc<0>      |    7.522(R)|clk_BUFGP         |   0.000|
coc<1>      |    7.522(R)|clk_BUFGP         |   0.000|
coc<2>      |    7.541(R)|clk_BUFGP         |   0.000|
coc<3>      |    7.818(R)|clk_BUFGP         |   0.000|
coc<4>      |    7.540(R)|clk_BUFGP         |   0.000|
coc<5>      |    7.215(R)|clk_BUFGP         |   0.000|
coc<6>      |    7.219(R)|clk_BUFGP         |   0.000|
coc<7>      |    7.219(R)|clk_BUFGP         |   0.000|
ready       |    7.754(R)|clk_BUFGP         |   0.000|
res<0>      |    8.224(R)|clk_BUFGP         |   0.000|
res<1>      |    8.419(R)|clk_BUFGP         |   0.000|
res<2>      |    8.289(R)|clk_BUFGP         |   0.000|
res<3>      |    8.377(R)|clk_BUFGP         |   0.000|
res<4>      |    7.798(R)|clk_BUFGP         |   0.000|
res<5>      |    8.450(R)|clk_BUFGP         |   0.000|
res<6>      |    8.244(R)|clk_BUFGP         |   0.000|
res<7>      |    7.912(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.457|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 29 16:37:19 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



