Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 03:08:15 2020
| Host         : DESKTOP-FH39O76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.678        0.000                      0                 1329        0.127        0.000                      0                 1329        4.500        0.000                       0                   580  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.678        0.000                      0                 1329        0.127        0.000                      0                 1329        4.500        0.000                       0                   580  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 2.926ns (31.762%)  route 6.286ns (68.238%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.760    13.606    alu/arith/M_registers_q_reg[16]
    SLICE_X57Y67         LUT6 (Prop_lut6_I4_O)        0.124    13.730 r  alu/arith/M_registers_q[192]_i_1/O
                         net (fo=3, routed)           0.686    14.416    register/M_registers_q_reg[192]_0
    SLICE_X60Y67         FDRE                                         r  register/M_registers_q_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.500    14.904    register/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  register/M_registers_q_reg[192]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.047    15.094    register/M_registers_q_reg[192]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[64]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 2.926ns (32.447%)  route 6.092ns (67.553%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.760    13.606    alu/arith/M_registers_q_reg[16]
    SLICE_X57Y67         LUT6 (Prop_lut6_I4_O)        0.124    13.730 r  alu/arith/M_registers_q[192]_i_1/O
                         net (fo=3, routed)           0.492    14.222    register/M_registers_q_reg[192]_0
    SLICE_X57Y68         FDRE                                         r  register/M_registers_q_reg[64]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.433    14.837    register/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  register/M_registers_q_reg[64]_lopt_replica/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.081    14.979    register/M_registers_q_reg[64]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[32]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 2.926ns (32.352%)  route 6.118ns (67.648%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.637    13.482    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.606 r  alu/arith/M_registers_q[160]_i_1/O
                         net (fo=4, routed)           0.642    14.248    register/M_registers_q_reg[32]_0
    SLICE_X56Y68         FDRE                                         r  register/M_registers_q_reg[32]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.433    14.837    register/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  register/M_registers_q_reg[32]_lopt_replica/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)       -0.045    15.015    register/M_registers_q_reg[32]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.926ns (32.326%)  route 6.125ns (67.674%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.637    13.482    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.606 r  alu/arith/M_registers_q[160]_i_1/O
                         net (fo=4, routed)           0.649    14.255    register/M_registers_q_reg[32]_0
    SLICE_X56Y68         FDRE                                         r  register/M_registers_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.433    14.837    register/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  register/M_registers_q_reg[32]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)       -0.031    15.029    register/M_registers_q_reg[32]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 2.926ns (32.578%)  route 6.056ns (67.422%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.576    13.421    alu/arith/M_registers_q_reg[16]
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    13.545 r  alu/arith/M_registers_q[224]_i_1/O
                         net (fo=3, routed)           0.640    14.186    register/M_registers_q_reg[224]_0
    SLICE_X56Y67         FDRE                                         r  register/M_registers_q_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.435    14.839    register/clk_IBUF_BUFG
    SLICE_X56Y67         FDRE                                         r  register/M_registers_q_reg[224]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.031    15.031    register/M_registers_q_reg[224]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 2.926ns (32.615%)  route 6.045ns (67.385%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.566    13.412    alu/arith/M_registers_q_reg[16]
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    13.536 r  alu/arith/M_registers_q[208]_i_1/O
                         net (fo=3, routed)           0.639    14.175    register/M_registers_q_reg[208]_0
    SLICE_X56Y69         FDRE                                         r  register/M_registers_q_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.432    14.836    register/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  register/M_registers_q_reg[208]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)       -0.031    15.028    register/M_registers_q_reg[208]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[160]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 2.926ns (32.679%)  route 6.028ns (67.321%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.637    13.482    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.606 r  alu/arith/M_registers_q[160]_i_1/O
                         net (fo=4, routed)           0.551    14.158    register/M_registers_q_reg[32]_0
    SLICE_X56Y66         FDRE                                         r  register/M_registers_q_reg[160]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.436    14.840    register/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  register/M_registers_q_reg[160]_lopt_replica/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)       -0.045    15.018    register/M_registers_q_reg[160]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.954ns  (logic 2.926ns (32.679%)  route 6.028ns (67.321%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.637    13.482    alu/arith/M_registers_q_reg[16]
    SLICE_X56Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.606 r  alu/arith/M_registers_q[160]_i_1/O
                         net (fo=4, routed)           0.551    14.158    register/M_registers_q_reg[32]_0
    SLICE_X56Y66         FDRE                                         r  register/M_registers_q_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.436    14.840    register/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  register/M_registers_q_reg[160]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X56Y66         FDRE (Setup_fdre_C_D)       -0.031    15.032    register/M_registers_q_reg[160]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 2.926ns (32.995%)  route 5.942ns (67.005%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.760    13.606    alu/arith/M_registers_q_reg[16]
    SLICE_X57Y67         LUT6 (Prop_lut6_I4_O)        0.124    13.730 r  alu/arith/M_registers_q[192]_i_1/O
                         net (fo=3, routed)           0.342    14.072    register/M_registers_q_reg[192]_0
    SLICE_X57Y68         FDRE                                         r  register/M_registers_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.433    14.837    register/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  register/M_registers_q_reg[64]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)       -0.067    14.993    register/M_registers_q_reg[64]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 FSM_sequential_M_fsm_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/M_registers_q_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.926ns (32.870%)  route 5.976ns (67.130%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.620     5.204    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  FSM_sequential_M_fsm_state_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  FSM_sequential_M_fsm_state_q_reg[5]/Q
                         net (fo=36, routed)          1.203     6.863    alu/comparith/i__carry__2_i_29[5]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  alu/comparith/i__carry_i_44/O
                         net (fo=64, routed)          0.850     7.836    register/rb[2]
    SLICE_X61Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.960 f  register/FSM_sequential_M_fsm_state_q[2]_i_10/O
                         net (fo=1, routed)           0.000     7.960    register/FSM_sequential_M_fsm_state_q[2]_i_10_n_0
    SLICE_X61Y66         MUXF7 (Prop_muxf7_I1_O)      0.245     8.205 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     8.205    register/FSM_sequential_M_fsm_state_q_reg[2]_i_7_n_0
    SLICE_X61Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     8.309 f  register/FSM_sequential_M_fsm_state_q_reg[2]_i_6/O
                         net (fo=4, routed)           0.492     8.802    register/M_register_rb_data[1]
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.316     9.118 r  register/i__carry_i_11/O
                         net (fo=4, routed)           0.652     9.769    register/DI[1]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  register/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.893    alu/comparith/S[1]
    SLICE_X58Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.443 r  alu/comparith/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.443    alu/comparith/_inferred__0/i__carry_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.557 r  alu/comparith/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.557    alu/comparith/_inferred__0/i__carry__0_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.779 f  alu/comparith/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.864    11.643    alu/comparith/_inferred__0/i__carry__1_n_7
    SLICE_X57Y69         LUT4 (Prop_lut4_I1_O)        0.299    11.942 f  alu/comparith/M_registers_q[240]_i_8/O
                         net (fo=1, routed)           0.780    12.722    alu/comparith/M_registers_q[240]_i_8_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  alu/comparith/M_registers_q[240]_i_4/O
                         net (fo=8, routed)           0.573    13.418    alu/arith/M_registers_q_reg[16]
    SLICE_X54Y66         LUT6 (Prop_lut6_I4_O)        0.124    13.542 r  alu/arith/M_registers_q[240]_i_1/O
                         net (fo=2, routed)           0.563    14.106    register/M_registers_q_reg[240]_0
    SLICE_X54Y66         FDRE                                         r  register/M_registers_q_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.435    14.839    register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  register/M_registers_q_reg[112]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X54Y66         FDRE (Setup_fdre_C_D)       -0.031    15.031    register/M_registers_q_reg[112]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    randgen/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  randgen/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  randgen/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.075     1.723    randgen/M_x_q[9]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  randgen/M_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.768    randgen/M_w_d[9]
    SLICE_X52Y59         FDRE                                         r  randgen/M_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.833     2.023    randgen/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  randgen/M_w_q_reg[9]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.121     1.641    randgen/M_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 M_seed_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  M_seed_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_seed_q_reg[11]/Q
                         net (fo=2, routed)           0.092     1.740    reset_cond/M_seed_q_reg[0]
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  reset_cond/M_w_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.785    randgen/D[0]
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.833     2.023    randgen/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[11]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.121     1.641    randgen/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    randgen/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  randgen/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  randgen/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.103     1.751    randgen/M_x_q[31]
    SLICE_X52Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  randgen/M_w_q[31]_i_2/O
                         net (fo=1, routed)           0.000     1.796    randgen/M_w_d[31]
    SLICE_X52Y59         FDRE                                         r  randgen/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.833     2.023    randgen/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  randgen/M_w_q_reg[31]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.121     1.641    randgen/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 M_seed_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  M_seed_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  M_seed_q_reg[8]/Q
                         net (fo=2, routed)           0.103     1.751    randgen/M_seed_q_reg[8]
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  randgen/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.796    randgen/M_w_d[8]
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.833     2.023    randgen/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[8]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.121     1.641    randgen/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.040%)  route 0.119ns (41.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    randgen/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  randgen/M_w_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.789    randgen/M_w_q_reg_n_0_[11]
    SLICE_X49Y59         FDSE                                         r  randgen/M_z_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     2.022    randgen/clk_IBUF_BUFG
    SLICE_X49Y59         FDSE                                         r  randgen/M_z_q_reg[11]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X49Y59         FDSE (Hold_fdse_C_D)         0.075     1.618    randgen/M_z_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 randgen/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.132%)  route 0.151ns (44.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    randgen/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  randgen/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  randgen/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.151     1.799    randgen/M_x_q[8]
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  randgen/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    randgen/M_w_d[0]
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.833     2.023    randgen/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  randgen/M_w_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.121     1.665    randgen/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    randgen/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  randgen/M_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  randgen/M_w_q_reg[5]/Q
                         net (fo=2, routed)           0.125     1.773    randgen/M_w_q_reg_n_0_[5]
    SLICE_X48Y60         FDSE                                         r  randgen/M_z_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    randgen/clk_IBUF_BUFG
    SLICE_X48Y60         FDSE                                         r  randgen/M_z_q_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X48Y60         FDSE (Hold_fdse_C_D)         0.071     1.593    randgen/M_z_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 randgen/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.563     1.507    randgen/clk_IBUF_BUFG
    SLICE_X48Y59         FDRE                                         r  randgen/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  randgen/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.133     1.780    randgen/M_w_q_reg_n_0_[16]
    SLICE_X48Y60         FDSE                                         r  randgen/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    randgen/clk_IBUF_BUFG
    SLICE_X48Y60         FDSE                                         r  randgen/M_z_q_reg[16]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X48Y60         FDSE (Hold_fdse_C_D)         0.075     1.597    randgen/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 randgen/M_y_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_x_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.506    randgen/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  randgen/M_y_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  randgen/M_y_q_reg[18]/Q
                         net (fo=1, routed)           0.113     1.760    randgen/M_y_q[18]
    SLICE_X49Y60         FDRE                                         r  randgen/M_x_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     2.021    randgen/clk_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  randgen/M_x_q_reg[18]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.070     1.576    randgen/M_x_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 randgen/M_z_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randgen/M_y_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.560     1.504    randgen/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  randgen/M_z_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  randgen/M_z_q_reg[17]/Q
                         net (fo=1, routed)           0.113     1.758    randgen/M_z_q[17]
    SLICE_X49Y63         FDSE                                         r  randgen/M_y_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.828     2.018    randgen/clk_IBUF_BUFG
    SLICE_X49Y63         FDSE                                         r  randgen/M_y_q_reg[17]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X49Y63         FDSE (Hold_fdse_C_D)         0.070     1.574    randgen/M_y_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y62   FSM_sequential_M_fsm_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y64   FSM_sequential_M_fsm_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y63   FSM_sequential_M_fsm_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   FSM_sequential_M_fsm_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   FSM_sequential_M_fsm_state_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y64   FSM_sequential_M_fsm_state_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   M_seed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y58   M_seed_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y58   M_seed_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   player1f/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   player1f/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   player1f/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   player1f/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y63   randgen/M_x_q_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   register/M_registers_q_reg[136]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   register/M_registers_q_reg[137]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   register/M_registers_q_reg[139]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   register/M_registers_q_reg[143]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y64   register/M_registers_q_reg[144]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y59   M_seed_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   player1f/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   player1f/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   player1f/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   player1f/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   player1f/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   player1f/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   player1f/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   player1f/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   player1f/M_ctr_q_reg[1]/C



