# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# File: C:\Users\katherine.mercado.re\Desktop\Proy_dd2_FINAL\quartus\SIMON.csv
# Generated on: Mon May 22 17:06:17 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_M8,2,B2_N0,PIN_M8,2.5 V,,,,,
columna[3],Input,PIN_AB21,4,B4_N0,PIN_A3,3.3 V Schmitt Trigger,,,,,
columna[2],Input,PIN_AA20,4,B4_N0,PIN_A2,3.3 V Schmitt Trigger,,,,,
columna[1],Input,PIN_Y19,4,B4_N0,PIN_E9,3.3 V Schmitt Trigger,,,,,
columna[0],Input,PIN_W18,4,B4_N0,PIN_A4,3.3 V Schmitt Trigger,,,,,
fila[3],Output,PIN_AB20,4,B4_N0,PIN_F5,3.3-V LVTTL,,,,,
fila[2],Output,PIN_AA19,4,B4_N0,PIN_E8,3.3-V LVTTL,,,,,
fila[1],Output,PIN_AA17,4,B4_N0,PIN_F4,3.3-V LVTTL,,,,,
fila[0],Output,PIN_Y18,4,B4_N0,PIN_B3,3.3-V LVTTL,,,,,
leds[2],Output,PIN_AB15,4,B4_N0,PIN_A5,3.3-V LVTTL,,,,,
leds[1],Output,PIN_Y14,4,B4_N0,PIN_B7,3.3-V LVTTL,,,,,
leds[0],Output,PIN_AB14,4,B4_N0,PIN_D7,3.3-V LVTTL,,,,,
mux_display[7],Output,PIN_V10,3,B3_N0,PIN_B5,3.3-V LVTTL,,,,,
mux_display[6],Output,PIN_AA6,3,B3_N0,PIN_F7,3.3-V LVTTL,,,,,
mux_display[5],Output,PIN_AB6,3,B3_N0,PIN_D9,3.3-V LVTTL,,,,,
mux_display[4],Output,PIN_R11,3,B3_N0,PIN_C4,3.3-V LVTTL,,,,,
mux_display[3],Output,PIN_AB8,3,B3_N0,PIN_C3,3.3-V LVTTL,,,,,
mux_display[2],Output,PIN_W8,3,B3_N0,PIN_C6,3.3-V LVTTL,,,,,
mux_display[1],Output,PIN_W6,3,B3_N0,PIN_D8,3.3-V LVTTL,,,,,
mux_display[0],Output,PIN_Y5,3,B3_N0,PIN_B4,3.3-V LVTTL,,,,,
mux_leds[2],Output,PIN_Y16,4,B4_N0,PIN_D10,3.3-V LVTTL,,,,,
mux_leds[1],Output,PIN_AB18,4,B4_N0,PIN_H11,3.3-V LVTTL,,,,,
mux_leds[0],Output,PIN_W17,4,B4_N0,PIN_A6,3.3-V LVTTL,,,,,
nRst,Input,PIN_H21,6,B6_N0,PIN_M9,1.5 V Schmitt Trigger,,,,,
presentacion[7],Output,PIN_AB12,4,B4_N0,PIN_W18,3.3-V LVTTL,,,,,
presentacion[6],Output,PIN_AA13,4,B4_N0,PIN_B2,3.3-V LVTTL,,,,,
presentacion[5],Output,PIN_W12,4,B4_N0,PIN_E6,3.3-V LVTTL,,,,,
presentacion[4],Output,PIN_AA15,4,B4_N0,PIN_B1,3.3-V LVTTL,,,,,
presentacion[3],Output,PIN_AB10,4,B4_N0,PIN_C5,3.3-V LVTTL,,,,,
presentacion[2],Output,PIN_W15,4,B4_N0,PIN_C2,3.3-V LVTTL,,,,,
presentacion[1],Output,PIN_AB11,4,B4_N0,PIN_D5,3.3-V LVTTL,,,,,
presentacion[0],Output,PIN_W16,4,B4_N0,PIN_D6,3.3-V LVTTL,,,,,
