#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec  9 19:33:06 2022
# Process ID: 463007
# Current directory: /media/koops/VIVADO/huah_cubed
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 1900.002 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 7699.680 ; gain = 128.219 ; free physical = 316 ; free virtual = 5643
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:01:42 ; elapsed = 00:00:42 . Memory (MB): peak = 7837.746 ; gain = 0.000 ; free physical = 1362 ; free virtual = 4742
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_intersecting_block_tb_behav -key {Behavioral:float_test:Functional:get_intersecting_block_tb} -tclbatch {get_intersecting_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_intersecting_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
Starting Sim
         x: invalid block_x_pipe: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
         0: invalid block_x_pipe: 00000000000000000000000000000000
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
         1: invalid block_x_pipe: 00000000000000000000000000000000
         2: invalid block_x_pipe: 00000000000000000000000000000000
         3: invalid block_x_pipe: 00000000000000000000000000000000
         4: invalid block_x_pipe: 00000000000000000000000000000000
         5: invalid block_x_pipe: 00000000000000000000000000000000
         6: invalid block_x_pipe: 00000000000000000000000000000000
         7: invalid block_x_pipe: 00000000000000000000000000000000
         8: invalid block_x_pipe: 00000000000000000000000000000000
         9: invalid block_x_pipe: 00000000000000000000000000000000
        10: invalid block_x_pipe: 00000000000000000000000000000000
SETTING X/Y AT i=-1
        11: invalid block_x_pipe: 00000000000000000000000000000000
        12: invalid block_x_pipe: 00000000000000000000000000000000
        13: invalid block_x_pipe: 00000000000000000000000000000000
        14: invalid block_x_pipe: 00000000000000000000000000000000
        15: invalid block_x_pipe: 00000000000000000000000000000000
        16: invalid block_x_pipe: 00000000000000000000000000000000
        17: invalid block_x_pipe: 00000000000000000000000000000000
        18: invalid block_x_pipe: 00000000000000000000000000000000
        19: invalid block_x_pipe: 00000000000000000000000000000000
        20: invalid block_x_pipe: 00000000000000000000000000000000
        21: invalid block_x_pipe: 00000000000000000000000000000000
        22: invalid block_x_pipe: 00000000000000000000000000000000
        23: invalid block_x_pipe: 00000000000000000000000000000000
        24: invalid block_x_pipe: 00000000000000000000000000000000
        25: invalid block_x_pipe: 00000000000000000000000000000000
        26: invalid block_x_pipe: 00000000000000000000000000000000
        27: invalid block_x_pipe: 00000000000000000000000000000000
        28: invalid block_x_pipe: 00000000000000000000000000000000
        29: invalid block_x_pipe: 00000000000000000000000000000000
        30: invalid block_x_pipe: 00000000000000000000000000000000
        31: invalid block_x_pipe: 00000000000000000000000000000000
        32: invalid block_x_pipe: 00000000000000000000000000000000
        33: invalid block_x_pipe: 00000000000000000000000000000000
        34: invalid block_x_pipe: 00000000000000000000000000000000
        35: invalid block_x_pipe: 00000000000000000000000000000000
        36: invalid block_x_pipe: 00000000000000000000000000000000
        37: invalid block_x_pipe: 00000000000000000000000000000000
        38: invalid block_x_pipe: 00000000000000000000000000000000
        39: invalid block_x_pipe: 00000000000000000000000000000000
        40: invalid block_x_pipe: 00000000000000000000000000000000
        41: invalid block_x_pipe: 00000000000000000000000000000000
        42: invalid block_x_pipe: 00000000000000000000000000000000
        43: invalid block_x_pipe: 00000000000000000000000000000000
        44: invalid block_x_pipe: 00000000000000000000000000000000
        45: invalid block_x_pipe: 00000000000000000000000000000000
        46: invalid block_x_pipe: 00000000000000000000000000000000
        47: invalid block_x_pipe: 00000000000000000000000000000000
        48: invalid block_x_pipe: 00000000000000000000000000000000
        49: invalid block_x_pipe: 00000000000000000000000000000000
        50: invalid block_x_pipe: 00000000000000000000000000000000
        51: invalid block_x_pipe: 00000000000000000000000000000000
        52: invalid block_x_pipe: 00000000000000000000000000000000
        53: invalid block_x_pipe: 00000000000000000000000000000000
        54: invalid block_x_pipe: 00000000000000000000000000000000
        55: invalid block_x_pipe: 00000000000000000000000000000000
        56: invalid block_x_pipe: 00000000000000000000000000000000
        57: invalid block_x_pipe: 00000000000000000000000000000000
        58: invalid block_x_pipe: 00000000000000000000000000000000
        59: invalid block_x_pipe: 00000000000000000000000000000000
        60: invalid block_x_pipe: 00000000000000000000000000000000
        61: invalid block_x_pipe: 00000000000000000000000000000000
        62: invalid block_x_pipe: 00000000000000000000000000000000
        63: invalid block_x_pipe: 00000000000000000000000000000000
        64: invalid block_x_pipe: 00000000000000000000000000000000
        65: invalid block_x_pipe: 00000000000000000000000000000000
        66: invalid block_x_pipe: 00000000000000000000000000000000
        67: invalid block_x_pipe: 00000000000000000000000000000000
        68: invalid block_x_pipe: 00000000000000000000000000000000
        69: invalid block_x_pipe: 00000000000000000000000000000000
        70: invalid block_x_pipe: 00000000000000000000000000000000
        71: invalid block_x_pipe: 00000000000000000000000000000000
        72: invalid block_x_pipe: 00000000000000000000000000000000
        73: invalid block_x_pipe: 00000000000000000000000000000000
        74: invalid block_x_pipe: 00000000000000000000000000000000
        75: invalid block_x_pipe: 00000000000000000000000000000000
        76: invalid block_x_pipe: 00000000000000000000000000000000
        77: invalid block_x_pipe: 00000000000000000000000000000000
        78: invalid block_x_pipe: 00000000000000000000000000000000
        79: invalid block_x_pipe: 00000000000000000000000000000000
        80: invalid block_x_pipe: 00000000000000000000000000000000
        81: invalid block_x_pipe: 00000000000000000000000000000000
        82: invalid block_x_pipe: 00000000000000000000000000000000
        83: invalid block_x_pipe: 00000000000000000000000000000000
        84: invalid block_x_pipe: 00000000000000000000000000000000
        85: invalid block_x_pipe: 00000000000000000000000000000000
        86: invalid block_x_pipe: 00000000000000000000000000000000
        87: invalid block_x_pipe: 00000000000000000000000000000000
        88: invalid block_x_pipe: 00000000000000000000000000000000
        89: invalid block_x_pipe: 00000000000000000000000000000000
        90: invalid block_x_pipe: 00000000000000000000000000000000
        91: invalid block_x_pipe: 00000000000000000000000000000000
        92: invalid block_x_pipe: 00000000000000000000000000000000
        93: invalid block_x_pipe: 00000000000000000000000000000000
        94: invalid block_x_pipe: 00000000000000000000000000000000
        95: invalid block_x_pipe: 00000000000000000000000000000000
        96: invalid block_x_pipe: 00000000000000000000000000000000
        97: invalid block_x_pipe: 00000000000000000000000000000000
        98: invalid block_x_pipe: 00000000000000000000000000000000
        99: invalid block_x_pipe: 00000000000000000000000000000000
       100: invalid block_x_pipe: 00000000000000000000000000000000
       101: invalid block_x_pipe: 00000000000000000000000000000000
       102: invalid block_x_pipe: 00000000000000000000000000000000
       103: invalid block_x_pipe: 00000000000000000000000000000000
       104: invalid block_x_pipe: 00000000000000000000000000000000
       105: invalid block_x_pipe: 00000000000000000000000000000000
       106: invalid block_x_pipe: 00000000000000000000000000000000
       107: invalid block_x_pipe: 00000000000000000000000000000000
       108: invalid block_x_pipe: 00000000000000000000000000000000
       109: invalid block_x_pipe: 00000000000000000000000000000000
       110: invalid block_x_pipe: 00000000000000000000000000000000
       111: invalid block_x_pipe: 00000000000000000000000000000000
       112: invalid block_x_pipe: 00000000000000000000000000000000
       113: invalid block_x_pipe: 00000000000000000000000000000000
       114: invalid block_x_pipe: 00000000000000000000000000000000
       115: invalid block_x_pipe: 00000000000000000000000000000000
       116: invalid block_x_pipe: 00000000000000000000000000000000
       117: invalid block_x_pipe: 00000000000000000000000000000000
       118: invalid block_x_pipe: 00000000000000000000000000000000
       119: invalid block_x_pipe: 00000000000000000000000000000000
       120: invalid block_x_pipe: 00000000000000000000000000000000
       121: invalid block_x_pipe: 00000000000000000000000000000000
       122: invalid block_x_pipe: 00000000000000000000000000000000
       123: invalid block_x_pipe: 00000000000000000000000000000000
       124: invalid block_x_pipe: 00000000000000000000000000000000
       125: invalid block_x_pipe: 00000000000000000000000000000000
       126: invalid block_x_pipe: 00000000000000000000000000000000
       127: invalid block_x_pipe: 00000000000000000000000000000000
       128: invalid block_x_pipe: 00000000000000000000000000000000
       129: invalid block_x_pipe: 00000000000000000000000000000000
       130: invalid block_x_pipe: 00000000000000000000000000000000
       131: invalid block_x_pipe: 00000000000000000000000000000000
       132: invalid block_x_pipe: 00000000000000000000000000000000
       133: block_x_pipe: 01000100111000010000000000000000
       134: block_x_pipe: 01000100111110100000000000000000
       135: block_x_pipe: 01000100111000010000000000000000
       136: invalid block_x_pipe: 01000100111000010000000000000000
       137: invalid block_x_pipe: 01000100111000010000000000000000
       138: invalid block_x_pipe: 01000100111000010000000000000000
       139: invalid block_x_pipe: 01000100111000010000000000000000
       140: invalid block_x_pipe: 01000100111000010000000000000000
       141: invalid block_x_pipe: 01000100111000010000000000000000
       142: invalid block_x_pipe: 01000100111000010000000000000000
       143: invalid block_x_pipe: 01000100111000010000000000000000
       144: invalid block_x_pipe: 01000100111000010000000000000000
       145: invalid block_x_pipe: 01000100111000010000000000000000
       146: invalid block_x_pipe: 01000100111000010000000000000000
       147: invalid block_x_pipe: 01000100111000010000000000000000
       148: invalid block_x_pipe: 01000100111000010000000000000000
       149: invalid block_x_pipe: 01000100111000010000000000000000
       150: invalid block_x_pipe: 01000100111000010000000000000000
       151: invalid block_x_pipe: 01000100111000010000000000000000
       152: invalid block_x_pipe: 01000100111000010000000000000000
       153: invalid block_x_pipe: 01000100111000010000000000000000
       154: invalid block_x_pipe: 01000100111000010000000000000000
       155: invalid block_x_pipe: 01000100111000010000000000000000
       156: invalid block_x_pipe: 01000100111000010000000000000000
       157: invalid block_x_pipe: 01000100111000010000000000000000
       158: invalid block_x_pipe: 01000100111000010000000000000000
       159: invalid block_x_pipe: 01000100111000010000000000000000
       160: invalid block_x_pipe: 01000100111000010000000000000000
       161: invalid block_x_pipe: 01000100111000010000000000000000
       162: invalid block_x_pipe: 01000100111000010000000000000000
       163: invalid block_x_pipe: 01000100111000010000000000000000
       164: invalid block_x_pipe: 01000100111000010000000000000000
       165: invalid block_x_pipe: 01000100111000010000000000000000
       166: invalid block_x_pipe: 01000100111000010000000000000000
       167: invalid block_x_pipe: 01000100111000010000000000000000
       168: invalid block_x_pipe: 01000100111000010000000000000000
       169: invalid block_x_pipe: 01000100111000010000000000000000
       170: invalid block_x_pipe: 01000100111000010000000000000000
       171: invalid block_x_pipe: 01000100111000010000000000000000
       172: invalid block_x_pipe: 01000100111000010000000000000000
       173: invalid block_x_pipe: 01000100111000010000000000000000
       174: invalid block_x_pipe: 01000100111000010000000000000000
       175: invalid block_x_pipe: 01000100111000010000000000000000
       176: invalid block_x_pipe: 01000100111000010000000000000000
       177: invalid block_x_pipe: 01000100111000010000000000000000
       178: invalid block_x_pipe: 01000100111000010000000000000000
       179: invalid block_x_pipe: 01000100111000010000000000000000
       180: invalid block_x_pipe: 01000100111000010000000000000000
       181: invalid block_x_pipe: 01000100111000010000000000000000
       182: invalid block_x_pipe: 01000100111000010000000000000000
       183: invalid block_x_pipe: 01000100111000010000000000000000
       184: invalid block_x_pipe: 01000100111000010000000000000000
       185: invalid block_x_pipe: 01000100111000010000000000000000
       186: invalid block_x_pipe: 01000100111000010000000000000000
       187: invalid block_x_pipe: 01000100111000010000000000000000
       188: invalid block_x_pipe: 01000100111000010000000000000000
       189: invalid block_x_pipe: 01000100111000010000000000000000
       190: invalid block_x_pipe: 01000100111000010000000000000000
       191: invalid block_x_pipe: 01000100111000010000000000000000
OUTPUT         178: INTSERCT-BLOCK IS 0
OUTPUT XY: (   0,    0)
OUTPUT RAY: (10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101)
OUTPUT best_T, index: 00000000000000000000000000000000  0
       192: invalid block_x_pipe: 01000100111000010000000000000000
OUTPUT         179: INTSERCT-BLOCK IS 0
OUTPUT XY: ( 256,  200)
OUTPUT RAY: (00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101)
OUTPUT best_T, index: 00000000000000000000000000000000  1
       193: invalid block_x_pipe: 01000100111000010000000000000000
OUTPUT         180: INTSERCT-BLOCK IS 1
OUTPUT XY: ( 256,  200)
OUTPUT RAY: (00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101)
OUTPUT best_T, index: 01000100011000010000101110000101  2
       194: invalid block_x_pipe: 01000100111000010000000000000000
       195: invalid block_x_pipe: 01000100111000010000000000000000
       196: invalid block_x_pipe: 01000100111000010000000000000000
       197: invalid block_x_pipe: 01000100111000010000000000000000
       198: invalid block_x_pipe: 01000100111000010000000000000000
       199: invalid block_x_pipe: 01000100111000010000000000000000
       200: invalid block_x_pipe: 01000100111000010000000000000000
       201: invalid block_x_pipe: 01000100111000010000000000000000
       202: invalid block_x_pipe: 01000100111000010000000000000000
       203: invalid block_x_pipe: 01000100111000010000000000000000
       204: invalid block_x_pipe: 01000100111000010000000000000000
       205: invalid block_x_pipe: 01000100111000010000000000000000
       206: invalid block_x_pipe: 01000100111000010000000000000000
       207: invalid block_x_pipe: 01000100111000010000000000000000
       208: invalid block_x_pipe: 01000100111000010000000000000000
       209: invalid block_x_pipe: 01000100111000010000000000000000
       210: invalid block_x_pipe: 01000100111000010000000000000000
       211: invalid block_x_pipe: 01000100111000010000000000000000
       212: invalid block_x_pipe: 01000100111000010000000000000000
       213: invalid block_x_pipe: 01000100111000010000000000000000
       214: invalid block_x_pipe: 01000100111000010000000000000000
       215: invalid block_x_pipe: 01000100111000010000000000000000
       216: invalid block_x_pipe: 01000100111000010000000000000000
       217: invalid block_x_pipe: 01000100111000010000000000000000
       218: invalid block_x_pipe: 01000100111000010000000000000000
       219: invalid block_x_pipe: 01000100111000010000000000000000
       220: invalid block_x_pipe: 01000100111000010000000000000000
       221: invalid block_x_pipe: 01000100111000010000000000000000
       222: invalid block_x_pipe: 01000100111000010000000000000000
       223: invalid block_x_pipe: 01000100111000010000000000000000
       224: invalid block_x_pipe: 01000100111000010000000000000000
       225: invalid block_x_pipe: 01000100111000010000000000000000
       226: invalid block_x_pipe: 01000100111000010000000000000000
       227: invalid block_x_pipe: 01000100111000010000000000000000
       228: invalid block_x_pipe: 01000100111000010000000000000000
       229: invalid block_x_pipe: 01000100111000010000000000000000
       230: invalid block_x_pipe: 01000100111000010000000000000000
       231: invalid block_x_pipe: 01000100111000010000000000000000
       232: invalid block_x_pipe: 01000100111000010000000000000000
       233: invalid block_x_pipe: 01000100111000010000000000000000
       234: invalid block_x_pipe: 01000100111000010000000000000000
       235: invalid block_x_pipe: 01000100111000010000000000000000
       236: invalid block_x_pipe: 01000100111000010000000000000000
       237: invalid block_x_pipe: 01000100111000010000000000000000
       238: invalid block_x_pipe: 01000100111000010000000000000000
       239: invalid block_x_pipe: 01000100111000010000000000000000
       240: invalid block_x_pipe: 01000100111000010000000000000000
       241: invalid block_x_pipe: 01000100111000010000000000000000
       242: invalid block_x_pipe: 01000100111000010000000000000000
       243: invalid block_x_pipe: 01000100111000010000000000000000
       244: invalid block_x_pipe: 01000100111000010000000000000000
       245: invalid block_x_pipe: 01000100111000010000000000000000
       246: invalid block_x_pipe: 01000100111000010000000000000000
       247: invalid block_x_pipe: 01000100111000010000000000000000
       248: invalid block_x_pipe: 01000100111000010000000000000000
       249: invalid block_x_pipe: 01000100111000010000000000000000
       250: invalid block_x_pipe: 01000100111000010000000000000000
       251: invalid block_x_pipe: 01000100111000010000000000000000
       252: invalid block_x_pipe: 01000100111000010000000000000000
       253: invalid block_x_pipe: 01000100111000010000000000000000
       254: invalid block_x_pipe: 01000100111000010000000000000000
       255: invalid block_x_pipe: 01000100111000010000000000000000
       256: invalid block_x_pipe: 01000100111000010000000000000000
       257: invalid block_x_pipe: 01000100111000010000000000000000
       258: invalid block_x_pipe: 01000100111000010000000000000000
       259: invalid block_x_pipe: 01000100111000010000000000000000
       260: invalid block_x_pipe: 01000100111000010000000000000000
       261: invalid block_x_pipe: 01000100111000010000000000000000
       262: invalid block_x_pipe: 01000100111000010000000000000000
       263: invalid block_x_pipe: 01000100111000010000000000000000
       264: invalid block_x_pipe: 01000100111000010000000000000000
       265: invalid block_x_pipe: 01000100111000010000000000000000
       266: invalid block_x_pipe: 01000100111000010000000000000000
       267: invalid block_x_pipe: 01000100111000010000000000000000
       268: invalid block_x_pipe: 01000100111000010000000000000000
       269: invalid block_x_pipe: 01000100111000010000000000000000
       270: invalid block_x_pipe: 01000100111000010000000000000000
       271: invalid block_x_pipe: 01000100111000010000000000000000
       272: invalid block_x_pipe: 01000100111000010000000000000000
       273: invalid block_x_pipe: 01000100111000010000000000000000
       274: invalid block_x_pipe: 01000100111000010000000000000000
       275: invalid block_x_pipe: 01000100111000010000000000000000
       276: invalid block_x_pipe: 01000100111000010000000000000000
       277: invalid block_x_pipe: 01000100111000010000000000000000
       278: invalid block_x_pipe: 01000100111000010000000000000000
       279: invalid block_x_pipe: 01000100111000010000000000000000
       280: invalid block_x_pipe: 01000100111000010000000000000000
       281: invalid block_x_pipe: 01000100111000010000000000000000
       282: invalid block_x_pipe: 01000100111000010000000000000000
       283: invalid block_x_pipe: 01000100111000010000000000000000
       284: invalid block_x_pipe: 01000100111000010000000000000000
       285: invalid block_x_pipe: 01000100111000010000000000000000
       286: invalid block_x_pipe: 01000100111000010000000000000000
       287: invalid block_x_pipe: 01000100111000010000000000000000
       288: invalid block_x_pipe: 01000100111000010000000000000000
       289: invalid block_x_pipe: 01000100111000010000000000000000
       290: invalid block_x_pipe: 01000100111000010000000000000000
       291: invalid block_x_pipe: 01000100111000010000000000000000
       292: invalid block_x_pipe: 01000100111000010000000000000000
       293: invalid block_x_pipe: 01000100111000010000000000000000
       294: invalid block_x_pipe: 01000100111000010000000000000000
       295: invalid block_x_pipe: 01000100111000010000000000000000
       296: invalid block_x_pipe: 01000100111000010000000000000000
       297: invalid block_x_pipe: 01000100111000010000000000000000
       298: invalid block_x_pipe: 01000100111000010000000000000000
       299: invalid block_x_pipe: 01000100111000010000000000000000
       300: invalid block_x_pipe: 01000100111000010000000000000000
       301: invalid block_x_pipe: 01000100111000010000000000000000
       302: invalid block_x_pipe: 01000100111000010000000000000000
       303: invalid block_x_pipe: 01000100111000010000000000000000
       304: invalid block_x_pipe: 01000100111000010000000000000000
       305: invalid block_x_pipe: 01000100111000010000000000000000
       306: invalid block_x_pipe: 01000100111000010000000000000000
       307: invalid block_x_pipe: 01000100111000010000000000000000
       308: invalid block_x_pipe: 01000100111000010000000000000000
       309: invalid block_x_pipe: 01000100111000010000000000000000
       310: invalid block_x_pipe: 01000100111000010000000000000000
       311: invalid block_x_pipe: 01000100111000010000000000000000
       312: invalid block_x_pipe: 01000100111000010000000000000000
       313: invalid block_x_pipe: 01000100111000010000000000000000
       314: invalid block_x_pipe: 01000100111000010000000000000000
       315: invalid block_x_pipe: 01000100111000010000000000000000
       316: invalid block_x_pipe: 01000100111000010000000000000000
       317: invalid block_x_pipe: 01000100111000010000000000000000
       318: invalid block_x_pipe: 01000100111000010000000000000000
       319: invalid block_x_pipe: 01000100111000010000000000000000
       320: invalid block_x_pipe: 01000100111000010000000000000000
       321: invalid block_x_pipe: 01000100111000010000000000000000
       322: invalid block_x_pipe: 01000100111000010000000000000000
       323: invalid block_x_pipe: 01000100111000010000000000000000
       324: invalid block_x_pipe: 01000100111000010000000000000000
       325: invalid block_x_pipe: 01000100111000010000000000000000
       326: invalid block_x_pipe: 01000100111000010000000000000000
       327: invalid block_x_pipe: 01000100111000010000000000000000
       328: invalid block_x_pipe: 01000100111000010000000000000000
       329: invalid block_x_pipe: 01000100111000010000000000000000
       330: invalid block_x_pipe: 01000100111000010000000000000000
       331: invalid block_x_pipe: 01000100111000010000000000000000
       332: invalid block_x_pipe: 01000100111000010000000000000000
       333: invalid block_x_pipe: 01000100111000010000000000000000
       334: invalid block_x_pipe: 01000100111000010000000000000000
       335: invalid block_x_pipe: 01000100111000010000000000000000
       336: invalid block_x_pipe: 01000100111000010000000000000000
       337: invalid block_x_pipe: 01000100111000010000000000000000
       338: invalid block_x_pipe: 01000100111000010000000000000000
       339: invalid block_x_pipe: 01000100111000010000000000000000
       340: invalid block_x_pipe: 01000100111000010000000000000000
       341: invalid block_x_pipe: 01000100111000010000000000000000
       342: invalid block_x_pipe: 01000100111000010000000000000000
       343: invalid block_x_pipe: 01000100111000010000000000000000
       344: invalid block_x_pipe: 01000100111000010000000000000000
       345: invalid block_x_pipe: 01000100111000010000000000000000
       346: invalid block_x_pipe: 01000100111000010000000000000000
       347: invalid block_x_pipe: 01000100111000010000000000000000
       348: invalid block_x_pipe: 01000100111000010000000000000000
       349: invalid block_x_pipe: 01000100111000010000000000000000
       350: invalid block_x_pipe: 01000100111000010000000000000000
       351: invalid block_x_pipe: 01000100111000010000000000000000
       352: invalid block_x_pipe: 01000100111000010000000000000000
       353: invalid block_x_pipe: 01000100111000010000000000000000
       354: invalid block_x_pipe: 01000100111000010000000000000000
       355: invalid block_x_pipe: 01000100111000010000000000000000
       356: invalid block_x_pipe: 01000100111000010000000000000000
       357: invalid block_x_pipe: 01000100111000010000000000000000
       358: invalid block_x_pipe: 01000100111000010000000000000000
       359: invalid block_x_pipe: 01000100111000010000000000000000
       360: invalid block_x_pipe: 01000100111000010000000000000000
       361: invalid block_x_pipe: 01000100111000010000000000000000
       362: invalid block_x_pipe: 01000100111000010000000000000000
       363: invalid block_x_pipe: 01000100111000010000000000000000
       364: invalid block_x_pipe: 01000100111000010000000000000000
       365: invalid block_x_pipe: 01000100111000010000000000000000
       366: invalid block_x_pipe: 01000100111000010000000000000000
       367: invalid block_x_pipe: 01000100111000010000000000000000
       368: invalid block_x_pipe: 01000100111000010000000000000000
       369: invalid block_x_pipe: 01000100111000010000000000000000
       370: invalid block_x_pipe: 01000100111000010000000000000000
       371: invalid block_x_pipe: 01000100111000010000000000000000
       372: invalid block_x_pipe: 01000100111000010000000000000000
       373: invalid block_x_pipe: 01000100111000010000000000000000
       374: invalid block_x_pipe: 01000100111000010000000000000000
       375: invalid block_x_pipe: 01000100111000010000000000000000
       376: invalid block_x_pipe: 01000100111000010000000000000000
       377: invalid block_x_pipe: 01000100111000010000000000000000
       378: invalid block_x_pipe: 01000100111000010000000000000000
       379: invalid block_x_pipe: 01000100111000010000000000000000
       380: invalid block_x_pipe: 01000100111000010000000000000000
       381: invalid block_x_pipe: 01000100111000010000000000000000
       382: invalid block_x_pipe: 01000100111000010000000000000000
       383: invalid block_x_pipe: 01000100111000010000000000000000
       384: invalid block_x_pipe: 01000100111000010000000000000000
       385: invalid block_x_pipe: 01000100111000010000000000000000
       386: invalid block_x_pipe: 01000100111000010000000000000000
       387: invalid block_x_pipe: 01000100111000010000000000000000
       388: invalid block_x_pipe: 01000100111000010000000000000000
xsim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 7839.973 ; gain = 2.227 ; free physical = 1217 ; free virtual = 4615
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_intersecting_block_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:02:17 ; elapsed = 00:00:59 . Memory (MB): peak = 7839.973 ; gain = 2.227 ; free physical = 1217 ; free virtual = 4615
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1020 ; free virtual = 4580
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1020 ; free virtual = 4580
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:01:36 ; elapsed = 00:00:40 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1262 ; free virtual = 4593
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:01:36 ; elapsed = 00:00:40 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1262 ; free virtual = 4593
Time resolution is 1 ps
Starting Sim
         x: invalid block_x_pipe: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxx
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
         0: invalid block_x_pipe: 00000000000000000000000000000000 0000
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
         1: invalid block_x_pipe: 00000000000000000000000000000000 0000
         2: invalid block_x_pipe: 00000000000000000000000000000000 0000
         3: invalid block_x_pipe: 00000000000000000000000000000000 0000
         4: invalid block_x_pipe: 00000000000000000000000000000000 0000
         5: invalid block_x_pipe: 00000000000000000000000000000000 0000
         6: invalid block_x_pipe: 00000000000000000000000000000000 0000
         7: invalid block_x_pipe: 00000000000000000000000000000000 0000
         8: invalid block_x_pipe: 00000000000000000000000000000000 0000
         9: invalid block_x_pipe: 00000000000000000000000000000000 0000
        10: invalid block_x_pipe: 00000000000000000000000000000000 0000
SETTING X/Y AT i=-1
        11: invalid block_x_pipe: 00000000000000000000000000000000 0000
        12: invalid block_x_pipe: 00000000000000000000000000000000 0000
        13: invalid block_x_pipe: 00000000000000000000000000000000 0000
        14: invalid block_x_pipe: 00000000000000000000000000000000 0000
        15: invalid block_x_pipe: 00000000000000000000000000000000 0000
        16: invalid block_x_pipe: 00000000000000000000000000000000 0000
        17: invalid block_x_pipe: 00000000000000000000000000000000 0000
        18: invalid block_x_pipe: 00000000000000000000000000000000 0000
        19: invalid block_x_pipe: 00000000000000000000000000000000 0000
        20: invalid block_x_pipe: 00000000000000000000000000000000 0000
        21: invalid block_x_pipe: 00000000000000000000000000000000 0000
        22: invalid block_x_pipe: 00000000000000000000000000000000 0000
        23: invalid block_x_pipe: 00000000000000000000000000000000 0000
        24: invalid block_x_pipe: 00000000000000000000000000000000 0000
        25: invalid block_x_pipe: 00000000000000000000000000000000 0000
        26: invalid block_x_pipe: 00000000000000000000000000000000 0000
        27: invalid block_x_pipe: 00000000000000000000000000000000 0000
        28: invalid block_x_pipe: 00000000000000000000000000000000 0000
        29: invalid block_x_pipe: 00000000000000000000000000000000 0000
        30: invalid block_x_pipe: 00000000000000000000000000000000 0000
        31: invalid block_x_pipe: 00000000000000000000000000000000 0000
        32: invalid block_x_pipe: 00000000000000000000000000000000 0000
        33: invalid block_x_pipe: 00000000000000000000000000000000 0000
        34: invalid block_x_pipe: 00000000000000000000000000000000 0000
        35: invalid block_x_pipe: 00000000000000000000000000000000 0000
        36: invalid block_x_pipe: 00000000000000000000000000000000 0000
        37: invalid block_x_pipe: 00000000000000000000000000000000 0000
        38: invalid block_x_pipe: 00000000000000000000000000000000 0000
        39: invalid block_x_pipe: 00000000000000000000000000000000 0000
        40: invalid block_x_pipe: 00000000000000000000000000000000 0000
        41: invalid block_x_pipe: 00000000000000000000000000000000 0000
        42: invalid block_x_pipe: 00000000000000000000000000000000 0000
        43: invalid block_x_pipe: 00000000000000000000000000000000 0000
        44: invalid block_x_pipe: 00000000000000000000000000000000 0000
        45: invalid block_x_pipe: 00000000000000000000000000000000 0000
        46: invalid block_x_pipe: 00000000000000000000000000000000 0000
        47: invalid block_x_pipe: 00000000000000000000000000000000 0000
        48: invalid block_x_pipe: 00000000000000000000000000000000 0000
        49: invalid block_x_pipe: 00000000000000000000000000000000 0000
        50: invalid block_x_pipe: 00000000000000000000000000000000 0000
        51: invalid block_x_pipe: 00000000000000000000000000000000 0000
        52: invalid block_x_pipe: 00000000000000000000000000000000 0000
        53: invalid block_x_pipe: 00000000000000000000000000000000 0000
        54: invalid block_x_pipe: 00000000000000000000000000000000 0000
        55: invalid block_x_pipe: 00000000000000000000000000000000 0000
        56: invalid block_x_pipe: 00000000000000000000000000000000 0000
        57: invalid block_x_pipe: 00000000000000000000000000000000 0000
        58: invalid block_x_pipe: 00000000000000000000000000000000 0000
        59: invalid block_x_pipe: 00000000000000000000000000000000 0000
        60: invalid block_x_pipe: 00000000000000000000000000000000 0000
        61: invalid block_x_pipe: 00000000000000000000000000000000 0000
        62: invalid block_x_pipe: 00000000000000000000000000000000 0000
        63: invalid block_x_pipe: 00000000000000000000000000000000 0000
        64: invalid block_x_pipe: 00000000000000000000000000000000 0000
        65: invalid block_x_pipe: 00000000000000000000000000000000 0000
        66: invalid block_x_pipe: 00000000000000000000000000000000 0000
        67: invalid block_x_pipe: 00000000000000000000000000000000 0000
        68: invalid block_x_pipe: 00000000000000000000000000000000 0000
        69: invalid block_x_pipe: 00000000000000000000000000000000 0000
        70: invalid block_x_pipe: 00000000000000000000000000000000 0000
        71: invalid block_x_pipe: 00000000000000000000000000000000 0000
        72: invalid block_x_pipe: 00000000000000000000000000000000 0000
        73: invalid block_x_pipe: 00000000000000000000000000000000 0000
        74: invalid block_x_pipe: 00000000000000000000000000000000 0000
        75: invalid block_x_pipe: 00000000000000000000000000000000 0000
        76: invalid block_x_pipe: 00000000000000000000000000000000 0000
        77: invalid block_x_pipe: 00000000000000000000000000000000 0000
        78: invalid block_x_pipe: 00000000000000000000000000000000 0000
        79: invalid block_x_pipe: 00000000000000000000000000000000 0000
        80: invalid block_x_pipe: 00000000000000000000000000000000 0000
        81: invalid block_x_pipe: 00000000000000000000000000000000 0000
        82: invalid block_x_pipe: 00000000000000000000000000000000 0000
        83: invalid block_x_pipe: 00000000000000000000000000000000 0000
        84: invalid block_x_pipe: 00000000000000000000000000000000 0000
        85: invalid block_x_pipe: 00000000000000000000000000000000 0000
        86: invalid block_x_pipe: 00000000000000000000000000000000 0000
        87: invalid block_x_pipe: 00000000000000000000000000000000 0000
        88: invalid block_x_pipe: 00000000000000000000000000000000 0000
        89: invalid block_x_pipe: 00000000000000000000000000000000 0000
        90: invalid block_x_pipe: 00000000000000000000000000000000 0000
        91: invalid block_x_pipe: 00000000000000000000000000000000 0000
        92: invalid block_x_pipe: 00000000000000000000000000000000 0000
        93: invalid block_x_pipe: 00000000000000000000000000000000 0000
        94: invalid block_x_pipe: 00000000000000000000000000000000 0000
        95: invalid block_x_pipe: 00000000000000000000000000000000 0000
        96: invalid block_x_pipe: 00000000000000000000000000000000 0000
        97: invalid block_x_pipe: 00000000000000000000000000000000 0000
        98: invalid block_x_pipe: 00000000000000000000000000000000 0000
        99: invalid block_x_pipe: 00000000000000000000000000000000 0000
       100: invalid block_x_pipe: 00000000000000000000000000000000 0000
       101: invalid block_x_pipe: 00000000000000000000000000000000 0000
       102: invalid block_x_pipe: 00000000000000000000000000000000 0000
       103: invalid block_x_pipe: 00000000000000000000000000000000 0000
       104: invalid block_x_pipe: 00000000000000000000000000000000 0000
       105: invalid block_x_pipe: 00000000000000000000000000000000 0000
       106: invalid block_x_pipe: 00000000000000000000000000000000 0000
       107: invalid block_x_pipe: 00000000000000000000000000000000 0000
       108: invalid block_x_pipe: 00000000000000000000000000000000 0000
       109: invalid block_x_pipe: 00000000000000000000000000000000 0000
       110: invalid block_x_pipe: 00000000000000000000000000000000 0000
       111: invalid block_x_pipe: 00000000000000000000000000000000 0000
       112: invalid block_x_pipe: 00000000000000000000000000000000 0000
       113: invalid block_x_pipe: 00000000000000000000000000000000 0000
       114: invalid block_x_pipe: 00000000000000000000000000000000 0000
       115: invalid block_x_pipe: 00000000000000000000000000000000 0000
       116: invalid block_x_pipe: 00000000000000000000000000000000 0000
       117: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       118: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       119: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       120: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       121: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       122: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       123: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       124: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       125: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       126: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       127: invalid block_x_pipe: 00000000000000000000000000000000 0000
       128: invalid block_x_pipe: 00000000000000000000000000000000 0001
       129: invalid block_x_pipe: 00000000000000000000000000000000 0010
       130: invalid block_x_pipe: 00000000000000000000000000000000 0010
       131: invalid block_x_pipe: 00000000000000000000000000000000 0010
       132: invalid block_x_pipe: 00000000000000000000000000000000 0010
       133: block_x_pipe: 01000100111000010000000000000000 0010
       134: block_x_pipe: 01000100111110100000000000000000 0010
       135: block_x_pipe: 01000100111000010000000000000000 0010
       136: invalid block_x_pipe: 01000100111000010000000000000000 0010
       137: invalid block_x_pipe: 01000100111000010000000000000000 0010
       138: invalid block_x_pipe: 01000100111000010000000000000000 0010
       139: invalid block_x_pipe: 01000100111000010000000000000000 0010
       140: invalid block_x_pipe: 01000100111000010000000000000000 0010
       141: invalid block_x_pipe: 01000100111000010000000000000000 0010
       142: invalid block_x_pipe: 01000100111000010000000000000000 0010
       143: invalid block_x_pipe: 01000100111000010000000000000000 0010
       144: invalid block_x_pipe: 01000100111000010000000000000000 0010
       145: invalid block_x_pipe: 01000100111000010000000000000000 0010
       146: invalid block_x_pipe: 01000100111000010000000000000000 0010
       147: invalid block_x_pipe: 01000100111000010000000000000000 0010
       148: invalid block_x_pipe: 01000100111000010000000000000000 0010
       149: invalid block_x_pipe: 01000100111000010000000000000000 0010
       150: invalid block_x_pipe: 01000100111000010000000000000000 0010
       151: invalid block_x_pipe: 01000100111000010000000000000000 0010
       152: invalid block_x_pipe: 01000100111000010000000000000000 0010
       153: invalid block_x_pipe: 01000100111000010000000000000000 0010
       154: invalid block_x_pipe: 01000100111000010000000000000000 0010
       155: invalid block_x_pipe: 01000100111000010000000000000000 0010
       156: invalid block_x_pipe: 01000100111000010000000000000000 0010
       157: invalid block_x_pipe: 01000100111000010000000000000000 0010
       158: invalid block_x_pipe: 01000100111000010000000000000000 0010
       159: invalid block_x_pipe: 01000100111000010000000000000000 0010
       160: invalid block_x_pipe: 01000100111000010000000000000000 0010
       161: invalid block_x_pipe: 01000100111000010000000000000000 0010
       162: invalid block_x_pipe: 01000100111000010000000000000000 0010
       163: invalid block_x_pipe: 01000100111000010000000000000000 0010
       164: invalid block_x_pipe: 01000100111000010000000000000000 0010
       165: invalid block_x_pipe: 01000100111000010000000000000000 0010
       166: invalid block_x_pipe: 01000100111000010000000000000000 0010
       167: invalid block_x_pipe: 01000100111000010000000000000000 0010
       168: invalid block_x_pipe: 01000100111000010000000000000000 0010
       169: invalid block_x_pipe: 01000100111000010000000000000000 0010
       170: invalid block_x_pipe: 01000100111000010000000000000000 0010
       171: invalid block_x_pipe: 01000100111000010000000000000000 0010
       172: invalid block_x_pipe: 01000100111000010000000000000000 0010
       173: invalid block_x_pipe: 01000100111000010000000000000000 0010
       174: invalid block_x_pipe: 01000100111000010000000000000000 0010
       175: invalid block_x_pipe: 01000100111000010000000000000000 0010
       176: invalid block_x_pipe: 01000100111000010000000000000000 0010
       177: invalid block_x_pipe: 01000100111000010000000000000000 0010
       178: invalid block_x_pipe: 01000100111000010000000000000000 0010
       179: invalid block_x_pipe: 01000100111000010000000000000000 0010
       180: invalid block_x_pipe: 01000100111000010000000000000000 0010
       181: invalid block_x_pipe: 01000100111000010000000000000000 0010
       182: invalid block_x_pipe: 01000100111000010000000000000000 0010
       183: invalid block_x_pipe: 01000100111000010000000000000000 0010
       184: invalid block_x_pipe: 01000100111000010000000000000000 0010
       185: invalid block_x_pipe: 01000100111000010000000000000000 0010
       186: invalid block_x_pipe: 01000100111000010000000000000000 0010
       187: invalid block_x_pipe: 01000100111000010000000000000000 0010
       188: invalid block_x_pipe: 01000100111000010000000000000000 0010
       189: invalid block_x_pipe: 01000100111000010000000000000000 0010
       190: invalid block_x_pipe: 01000100111000010000000000000000 0010
       191: invalid block_x_pipe: 01000100111000010000000000000000 0010
OUTPUT         178: INTSERCT-BLOCK IS 0
OUTPUT XY: (   0,    0)
OUTPUT RAY: (10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101)
OUTPUT best_T, index: 00000000000000000000000000000000  0
       192: invalid block_x_pipe: 01000100111000010000000000000000 0010
OUTPUT         179: INTSERCT-BLOCK IS 0
OUTPUT XY: ( 256,  200)
OUTPUT RAY: (00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101)
OUTPUT best_T, index: 00000000000000000000000000000000  1
       193: invalid block_x_pipe: 01000100111000010000000000000000 0010
OUTPUT         180: INTSERCT-BLOCK IS 1
OUTPUT XY: ( 256,  200)
OUTPUT RAY: (00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101)
OUTPUT best_T, index: 01000100011000010000101110000101  2
       194: invalid block_x_pipe: 01000100111000010000000000000000 0010
       195: invalid block_x_pipe: 01000100111000010000000000000000 0010
       196: invalid block_x_pipe: 01000100111000010000000000000000 0010
       197: invalid block_x_pipe: 01000100111000010000000000000000 0010
       198: invalid block_x_pipe: 01000100111000010000000000000000 0010
       199: invalid block_x_pipe: 01000100111000010000000000000000 0010
       200: invalid block_x_pipe: 01000100111000010000000000000000 0010
       201: invalid block_x_pipe: 01000100111000010000000000000000 0010
       202: invalid block_x_pipe: 01000100111000010000000000000000 0010
       203: invalid block_x_pipe: 01000100111000010000000000000000 0010
       204: invalid block_x_pipe: 01000100111000010000000000000000 0010
       205: invalid block_x_pipe: 01000100111000010000000000000000 0010
       206: invalid block_x_pipe: 01000100111000010000000000000000 0010
       207: invalid block_x_pipe: 01000100111000010000000000000000 0010
       208: invalid block_x_pipe: 01000100111000010000000000000000 0010
       209: invalid block_x_pipe: 01000100111000010000000000000000 0010
       210: invalid block_x_pipe: 01000100111000010000000000000000 0010
       211: invalid block_x_pipe: 01000100111000010000000000000000 0010
       212: invalid block_x_pipe: 01000100111000010000000000000000 0010
       213: invalid block_x_pipe: 01000100111000010000000000000000 0010
       214: invalid block_x_pipe: 01000100111000010000000000000000 0010
       215: invalid block_x_pipe: 01000100111000010000000000000000 0010
       216: invalid block_x_pipe: 01000100111000010000000000000000 0010
       217: invalid block_x_pipe: 01000100111000010000000000000000 0010
       218: invalid block_x_pipe: 01000100111000010000000000000000 0010
       219: invalid block_x_pipe: 01000100111000010000000000000000 0010
       220: invalid block_x_pipe: 01000100111000010000000000000000 0010
       221: invalid block_x_pipe: 01000100111000010000000000000000 0010
       222: invalid block_x_pipe: 01000100111000010000000000000000 0010
       223: invalid block_x_pipe: 01000100111000010000000000000000 0010
       224: invalid block_x_pipe: 01000100111000010000000000000000 0010
       225: invalid block_x_pipe: 01000100111000010000000000000000 0010
       226: invalid block_x_pipe: 01000100111000010000000000000000 0010
       227: invalid block_x_pipe: 01000100111000010000000000000000 0010
       228: invalid block_x_pipe: 01000100111000010000000000000000 0010
       229: invalid block_x_pipe: 01000100111000010000000000000000 0010
       230: invalid block_x_pipe: 01000100111000010000000000000000 0010
       231: invalid block_x_pipe: 01000100111000010000000000000000 0010
       232: invalid block_x_pipe: 01000100111000010000000000000000 0010
       233: invalid block_x_pipe: 01000100111000010000000000000000 0010
       234: invalid block_x_pipe: 01000100111000010000000000000000 0010
       235: invalid block_x_pipe: 01000100111000010000000000000000 0010
       236: invalid block_x_pipe: 01000100111000010000000000000000 0010
       237: invalid block_x_pipe: 01000100111000010000000000000000 0010
       238: invalid block_x_pipe: 01000100111000010000000000000000 0010
       239: invalid block_x_pipe: 01000100111000010000000000000000 0010
       240: invalid block_x_pipe: 01000100111000010000000000000000 0010
       241: invalid block_x_pipe: 01000100111000010000000000000000 0010
       242: invalid block_x_pipe: 01000100111000010000000000000000 0010
       243: invalid block_x_pipe: 01000100111000010000000000000000 0010
       244: invalid block_x_pipe: 01000100111000010000000000000000 0010
       245: invalid block_x_pipe: 01000100111000010000000000000000 0010
       246: invalid block_x_pipe: 01000100111000010000000000000000 0010
       247: invalid block_x_pipe: 01000100111000010000000000000000 0010
       248: invalid block_x_pipe: 01000100111000010000000000000000 0010
       249: invalid block_x_pipe: 01000100111000010000000000000000 0010
       250: invalid block_x_pipe: 01000100111000010000000000000000 0010
       251: invalid block_x_pipe: 01000100111000010000000000000000 0010
       252: invalid block_x_pipe: 01000100111000010000000000000000 0010
       253: invalid block_x_pipe: 01000100111000010000000000000000 0010
       254: invalid block_x_pipe: 01000100111000010000000000000000 0010
       255: invalid block_x_pipe: 01000100111000010000000000000000 0010
       256: invalid block_x_pipe: 01000100111000010000000000000000 0010
       257: invalid block_x_pipe: 01000100111000010000000000000000 0010
       258: invalid block_x_pipe: 01000100111000010000000000000000 0010
       259: invalid block_x_pipe: 01000100111000010000000000000000 0010
       260: invalid block_x_pipe: 01000100111000010000000000000000 0010
       261: invalid block_x_pipe: 01000100111000010000000000000000 0010
       262: invalid block_x_pipe: 01000100111000010000000000000000 0010
       263: invalid block_x_pipe: 01000100111000010000000000000000 0010
       264: invalid block_x_pipe: 01000100111000010000000000000000 0010
       265: invalid block_x_pipe: 01000100111000010000000000000000 0010
       266: invalid block_x_pipe: 01000100111000010000000000000000 0010
       267: invalid block_x_pipe: 01000100111000010000000000000000 0010
       268: invalid block_x_pipe: 01000100111000010000000000000000 0010
       269: invalid block_x_pipe: 01000100111000010000000000000000 0010
       270: invalid block_x_pipe: 01000100111000010000000000000000 0010
       271: invalid block_x_pipe: 01000100111000010000000000000000 0010
       272: invalid block_x_pipe: 01000100111000010000000000000000 0010
       273: invalid block_x_pipe: 01000100111000010000000000000000 0010
       274: invalid block_x_pipe: 01000100111000010000000000000000 0010
       275: invalid block_x_pipe: 01000100111000010000000000000000 0010
       276: invalid block_x_pipe: 01000100111000010000000000000000 0010
       277: invalid block_x_pipe: 01000100111000010000000000000000 0010
       278: invalid block_x_pipe: 01000100111000010000000000000000 0010
       279: invalid block_x_pipe: 01000100111000010000000000000000 0010
       280: invalid block_x_pipe: 01000100111000010000000000000000 0010
       281: invalid block_x_pipe: 01000100111000010000000000000000 0010
       282: invalid block_x_pipe: 01000100111000010000000000000000 0010
       283: invalid block_x_pipe: 01000100111000010000000000000000 0010
       284: invalid block_x_pipe: 01000100111000010000000000000000 0010
       285: invalid block_x_pipe: 01000100111000010000000000000000 0010
       286: invalid block_x_pipe: 01000100111000010000000000000000 0010
       287: invalid block_x_pipe: 01000100111000010000000000000000 0010
       288: invalid block_x_pipe: 01000100111000010000000000000000 0010
       289: invalid block_x_pipe: 01000100111000010000000000000000 0010
       290: invalid block_x_pipe: 01000100111000010000000000000000 0010
       291: invalid block_x_pipe: 01000100111000010000000000000000 0010
       292: invalid block_x_pipe: 01000100111000010000000000000000 0010
       293: invalid block_x_pipe: 01000100111000010000000000000000 0010
       294: invalid block_x_pipe: 01000100111000010000000000000000 0010
       295: invalid block_x_pipe: 01000100111000010000000000000000 0010
       296: invalid block_x_pipe: 01000100111000010000000000000000 0010
       297: invalid block_x_pipe: 01000100111000010000000000000000 0010
       298: invalid block_x_pipe: 01000100111000010000000000000000 0010
       299: invalid block_x_pipe: 01000100111000010000000000000000 0010
       300: invalid block_x_pipe: 01000100111000010000000000000000 0010
       301: invalid block_x_pipe: 01000100111000010000000000000000 0010
       302: invalid block_x_pipe: 01000100111000010000000000000000 0010
       303: invalid block_x_pipe: 01000100111000010000000000000000 0010
       304: invalid block_x_pipe: 01000100111000010000000000000000 0010
       305: invalid block_x_pipe: 01000100111000010000000000000000 0010
       306: invalid block_x_pipe: 01000100111000010000000000000000 0010
       307: invalid block_x_pipe: 01000100111000010000000000000000 0010
       308: invalid block_x_pipe: 01000100111000010000000000000000 0010
       309: invalid block_x_pipe: 01000100111000010000000000000000 0010
       310: invalid block_x_pipe: 01000100111000010000000000000000 0010
       311: invalid block_x_pipe: 01000100111000010000000000000000 0010
       312: invalid block_x_pipe: 01000100111000010000000000000000 0010
       313: invalid block_x_pipe: 01000100111000010000000000000000 0010
       314: invalid block_x_pipe: 01000100111000010000000000000000 0010
       315: invalid block_x_pipe: 01000100111000010000000000000000 0010
       316: invalid block_x_pipe: 01000100111000010000000000000000 0010
       317: invalid block_x_pipe: 01000100111000010000000000000000 0010
       318: invalid block_x_pipe: 01000100111000010000000000000000 0010
       319: invalid block_x_pipe: 01000100111000010000000000000000 0010
       320: invalid block_x_pipe: 01000100111000010000000000000000 0010
       321: invalid block_x_pipe: 01000100111000010000000000000000 0010
       322: invalid block_x_pipe: 01000100111000010000000000000000 0010
       323: invalid block_x_pipe: 01000100111000010000000000000000 0010
       324: invalid block_x_pipe: 01000100111000010000000000000000 0010
       325: invalid block_x_pipe: 01000100111000010000000000000000 0010
       326: invalid block_x_pipe: 01000100111000010000000000000000 0010
       327: invalid block_x_pipe: 01000100111000010000000000000000 0010
       328: invalid block_x_pipe: 01000100111000010000000000000000 0010
       329: invalid block_x_pipe: 01000100111000010000000000000000 0010
       330: invalid block_x_pipe: 01000100111000010000000000000000 0010
       331: invalid block_x_pipe: 01000100111000010000000000000000 0010
       332: invalid block_x_pipe: 01000100111000010000000000000000 0010
       333: invalid block_x_pipe: 01000100111000010000000000000000 0010
       334: invalid block_x_pipe: 01000100111000010000000000000000 0010
       335: invalid block_x_pipe: 01000100111000010000000000000000 0010
       336: invalid block_x_pipe: 01000100111000010000000000000000 0010
       337: invalid block_x_pipe: 01000100111000010000000000000000 0010
       338: invalid block_x_pipe: 01000100111000010000000000000000 0010
       339: invalid block_x_pipe: 01000100111000010000000000000000 0010
       340: invalid block_x_pipe: 01000100111000010000000000000000 0010
       341: invalid block_x_pipe: 01000100111000010000000000000000 0010
       342: invalid block_x_pipe: 01000100111000010000000000000000 0010
       343: invalid block_x_pipe: 01000100111000010000000000000000 0010
       344: invalid block_x_pipe: 01000100111000010000000000000000 0010
       345: invalid block_x_pipe: 01000100111000010000000000000000 0010
       346: invalid block_x_pipe: 01000100111000010000000000000000 0010
       347: invalid block_x_pipe: 01000100111000010000000000000000 0010
       348: invalid block_x_pipe: 01000100111000010000000000000000 0010
       349: invalid block_x_pipe: 01000100111000010000000000000000 0010
       350: invalid block_x_pipe: 01000100111000010000000000000000 0010
       351: invalid block_x_pipe: 01000100111000010000000000000000 0010
       352: invalid block_x_pipe: 01000100111000010000000000000000 0010
       353: invalid block_x_pipe: 01000100111000010000000000000000 0010
       354: invalid block_x_pipe: 01000100111000010000000000000000 0010
       355: invalid block_x_pipe: 01000100111000010000000000000000 0010
       356: invalid block_x_pipe: 01000100111000010000000000000000 0010
       357: invalid block_x_pipe: 01000100111000010000000000000000 0010
       358: invalid block_x_pipe: 01000100111000010000000000000000 0010
       359: invalid block_x_pipe: 01000100111000010000000000000000 0010
       360: invalid block_x_pipe: 01000100111000010000000000000000 0010
       361: invalid block_x_pipe: 01000100111000010000000000000000 0010
       362: invalid block_x_pipe: 01000100111000010000000000000000 0010
       363: invalid block_x_pipe: 01000100111000010000000000000000 0010
       364: invalid block_x_pipe: 01000100111000010000000000000000 0010
       365: invalid block_x_pipe: 01000100111000010000000000000000 0010
       366: invalid block_x_pipe: 01000100111000010000000000000000 0010
       367: invalid block_x_pipe: 01000100111000010000000000000000 0010
       368: invalid block_x_pipe: 01000100111000010000000000000000 0010
       369: invalid block_x_pipe: 01000100111000010000000000000000 0010
       370: invalid block_x_pipe: 01000100111000010000000000000000 0010
       371: invalid block_x_pipe: 01000100111000010000000000000000 0010
       372: invalid block_x_pipe: 01000100111000010000000000000000 0010
       373: invalid block_x_pipe: 01000100111000010000000000000000 0010
       374: invalid block_x_pipe: 01000100111000010000000000000000 0010
       375: invalid block_x_pipe: 01000100111000010000000000000000 0010
       376: invalid block_x_pipe: 01000100111000010000000000000000 0010
       377: invalid block_x_pipe: 01000100111000010000000000000000 0010
       378: invalid block_x_pipe: 01000100111000010000000000000000 0010
       379: invalid block_x_pipe: 01000100111000010000000000000000 0010
       380: invalid block_x_pipe: 01000100111000010000000000000000 0010
       381: invalid block_x_pipe: 01000100111000010000000000000000 0010
       382: invalid block_x_pipe: 01000100111000010000000000000000 0010
       383: invalid block_x_pipe: 01000100111000010000000000000000 0010
       384: invalid block_x_pipe: 01000100111000010000000000000000 0010
       385: invalid block_x_pipe: 01000100111000010000000000000000 0010
       386: invalid block_x_pipe: 01000100111000010000000000000000 0010
       387: invalid block_x_pipe: 01000100111000010000000000000000 0010
       388: invalid block_x_pipe: 01000100111000010000000000000000 0010
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1200 ; free virtual = 4535
relaunch_sim: Time (s): cpu = 00:01:50 ; elapsed = 00:00:53 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1200 ; free virtual = 4535
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:169]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:179]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:189]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:56]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1274 ; free virtual = 4593
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1274 ; free virtual = 4593
Time resolution is 1 ps
Starting Sim
         x: invalid block_x_pipe: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxx
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
         0: invalid block_x_pipe: 00000000000000000000000000000000 0000
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
         1: invalid block_x_pipe: 00000000000000000000000000000000 0000
         2: invalid block_x_pipe: 00000000000000000000000000000000 0000
         3: invalid block_x_pipe: 00000000000000000000000000000000 0000
         4: invalid block_x_pipe: 00000000000000000000000000000000 0000
         5: invalid block_x_pipe: 00000000000000000000000000000000 0000
         6: invalid block_x_pipe: 00000000000000000000000000000000 0000
         7: invalid block_x_pipe: 00000000000000000000000000000000 0000
         8: invalid block_x_pipe: 00000000000000000000000000000000 0000
         9: invalid block_x_pipe: 00000000000000000000000000000000 0000
        10: invalid block_x_pipe: 00000000000000000000000000000000 0000
SETTING X/Y AT i=-1
        11: invalid block_x_pipe: 00000000000000000000000000000000 0000
        12: invalid block_x_pipe: 00000000000000000000000000000000 0000
        13: invalid block_x_pipe: 00000000000000000000000000000000 0000
        14: invalid block_x_pipe: 00000000000000000000000000000000 0000
        15: invalid block_x_pipe: 00000000000000000000000000000000 0000
        16: invalid block_x_pipe: 00000000000000000000000000000000 0000
        17: invalid block_x_pipe: 00000000000000000000000000000000 0000
        18: invalid block_x_pipe: 00000000000000000000000000000000 0000
        19: invalid block_x_pipe: 00000000000000000000000000000000 0000
        20: invalid block_x_pipe: 00000000000000000000000000000000 0000
        21: invalid block_x_pipe: 00000000000000000000000000000000 0000
        22: invalid block_x_pipe: 00000000000000000000000000000000 0000
        23: invalid block_x_pipe: 00000000000000000000000000000000 0000
        24: invalid block_x_pipe: 00000000000000000000000000000000 0000
        25: invalid block_x_pipe: 00000000000000000000000000000000 0000
        26: invalid block_x_pipe: 00000000000000000000000000000000 0000
        27: invalid block_x_pipe: 00000000000000000000000000000000 0000
        28: invalid block_x_pipe: 00000000000000000000000000000000 0000
        29: invalid block_x_pipe: 00000000000000000000000000000000 0000
        30: invalid block_x_pipe: 00000000000000000000000000000000 0000
        31: invalid block_x_pipe: 00000000000000000000000000000000 0000
        32: invalid block_x_pipe: 00000000000000000000000000000000 0000
        33: invalid block_x_pipe: 00000000000000000000000000000000 0000
        34: invalid block_x_pipe: 00000000000000000000000000000000 0000
        35: invalid block_x_pipe: 00000000000000000000000000000000 0000
        36: invalid block_x_pipe: 00000000000000000000000000000000 0000
        37: invalid block_x_pipe: 00000000000000000000000000000000 0000
        38: invalid block_x_pipe: 00000000000000000000000000000000 0000
        39: invalid block_x_pipe: 00000000000000000000000000000000 0000
        40: invalid block_x_pipe: 00000000000000000000000000000000 0000
        41: invalid block_x_pipe: 00000000000000000000000000000000 0000
        42: invalid block_x_pipe: 00000000000000000000000000000000 0000
        43: invalid block_x_pipe: 00000000000000000000000000000000 0000
        44: invalid block_x_pipe: 00000000000000000000000000000000 0000
        45: invalid block_x_pipe: 00000000000000000000000000000000 0000
        46: invalid block_x_pipe: 00000000000000000000000000000000 0000
        47: invalid block_x_pipe: 00000000000000000000000000000000 0000
        48: invalid block_x_pipe: 00000000000000000000000000000000 0000
        49: invalid block_x_pipe: 00000000000000000000000000000000 0000
        50: invalid block_x_pipe: 00000000000000000000000000000000 0000
        51: invalid block_x_pipe: 00000000000000000000000000000000 0000
        52: invalid block_x_pipe: 00000000000000000000000000000000 0000
        53: invalid block_x_pipe: 00000000000000000000000000000000 0000
        54: invalid block_x_pipe: 00000000000000000000000000000000 0000
        55: invalid block_x_pipe: 00000000000000000000000000000000 0000
        56: invalid block_x_pipe: 00000000000000000000000000000000 0000
        57: invalid block_x_pipe: 00000000000000000000000000000000 0000
        58: invalid block_x_pipe: 00000000000000000000000000000000 0000
        59: invalid block_x_pipe: 00000000000000000000000000000000 0000
        60: invalid block_x_pipe: 00000000000000000000000000000000 0000
        61: invalid block_x_pipe: 00000000000000000000000000000000 0000
        62: invalid block_x_pipe: 00000000000000000000000000000000 0000
        63: invalid block_x_pipe: 00000000000000000000000000000000 0000
        64: invalid block_x_pipe: 00000000000000000000000000000000 0000
        65: invalid block_x_pipe: 00000000000000000000000000000000 0000
        66: invalid block_x_pipe: 00000000000000000000000000000000 0000
        67: invalid block_x_pipe: 00000000000000000000000000000000 0000
        68: invalid block_x_pipe: 00000000000000000000000000000000 0000
        69: invalid block_x_pipe: 00000000000000000000000000000000 0000
        70: invalid block_x_pipe: 00000000000000000000000000000000 0000
        71: invalid block_x_pipe: 00000000000000000000000000000000 0000
        72: invalid block_x_pipe: 00000000000000000000000000000000 0000
        73: invalid block_x_pipe: 00000000000000000000000000000000 0000
        74: invalid block_x_pipe: 00000000000000000000000000000000 0000
        75: invalid block_x_pipe: 00000000000000000000000000000000 0000
        76: invalid block_x_pipe: 00000000000000000000000000000000 0000
        77: invalid block_x_pipe: 00000000000000000000000000000000 0000
        78: invalid block_x_pipe: 00000000000000000000000000000000 0000
        79: invalid block_x_pipe: 00000000000000000000000000000000 0000
        80: invalid block_x_pipe: 00000000000000000000000000000000 0000
        81: invalid block_x_pipe: 00000000000000000000000000000000 0000
        82: invalid block_x_pipe: 00000000000000000000000000000000 0000
        83: invalid block_x_pipe: 00000000000000000000000000000000 0000
        84: invalid block_x_pipe: 00000000000000000000000000000000 0000
        85: invalid block_x_pipe: 00000000000000000000000000000000 0000
        86: invalid block_x_pipe: 00000000000000000000000000000000 0000
        87: invalid block_x_pipe: 00000000000000000000000000000000 0000
        88: invalid block_x_pipe: 00000000000000000000000000000000 0000
        89: invalid block_x_pipe: 00000000000000000000000000000000 0000
        90: invalid block_x_pipe: 00000000000000000000000000000000 0000
        91: invalid block_x_pipe: 00000000000000000000000000000000 0000
        92: invalid block_x_pipe: 00000000000000000000000000000000 0000
        93: invalid block_x_pipe: 00000000000000000000000000000000 0000
        94: invalid block_x_pipe: 00000000000000000000000000000000 0000
        95: invalid block_x_pipe: 00000000000000000000000000000000 0000
        96: invalid block_x_pipe: 00000000000000000000000000000000 0000
        97: invalid block_x_pipe: 00000000000000000000000000000000 0000
        98: invalid block_x_pipe: 00000000000000000000000000000000 0000
        99: invalid block_x_pipe: 00000000000000000000000000000000 0000
       100: invalid block_x_pipe: 00000000000000000000000000000000 0000
       101: invalid block_x_pipe: 00000000000000000000000000000000 0000
       102: invalid block_x_pipe: 00000000000000000000000000000000 0000
       103: invalid block_x_pipe: 00000000000000000000000000000000 0000
       104: invalid block_x_pipe: 00000000000000000000000000000000 0000
       105: invalid block_x_pipe: 00000000000000000000000000000000 0000
       106: invalid block_x_pipe: 00000000000000000000000000000000 0000
       107: invalid block_x_pipe: 00000000000000000000000000000000 0000
       108: invalid block_x_pipe: 00000000000000000000000000000000 0000
       109: invalid block_x_pipe: 00000000000000000000000000000000 0000
       110: invalid block_x_pipe: 00000000000000000000000000000000 0000
       111: invalid block_x_pipe: 00000000000000000000000000000000 0000
       112: invalid block_x_pipe: 00000000000000000000000000000000 0000
       113: invalid block_x_pipe: 00000000000000000000000000000000 0000
       114: invalid block_x_pipe: 00000000000000000000000000000000 0000
       115: invalid block_x_pipe: 00000000000000000000000000000000 0000
       116: invalid block_x_pipe: 00000000000000000000000000000000 0000
       117: invalid block_x_pipe: 00000000000000000000000000000000 0000
       118: invalid block_x_pipe: 00000000000000000000000000000000 0000
       119: invalid block_x_pipe: 00000000000000000000000000000000 0000
       120: invalid block_x_pipe: 00000000000000000000000000000000 0000
       121: invalid block_x_pipe: 00000000000000000000000000000000 0000
       122: invalid block_x_pipe: 00000000000000000000000000000000 0000
       123: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       124: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       125: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       126: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       127: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       128: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       129: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       130: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       131: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       132: invalid block_x_pipe: 00000000000000000000000000000000 xxxx
       133: block_x_pipe: 01000100111000010000000000000000 0000
       134: block_x_pipe: 01000100111110100000000000000000 0001
       135: block_x_pipe: 01000100111000010000000000000000 0010
       136: invalid block_x_pipe: 01000100111000010000000000000000 0010
       137: invalid block_x_pipe: 01000100111000010000000000000000 0010
       138: invalid block_x_pipe: 01000100111000010000000000000000 0010
       139: invalid block_x_pipe: 01000100111000010000000000000000 0010
       140: invalid block_x_pipe: 01000100111000010000000000000000 0010
       141: invalid block_x_pipe: 01000100111000010000000000000000 0010
       142: invalid block_x_pipe: 01000100111000010000000000000000 0010
       143: invalid block_x_pipe: 01000100111000010000000000000000 0010
       144: invalid block_x_pipe: 01000100111000010000000000000000 0010
       145: invalid block_x_pipe: 01000100111000010000000000000000 0010
       146: invalid block_x_pipe: 01000100111000010000000000000000 0010
       147: invalid block_x_pipe: 01000100111000010000000000000000 0010
       148: invalid block_x_pipe: 01000100111000010000000000000000 0010
       149: invalid block_x_pipe: 01000100111000010000000000000000 0010
       150: invalid block_x_pipe: 01000100111000010000000000000000 0010
       151: invalid block_x_pipe: 01000100111000010000000000000000 0010
       152: invalid block_x_pipe: 01000100111000010000000000000000 0010
       153: invalid block_x_pipe: 01000100111000010000000000000000 0010
       154: invalid block_x_pipe: 01000100111000010000000000000000 0010
       155: invalid block_x_pipe: 01000100111000010000000000000000 0010
       156: invalid block_x_pipe: 01000100111000010000000000000000 0010
       157: invalid block_x_pipe: 01000100111000010000000000000000 0010
       158: invalid block_x_pipe: 01000100111000010000000000000000 0010
       159: invalid block_x_pipe: 01000100111000010000000000000000 0010
       160: invalid block_x_pipe: 01000100111000010000000000000000 0010
       161: invalid block_x_pipe: 01000100111000010000000000000000 0010
       162: invalid block_x_pipe: 01000100111000010000000000000000 0010
       163: invalid block_x_pipe: 01000100111000010000000000000000 0010
       164: invalid block_x_pipe: 01000100111000010000000000000000 0010
       165: invalid block_x_pipe: 01000100111000010000000000000000 0010
       166: invalid block_x_pipe: 01000100111000010000000000000000 0010
       167: invalid block_x_pipe: 01000100111000010000000000000000 0010
       168: invalid block_x_pipe: 01000100111000010000000000000000 0010
       169: invalid block_x_pipe: 01000100111000010000000000000000 0010
       170: invalid block_x_pipe: 01000100111000010000000000000000 0010
       171: invalid block_x_pipe: 01000100111000010000000000000000 0010
       172: invalid block_x_pipe: 01000100111000010000000000000000 0010
       173: invalid block_x_pipe: 01000100111000010000000000000000 0010
       174: invalid block_x_pipe: 01000100111000010000000000000000 0010
       175: invalid block_x_pipe: 01000100111000010000000000000000 0010
       176: invalid block_x_pipe: 01000100111000010000000000000000 0010
       177: invalid block_x_pipe: 01000100111000010000000000000000 0010
       178: invalid block_x_pipe: 01000100111000010000000000000000 0010
       179: invalid block_x_pipe: 01000100111000010000000000000000 0010
       180: invalid block_x_pipe: 01000100111000010000000000000000 0010
       181: invalid block_x_pipe: 01000100111000010000000000000000 0010
       182: invalid block_x_pipe: 01000100111000010000000000000000 0010
       183: invalid block_x_pipe: 01000100111000010000000000000000 0010
       184: invalid block_x_pipe: 01000100111000010000000000000000 0010
       185: invalid block_x_pipe: 01000100111000010000000000000000 0010
       186: invalid block_x_pipe: 01000100111000010000000000000000 0010
       187: invalid block_x_pipe: 01000100111000010000000000000000 0010
       188: invalid block_x_pipe: 01000100111000010000000000000000 0010
       189: invalid block_x_pipe: 01000100111000010000000000000000 0010
       190: invalid block_x_pipe: 01000100111000010000000000000000 0010
       191: invalid block_x_pipe: 01000100111000010000000000000000 0010
OUTPUT         178: INTSERCT-BLOCK IS 0
OUTPUT XY: (   0,    0)
OUTPUT RAY: (10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101)
OUTPUT best_T, index: 00000000000000000000000000000000  0
       192: invalid block_x_pipe: 01000100111000010000000000000000 0010
OUTPUT         179: INTSERCT-BLOCK IS 0
OUTPUT XY: ( 256,  200)
OUTPUT RAY: (00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101)
OUTPUT best_T, index: 00000000000000000000000000000000  1
       193: invalid block_x_pipe: 01000100111000010000000000000000 0010
OUTPUT         180: INTSERCT-BLOCK IS 1
OUTPUT XY: ( 256,  200)
OUTPUT RAY: (00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101)
OUTPUT best_T, index: 01000100011000010000101110000101  2
       194: invalid block_x_pipe: 01000100111000010000000000000000 0010
       195: invalid block_x_pipe: 01000100111000010000000000000000 0010
       196: invalid block_x_pipe: 01000100111000010000000000000000 0010
       197: invalid block_x_pipe: 01000100111000010000000000000000 0010
       198: invalid block_x_pipe: 01000100111000010000000000000000 0010
       199: invalid block_x_pipe: 01000100111000010000000000000000 0010
       200: invalid block_x_pipe: 01000100111000010000000000000000 0010
       201: invalid block_x_pipe: 01000100111000010000000000000000 0010
       202: invalid block_x_pipe: 01000100111000010000000000000000 0010
       203: invalid block_x_pipe: 01000100111000010000000000000000 0010
       204: invalid block_x_pipe: 01000100111000010000000000000000 0010
       205: invalid block_x_pipe: 01000100111000010000000000000000 0010
       206: invalid block_x_pipe: 01000100111000010000000000000000 0010
       207: invalid block_x_pipe: 01000100111000010000000000000000 0010
       208: invalid block_x_pipe: 01000100111000010000000000000000 0010
       209: invalid block_x_pipe: 01000100111000010000000000000000 0010
       210: invalid block_x_pipe: 01000100111000010000000000000000 0010
       211: invalid block_x_pipe: 01000100111000010000000000000000 0010
       212: invalid block_x_pipe: 01000100111000010000000000000000 0010
       213: invalid block_x_pipe: 01000100111000010000000000000000 0010
       214: invalid block_x_pipe: 01000100111000010000000000000000 0010
       215: invalid block_x_pipe: 01000100111000010000000000000000 0010
       216: invalid block_x_pipe: 01000100111000010000000000000000 0010
       217: invalid block_x_pipe: 01000100111000010000000000000000 0010
       218: invalid block_x_pipe: 01000100111000010000000000000000 0010
       219: invalid block_x_pipe: 01000100111000010000000000000000 0010
       220: invalid block_x_pipe: 01000100111000010000000000000000 0010
       221: invalid block_x_pipe: 01000100111000010000000000000000 0010
       222: invalid block_x_pipe: 01000100111000010000000000000000 0010
       223: invalid block_x_pipe: 01000100111000010000000000000000 0010
       224: invalid block_x_pipe: 01000100111000010000000000000000 0010
       225: invalid block_x_pipe: 01000100111000010000000000000000 0010
       226: invalid block_x_pipe: 01000100111000010000000000000000 0010
       227: invalid block_x_pipe: 01000100111000010000000000000000 0010
       228: invalid block_x_pipe: 01000100111000010000000000000000 0010
       229: invalid block_x_pipe: 01000100111000010000000000000000 0010
       230: invalid block_x_pipe: 01000100111000010000000000000000 0010
       231: invalid block_x_pipe: 01000100111000010000000000000000 0010
       232: invalid block_x_pipe: 01000100111000010000000000000000 0010
       233: invalid block_x_pipe: 01000100111000010000000000000000 0010
       234: invalid block_x_pipe: 01000100111000010000000000000000 0010
       235: invalid block_x_pipe: 01000100111000010000000000000000 0010
       236: invalid block_x_pipe: 01000100111000010000000000000000 0010
       237: invalid block_x_pipe: 01000100111000010000000000000000 0010
       238: invalid block_x_pipe: 01000100111000010000000000000000 0010
       239: invalid block_x_pipe: 01000100111000010000000000000000 0010
       240: invalid block_x_pipe: 01000100111000010000000000000000 0010
       241: invalid block_x_pipe: 01000100111000010000000000000000 0010
       242: invalid block_x_pipe: 01000100111000010000000000000000 0010
       243: invalid block_x_pipe: 01000100111000010000000000000000 0010
       244: invalid block_x_pipe: 01000100111000010000000000000000 0010
       245: invalid block_x_pipe: 01000100111000010000000000000000 0010
       246: invalid block_x_pipe: 01000100111000010000000000000000 0010
       247: invalid block_x_pipe: 01000100111000010000000000000000 0010
       248: invalid block_x_pipe: 01000100111000010000000000000000 0010
       249: invalid block_x_pipe: 01000100111000010000000000000000 0010
       250: invalid block_x_pipe: 01000100111000010000000000000000 0010
       251: invalid block_x_pipe: 01000100111000010000000000000000 0010
       252: invalid block_x_pipe: 01000100111000010000000000000000 0010
       253: invalid block_x_pipe: 01000100111000010000000000000000 0010
       254: invalid block_x_pipe: 01000100111000010000000000000000 0010
       255: invalid block_x_pipe: 01000100111000010000000000000000 0010
       256: invalid block_x_pipe: 01000100111000010000000000000000 0010
       257: invalid block_x_pipe: 01000100111000010000000000000000 0010
       258: invalid block_x_pipe: 01000100111000010000000000000000 0010
       259: invalid block_x_pipe: 01000100111000010000000000000000 0010
       260: invalid block_x_pipe: 01000100111000010000000000000000 0010
       261: invalid block_x_pipe: 01000100111000010000000000000000 0010
       262: invalid block_x_pipe: 01000100111000010000000000000000 0010
       263: invalid block_x_pipe: 01000100111000010000000000000000 0010
       264: invalid block_x_pipe: 01000100111000010000000000000000 0010
       265: invalid block_x_pipe: 01000100111000010000000000000000 0010
       266: invalid block_x_pipe: 01000100111000010000000000000000 0010
       267: invalid block_x_pipe: 01000100111000010000000000000000 0010
       268: invalid block_x_pipe: 01000100111000010000000000000000 0010
       269: invalid block_x_pipe: 01000100111000010000000000000000 0010
       270: invalid block_x_pipe: 01000100111000010000000000000000 0010
       271: invalid block_x_pipe: 01000100111000010000000000000000 0010
       272: invalid block_x_pipe: 01000100111000010000000000000000 0010
       273: invalid block_x_pipe: 01000100111000010000000000000000 0010
       274: invalid block_x_pipe: 01000100111000010000000000000000 0010
       275: invalid block_x_pipe: 01000100111000010000000000000000 0010
       276: invalid block_x_pipe: 01000100111000010000000000000000 0010
       277: invalid block_x_pipe: 01000100111000010000000000000000 0010
       278: invalid block_x_pipe: 01000100111000010000000000000000 0010
       279: invalid block_x_pipe: 01000100111000010000000000000000 0010
       280: invalid block_x_pipe: 01000100111000010000000000000000 0010
       281: invalid block_x_pipe: 01000100111000010000000000000000 0010
       282: invalid block_x_pipe: 01000100111000010000000000000000 0010
       283: invalid block_x_pipe: 01000100111000010000000000000000 0010
       284: invalid block_x_pipe: 01000100111000010000000000000000 0010
       285: invalid block_x_pipe: 01000100111000010000000000000000 0010
       286: invalid block_x_pipe: 01000100111000010000000000000000 0010
       287: invalid block_x_pipe: 01000100111000010000000000000000 0010
       288: invalid block_x_pipe: 01000100111000010000000000000000 0010
       289: invalid block_x_pipe: 01000100111000010000000000000000 0010
       290: invalid block_x_pipe: 01000100111000010000000000000000 0010
       291: invalid block_x_pipe: 01000100111000010000000000000000 0010
       292: invalid block_x_pipe: 01000100111000010000000000000000 0010
       293: invalid block_x_pipe: 01000100111000010000000000000000 0010
       294: invalid block_x_pipe: 01000100111000010000000000000000 0010
       295: invalid block_x_pipe: 01000100111000010000000000000000 0010
       296: invalid block_x_pipe: 01000100111000010000000000000000 0010
       297: invalid block_x_pipe: 01000100111000010000000000000000 0010
       298: invalid block_x_pipe: 01000100111000010000000000000000 0010
       299: invalid block_x_pipe: 01000100111000010000000000000000 0010
       300: invalid block_x_pipe: 01000100111000010000000000000000 0010
       301: invalid block_x_pipe: 01000100111000010000000000000000 0010
       302: invalid block_x_pipe: 01000100111000010000000000000000 0010
       303: invalid block_x_pipe: 01000100111000010000000000000000 0010
       304: invalid block_x_pipe: 01000100111000010000000000000000 0010
       305: invalid block_x_pipe: 01000100111000010000000000000000 0010
       306: invalid block_x_pipe: 01000100111000010000000000000000 0010
       307: invalid block_x_pipe: 01000100111000010000000000000000 0010
       308: invalid block_x_pipe: 01000100111000010000000000000000 0010
       309: invalid block_x_pipe: 01000100111000010000000000000000 0010
       310: invalid block_x_pipe: 01000100111000010000000000000000 0010
       311: invalid block_x_pipe: 01000100111000010000000000000000 0010
       312: invalid block_x_pipe: 01000100111000010000000000000000 0010
       313: invalid block_x_pipe: 01000100111000010000000000000000 0010
       314: invalid block_x_pipe: 01000100111000010000000000000000 0010
       315: invalid block_x_pipe: 01000100111000010000000000000000 0010
       316: invalid block_x_pipe: 01000100111000010000000000000000 0010
       317: invalid block_x_pipe: 01000100111000010000000000000000 0010
       318: invalid block_x_pipe: 01000100111000010000000000000000 0010
       319: invalid block_x_pipe: 01000100111000010000000000000000 0010
       320: invalid block_x_pipe: 01000100111000010000000000000000 0010
       321: invalid block_x_pipe: 01000100111000010000000000000000 0010
       322: invalid block_x_pipe: 01000100111000010000000000000000 0010
       323: invalid block_x_pipe: 01000100111000010000000000000000 0010
       324: invalid block_x_pipe: 01000100111000010000000000000000 0010
       325: invalid block_x_pipe: 01000100111000010000000000000000 0010
       326: invalid block_x_pipe: 01000100111000010000000000000000 0010
       327: invalid block_x_pipe: 01000100111000010000000000000000 0010
       328: invalid block_x_pipe: 01000100111000010000000000000000 0010
       329: invalid block_x_pipe: 01000100111000010000000000000000 0010
       330: invalid block_x_pipe: 01000100111000010000000000000000 0010
       331: invalid block_x_pipe: 01000100111000010000000000000000 0010
       332: invalid block_x_pipe: 01000100111000010000000000000000 0010
       333: invalid block_x_pipe: 01000100111000010000000000000000 0010
       334: invalid block_x_pipe: 01000100111000010000000000000000 0010
       335: invalid block_x_pipe: 01000100111000010000000000000000 0010
       336: invalid block_x_pipe: 01000100111000010000000000000000 0010
       337: invalid block_x_pipe: 01000100111000010000000000000000 0010
       338: invalid block_x_pipe: 01000100111000010000000000000000 0010
       339: invalid block_x_pipe: 01000100111000010000000000000000 0010
       340: invalid block_x_pipe: 01000100111000010000000000000000 0010
       341: invalid block_x_pipe: 01000100111000010000000000000000 0010
       342: invalid block_x_pipe: 01000100111000010000000000000000 0010
       343: invalid block_x_pipe: 01000100111000010000000000000000 0010
       344: invalid block_x_pipe: 01000100111000010000000000000000 0010
       345: invalid block_x_pipe: 01000100111000010000000000000000 0010
       346: invalid block_x_pipe: 01000100111000010000000000000000 0010
       347: invalid block_x_pipe: 01000100111000010000000000000000 0010
       348: invalid block_x_pipe: 01000100111000010000000000000000 0010
       349: invalid block_x_pipe: 01000100111000010000000000000000 0010
       350: invalid block_x_pipe: 01000100111000010000000000000000 0010
       351: invalid block_x_pipe: 01000100111000010000000000000000 0010
       352: invalid block_x_pipe: 01000100111000010000000000000000 0010
       353: invalid block_x_pipe: 01000100111000010000000000000000 0010
       354: invalid block_x_pipe: 01000100111000010000000000000000 0010
       355: invalid block_x_pipe: 01000100111000010000000000000000 0010
       356: invalid block_x_pipe: 01000100111000010000000000000000 0010
       357: invalid block_x_pipe: 01000100111000010000000000000000 0010
       358: invalid block_x_pipe: 01000100111000010000000000000000 0010
       359: invalid block_x_pipe: 01000100111000010000000000000000 0010
       360: invalid block_x_pipe: 01000100111000010000000000000000 0010
       361: invalid block_x_pipe: 01000100111000010000000000000000 0010
       362: invalid block_x_pipe: 01000100111000010000000000000000 0010
       363: invalid block_x_pipe: 01000100111000010000000000000000 0010
       364: invalid block_x_pipe: 01000100111000010000000000000000 0010
       365: invalid block_x_pipe: 01000100111000010000000000000000 0010
       366: invalid block_x_pipe: 01000100111000010000000000000000 0010
       367: invalid block_x_pipe: 01000100111000010000000000000000 0010
       368: invalid block_x_pipe: 01000100111000010000000000000000 0010
       369: invalid block_x_pipe: 01000100111000010000000000000000 0010
       370: invalid block_x_pipe: 01000100111000010000000000000000 0010
       371: invalid block_x_pipe: 01000100111000010000000000000000 0010
       372: invalid block_x_pipe: 01000100111000010000000000000000 0010
       373: invalid block_x_pipe: 01000100111000010000000000000000 0010
       374: invalid block_x_pipe: 01000100111000010000000000000000 0010
       375: invalid block_x_pipe: 01000100111000010000000000000000 0010
       376: invalid block_x_pipe: 01000100111000010000000000000000 0010
       377: invalid block_x_pipe: 01000100111000010000000000000000 0010
       378: invalid block_x_pipe: 01000100111000010000000000000000 0010
       379: invalid block_x_pipe: 01000100111000010000000000000000 0010
       380: invalid block_x_pipe: 01000100111000010000000000000000 0010
       381: invalid block_x_pipe: 01000100111000010000000000000000 0010
       382: invalid block_x_pipe: 01000100111000010000000000000000 0010
       383: invalid block_x_pipe: 01000100111000010000000000000000 0010
       384: invalid block_x_pipe: 01000100111000010000000000000000 0010
       385: invalid block_x_pipe: 01000100111000010000000000000000 0010
       386: invalid block_x_pipe: 01000100111000010000000000000000 0010
       387: invalid block_x_pipe: 01000100111000010000000000000000 0010
       388: invalid block_x_pipe: 01000100111000010000000000000000 0010
relaunch_sim: Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 7923.008 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4505
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 19:43:44 2022...
