// Seed: 1937216354
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
);
  assign id_4 = 1;
  always @(posedge 1'h0 or posedge id_1) begin
    id_4 <= id_4++;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input uwire id_2,
    output tri1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wor id_6
);
  always_latch @(1) id_4 = 1 != ~id_2;
  assign id_6 = (id_5);
  assign id_1 = id_2;
  module_0(
      id_5, id_5, id_5
  );
endmodule
