<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPURegisterBankInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPURegisterBankInfo.cpp.html'>AMDGPURegisterBankInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the RegisterBankInfo class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_IMPL" data-ref="_M/GET_TARGET_REGBANK_IMPL">GET_TARGET_REGBANK_IMPL</dfn></u></td></tr>
<tr><th id="29">29</th><td><u>#include <span class='error' title="&apos;AMDGPUGenRegisterBank.inc&apos; file not found">"AMDGPUGenRegisterBank.inc"</span></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>// This file will be TableGen'ed at some point.</i></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="AMDGPUGenRegisterBankInfo.def.html">"AMDGPUGenRegisterBankInfo.def"</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::AMDGPURegisterBankInfo' data-ref="_ZN4llvm22AMDGPURegisterBankInfoC1ERKNS_18TargetRegisterInfoE">AMDGPURegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="6TRI">TRI</dfn>)</td></tr>
<tr><th id="37">37</th><td>    : <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPUGenRegisterBankInfo" title='llvm::AMDGPUGenRegisterBankInfo' data-ref="llvm::AMDGPUGenRegisterBankInfo">AMDGPUGenRegisterBankInfo</a><a class="ref" href="AMDGPURegisterBankInfo.h.html#30" title='llvm::AMDGPUGenRegisterBankInfo::AMDGPUGenRegisterBankInfo' data-ref="_ZN4llvm25AMDGPUGenRegisterBankInfoC1Ev">(</a>),</td></tr>
<tr><th id="38">38</th><td>      TRI(<span class='error' title="static_cast from &apos;const llvm::TargetRegisterInfo *&apos; to &apos;const llvm::SIRegisterInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SIRegisterInfo*&gt;(&amp;TRI)) {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <i>// HACK: Until this is fully tablegen'd.</i></td></tr>
<tr><th id="41">41</th><td>  <em>static</em> <em>bool</em> <dfn class="local col7 decl" id="7AlreadyInit" title='AlreadyInit' data-type='bool' data-ref="7AlreadyInit">AlreadyInit</dfn> = <b>false</b>;</td></tr>
<tr><th id="42">42</th><td>  <b>if</b> (<a class="local col7 ref" href="#7AlreadyInit" title='AlreadyInit' data-ref="7AlreadyInit">AlreadyInit</a>)</td></tr>
<tr><th id="43">43</th><td>    <b>return</b>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <a class="local col7 ref" href="#7AlreadyInit" title='AlreadyInit' data-ref="7AlreadyInit">AlreadyInit</a> = <b>true</b>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col8 decl" id="8RBSGPR" title='RBSGPR' data-type='const llvm::RegisterBank &amp;' data-ref="8RBSGPR">RBSGPR</dfn> = getRegBank(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>);</td></tr>
<tr><th id="48">48</th><td>  (<em>void</em>)RBSGPR;</td></tr>
<tr><th id="49">49</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;RBSGPR == &amp;AMDGPU::SGPRRegBank) ? void (0) : __assert_fail (&quot;&amp;RBSGPR == &amp;AMDGPU::SGPRRegBank&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 49, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;RBSGPR == &amp;AMDGPU::<span class='error' title="no member named &apos;SGPRRegBank&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBank</span>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col9 decl" id="9RBVGPR" title='RBVGPR' data-type='const llvm::RegisterBank &amp;' data-ref="9RBVGPR">RBVGPR</dfn> = getRegBank(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>);</td></tr>
<tr><th id="52">52</th><td>  (<em>void</em>)RBVGPR;</td></tr>
<tr><th id="53">53</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;RBVGPR == &amp;AMDGPU::VGPRRegBank) ? void (0) : __assert_fail (&quot;&amp;RBVGPR == &amp;AMDGPU::VGPRRegBank&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 53, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;RBVGPR == &amp;AMDGPU::<span class='error' title="no member named &apos;VGPRRegBank&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBank</span>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>unsigned</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::AMDGPURegisterBankInfo::copyCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col0 decl" id="10Dst" title='Dst' data-type='const llvm::RegisterBank &amp;' data-ref="10Dst">Dst</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="11Src" title='Src' data-type='const llvm::RegisterBank &amp;' data-ref="11Src">Src</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                          <em>unsigned</em> <dfn class="local col2 decl" id="12Size" title='Size' data-type='unsigned int' data-ref="12Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>  <b>if</b> (Dst.getID() == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="61">61</th><td>      Src.getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>) {</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// SGPRRegBank with size 1 is actually vcc or another 64-bit sgpr written by</i></td></tr>
<tr><th id="66">66</th><td><i>  // the valu.</i></td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (Size == <var>1</var> &amp;&amp; Dst.getID() == AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="68">68</th><td>      (Src.getID() == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> ||</td></tr>
<tr><th id="69">69</th><td>       Src.getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> ||</td></tr>
<tr><th id="70">70</th><td>       Src.getID() == AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>))</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <b>if</b> (Dst.getID() == AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="74">74</th><td>      Src.getID() == AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>)</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j" title='llvm::RegisterBankInfo::copyCost' data-ref="_ZNK4llvm16RegisterBankInfo8copyCostERKNS_12RegisterBankES3_j">copyCost</a>(<a class="local col0 ref" href="#10Dst" title='Dst' data-ref="10Dst">Dst</a>, <a class="local col1 ref" href="#11Src" title='Src' data-ref="11Src">Src</a>, <a class="local col2 ref" href="#12Size" title='Size' data-ref="12Size">Size</a>);</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>unsigned</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE" title='llvm::AMDGPURegisterBankInfo::getBreakDownCost' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16getBreakDownCostERKNS_16RegisterBankInfo12ValueMappingEPKNS_12RegisterBankE">getBreakDownCost</dfn>(</td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> &amp;<dfn class="local col3 decl" id="13ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping &amp;' data-ref="13ValMapping">ValMapping</dfn>,</td></tr>
<tr><th id="82">82</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col4 decl" id="14CurBank" title='CurBank' data-type='const llvm::RegisterBank *' data-ref="14CurBank">CurBank</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ValMapping.NumBreakDowns == 2 &amp;&amp; ValMapping.BreakDown[0].Length == 32 &amp;&amp; ValMapping.BreakDown[0].StartIdx == 0 &amp;&amp; ValMapping.BreakDown[1].Length == 32 &amp;&amp; ValMapping.BreakDown[1].StartIdx == 32 &amp;&amp; ValMapping.BreakDown[0].RegBank == ValMapping.BreakDown[1].RegBank) ? void (0) : __assert_fail (&quot;ValMapping.NumBreakDowns == 2 &amp;&amp; ValMapping.BreakDown[0].Length == 32 &amp;&amp; ValMapping.BreakDown[0].StartIdx == 0 &amp;&amp; ValMapping.BreakDown[1].Length == 32 &amp;&amp; ValMapping.BreakDown[1].StartIdx == 32 &amp;&amp; ValMapping.BreakDown[0].RegBank == ValMapping.BreakDown[1].RegBank&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 88, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::NumBreakDowns" title='llvm::RegisterBankInfo::ValueMapping::NumBreakDowns' data-ref="llvm::RegisterBankInfo::ValueMapping::NumBreakDowns">NumBreakDowns</a> == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="84">84</th><td>         <a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="85">85</th><td>         <a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="86">86</th><td>         <a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a> == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="87">87</th><td>         <a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::StartIdx" title='llvm::RegisterBankInfo::PartialMapping::StartIdx' data-ref="llvm::RegisterBankInfo::PartialMapping::StartIdx">StartIdx</a> == <var>32</var> &amp;&amp;</td></tr>
<tr><th id="88">88</th><td>         <a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>[<var>0</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a> == <a class="local col3 ref" href="#13ValMapping" title='ValMapping' data-ref="13ValMapping">ValMapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>[<var>1</var>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <i>// 32-bit extract of a 64-bit value is just access of a subregister, so free.</i></td></tr>
<tr><th id="91">91</th><td><i>  // TODO: Cost of 0 hits assert, though it's not clear it's what we really</i></td></tr>
<tr><th id="92">92</th><td><i>  // want.</i></td></tr>
<tr><th id="93">93</th><td><i></i></td></tr>
<tr><th id="94">94</th><td><i>  // TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</i></td></tr>
<tr><th id="95">95</th><td><i>  // alignment restrictions, but this probably isn't important.</i></td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(</td></tr>
<tr><th id="100">100</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="15RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="15RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <b>if</b> (TRI-&gt;isSGPRClass(&amp;RC))</td></tr>
<tr><th id="103">103</th><td>    <b>return</b> getRegBank(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>return</b> getRegBank(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>);</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>template</b> &lt;<em>unsigned</em> NumOps&gt;</td></tr>
<tr><th id="109">109</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="110">110</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE" title='llvm::AMDGPURegisterBankInfo::addMappingFromTable' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo19addMappingFromTableERKNS_12MachineInstrERKNS_19MachineRegisterInfoESt5arrayIjXT_EENS_8ArrayRefINS0_14OpRegBankEntryIXT_EEEEE">addMappingFromTable</dfn>(</td></tr>
<tr><th id="111">111</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="17MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="17MRI">MRI</dfn>,</td></tr>
<tr><th id="112">112</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/array.html#std::array" title='std::array' data-ref="std::array">array</a>&lt;<em>unsigned</em>, <a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps">NumOps</a>&gt; <dfn class="local col8 decl" id="18RegSrcOpIdx" title='RegSrcOpIdx' data-type='const std::array&lt;unsigned int, NumOps&gt;' data-ref="18RegSrcOpIdx">RegSrcOpIdx</dfn>,</td></tr>
<tr><th id="113">113</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo::OpRegBankEntry" title='llvm::AMDGPURegisterBankInfo::OpRegBankEntry' data-ref="llvm::AMDGPURegisterBankInfo::OpRegBankEntry">OpRegBankEntry</a>&lt;<a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps">NumOps</a>&gt;&gt; <dfn class="local col9 decl" id="19Table" title='Table' data-type='ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt; &gt;' data-ref="19Table">Table</dfn>) <em>const</em> {</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="20AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="20AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *, <var>10</var>&gt; <dfn class="local col1 decl" id="21Operands" title='Operands' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 10&gt;' data-ref="21Operands">Operands</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22Sizes" title='Sizes' data-type='unsigned int [NumOps]' data-ref="22Sizes">Sizes</dfn>[<a class="tu ref" href="#NumOps" title='NumOps' data-ref="NumOps">NumOps</a>];</td></tr>
<tr><th id="120">120</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="23I" title='I' data-type='unsigned int' data-ref="23I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#23I" title='I' data-ref="23I">I</a> &lt; <a class="tu ref" href="#NumOps" title='NumOps' data-use='r' data-ref="NumOps">NumOps</a>; ++<a class="local col3 ref" href="#23I" title='I' data-ref="23I">I</a>) {</td></tr>
<tr><th id="121">121</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg">Reg</dfn> = <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.getOperand(<a class="local col8 ref" href="#18RegSrcOpIdx" title='RegSrcOpIdx' data-ref="18RegSrcOpIdx">RegSrcOpIdx</a>[<a class="local col3 ref" href="#23I" title='I' data-ref="23I">I</a>]).getReg();</td></tr>
<tr><th id="122">122</th><td>    Sizes[I] = getSizeInBits(Reg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="25I" title='I' data-type='unsigned int' data-ref="25I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="26E" title='E' data-type='unsigned int' data-ref="26E">E</dfn> = <a class="local col6 ref" href="#16MI" title='MI' data-ref="16MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>(); <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a> != <a class="local col6 ref" href="#26E" title='E' data-ref="26E">E</a>; ++<a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>) {</td></tr>
<tr><th id="126">126</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="27SizeI" title='SizeI' data-type='unsigned int' data-ref="27SizeI">SizeI</dfn> = getSizeInBits(MI.getOperand(I).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="127">127</th><td>    Operands[I] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, SizeI);</td></tr>
<tr><th id="128">128</th><td>  }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28MappingID" title='MappingID' data-type='unsigned int' data-ref="28MappingID">MappingID</dfn> = <var>0</var>;</td></tr>
<tr><th id="131">131</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="29Entry" title='Entry' data-type='const auto &amp;' data-ref="29Entry">Entry</dfn> : <a class="local col9 ref" href="#19Table" title='Table' data-ref="19Table">Table</a>) {</td></tr>
<tr><th id="132">132</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="30I" title='I' data-type='unsigned int' data-ref="30I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a> &lt; <a class="tu ref" href="#NumOps" title='NumOps' data-use='r' data-ref="NumOps">NumOps</a>; ++<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>) {</td></tr>
<tr><th id="133">133</th><td>      <em>int</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='int' data-ref="31OpIdx">OpIdx</dfn> = <a class="local col8 ref" href="#18RegSrcOpIdx" title='RegSrcOpIdx' data-ref="18RegSrcOpIdx">RegSrcOpIdx</a>[<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>];</td></tr>
<tr><th id="134">134</th><td>      <a class="local col1 ref" href="#21Operands" title='Operands' data-ref="21Operands">Operands</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#31OpIdx" title='OpIdx' data-ref="31OpIdx">OpIdx</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col9 ref" href="#29Entry" title='Entry' data-ref="29Entry">Entry</a>.RegBanks[<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>], <a class="local col2 ref" href="#22Sizes" title='Sizes' data-ref="22Sizes">Sizes</a>[<a class="local col0 ref" href="#30I" title='I' data-ref="30I">I</a>]);</td></tr>
<tr><th id="135">135</th><td>    }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <a class="local col0 ref" href="#20AltMappings" title='AltMappings' data-ref="20AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<a class="local col8 ref" href="#28MappingID" title='MappingID' data-ref="28MappingID">MappingID</a>++, <a class="local col9 ref" href="#29Entry" title='Entry' data-ref="29Entry">Entry</a>.Cost,</td></tr>
<tr><th id="138">138</th><td>                                                 <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col1 ref" href="#21Operands" title='Operands' data-ref="21Operands">Operands</a>),</td></tr>
<tr><th id="139">139</th><td>                                                 <a class="local col1 ref" href="#21Operands" title='Operands' data-ref="21Operands">Operands</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()));</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <a class="local col0 ref" href="#20AltMappings" title='AltMappings' data-ref="20AltMappings">AltMappings</a>;</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="146">146</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo48getInstrAlternativeMappingsIntrinsicWSideEffectsERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getInstrAlternativeMappingsIntrinsicWSideEffects</dfn>(</td></tr>
<tr><th id="147">147</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="32MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="33MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="33MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>switch</b> (<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getIntrinsicIDEv" title='llvm::MachineOperand::getIntrinsicID' data-ref="_ZNK4llvm14MachineOperand14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="150">150</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_load</span>: {</td></tr>
<tr><th id="151">151</th><td>    <em>static</em> <em>const</em> OpRegBankEntry&lt;<var>3</var>&gt; Table[<var>4</var>] = {</td></tr>
<tr><th id="152">152</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="153">153</th><td>      { { <span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">SGPRRegBankID</span>, <span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">VGPRRegBankID</span>, <span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">SGPRRegBankID</span> }, <var>1</var> },</td></tr>
<tr><th id="154">154</th><td>      { { <span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">SGPRRegBankID</span>, <span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">VGPRRegBankID</span>, <span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">VGPRRegBankID</span> }, <var>1</var> },</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>      <i>// Waterfall loop needed for rsrc. In the worst case this will execute</i></td></tr>
<tr><th id="157">157</th><td><i>      // approximately an extra 10 * wavesize + 2 instructions.</i></td></tr>
<tr><th id="158">158</th><td>      { { <span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">VGPRRegBankID</span>, <span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">VGPRRegBankID</span>, <span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;getRegBankID&apos;?">AMDGPU</span>::<span class='error' title="reference to non-static member function must be called">SGPRRegBankID</span> }, <var>1000</var> },</td></tr>
<tr><th id="159">159</th><td>      { { AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> }, <var>1000</var> }</td></tr>
<tr><th id="160">160</th><td>    };</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>    <i>// rsrc, voffset, offset</i></td></tr>
<tr><th id="163">163</th><td>    <em>const</em> std::array&lt;<em>unsigned</em>, <var>3</var>&gt; RegSrcOpIdx = { { <var>2</var>, <var>3</var>, <var>4</var> } };</td></tr>
<tr><th id="164">164</th><td>    <b>return</b> addMappingFromTable&lt;<var>3</var>&gt;(MI, MRI, RegSrcOpIdx, makeArrayRef(Table));</td></tr>
<tr><th id="165">165</th><td>  }</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_buffer_load</span>: {</td></tr>
<tr><th id="167">167</th><td>    <em>static</em> <em>const</em> OpRegBankEntry&lt;<var>2</var>&gt; Table[<var>4</var>] = {</td></tr>
<tr><th id="168">168</th><td>      <i>// Perfectly legal.</i></td></tr>
<tr><th id="169">169</th><td>      { { AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> }, <var>1</var> },</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>      <i>// Only need 1 register in loop</i></td></tr>
<tr><th id="172">172</th><td>      { { AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> }, <var>300</var> },</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>      <i>// Have to waterfall the resource.</i></td></tr>
<tr><th id="175">175</th><td>      { { AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> }, <var>1000</var> },</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>      <i>// Have to waterfall the resource, and the offset.</i></td></tr>
<tr><th id="178">178</th><td>      { { AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span> }, <var>1500</var> }</td></tr>
<tr><th id="179">179</th><td>    };</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <i>// rsrc, offset</i></td></tr>
<tr><th id="182">182</th><td>    <em>const</em> std::array&lt;<em>unsigned</em>, <var>2</var>&gt; RegSrcOpIdx = { { <var>2</var>, <var>3</var> } };</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> addMappingFromTable&lt;<var>2</var>&gt;(MI, MRI, RegSrcOpIdx, makeArrayRef(Table));</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td>  <b>default</b>:</td></tr>
<tr><th id="186">186</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>);</td></tr>
<tr><th id="187">187</th><td>  }</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="191">191</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(</td></tr>
<tr><th id="192">192</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="34MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn> = *<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="195">195</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="36MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="36MRI">MRI</dfn> = <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a> <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="37AltMappings" title='AltMappings' data-type='InstructionMappings' data-ref="37AltMappings">AltMappings</dfn>;</td></tr>
<tr><th id="199">199</th><td>  <b>switch</b> (<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#226" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND">G_AND</a>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#229" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR">G_OR</a>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#232" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR">G_XOR</a>: {</td></tr>
<tr><th id="203">203</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Size" title='Size' data-type='unsigned int' data-ref="38Size">Size</dfn> = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="204">204</th><td>    <b>if</b> (<a class="local col8 ref" href="#38Size" title='Size' data-ref="38Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="205">205</th><td>      <b>break</b>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col9 decl" id="39SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="39SSMapping">SSMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="208">208</th><td>      <var>1</var>, <var>1</var>, getOperandsMapping(</td></tr>
<tr><th id="209">209</th><td>        {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="210">210</th><td>         AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="211">211</th><td>         AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="212">212</th><td>      <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="213">213</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#39SSMapping" title='SSMapping' data-ref="39SSMapping">SSMapping</a>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col0 decl" id="40VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="40VVMapping">VVMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="216">216</th><td>      <var>2</var>, <var>2</var>, getOperandsMapping(</td></tr>
<tr><th id="217">217</th><td>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="218">218</th><td>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="219">219</th><td>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="220">220</th><td>      <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="221">221</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#40VVMapping" title='VVMapping' data-ref="40VVMapping">VVMapping</a>);</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col1 decl" id="41SVMapping" title='SVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="41SVMapping">SVMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="224">224</th><td>      <var>3</var>, <var>3</var>, getOperandsMapping(</td></tr>
<tr><th id="225">225</th><td>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="226">226</th><td>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="227">227</th><td>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="228">228</th><td>      <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="229">229</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#41SVMapping" title='SVMapping' data-ref="41SVMapping">SVMapping</a>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <i>// SGPR in LHS is slightly preferrable, so make it VS more expnesive than</i></td></tr>
<tr><th id="232">232</th><td><i>    // SV.</i></td></tr>
<tr><th id="233">233</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col2 decl" id="42VSMapping" title='VSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="42VSMapping">VSMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="234">234</th><td>      <var>3</var>, <var>4</var>, getOperandsMapping(</td></tr>
<tr><th id="235">235</th><td>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="236">236</th><td>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="237">237</th><td>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="238">238</th><td>      <var>3</var>); <i>// Num Operands</i></td></tr>
<tr><th id="239">239</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col2 ref" href="#42VSMapping" title='VSMapping' data-ref="42VSMapping">VSMapping</a>);</td></tr>
<tr><th id="240">240</th><td>    <b>break</b>;</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>: {</td></tr>
<tr><th id="243">243</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43Size" title='Size' data-type='unsigned int' data-ref="43Size">Size</dfn> = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="244">244</th><td>    <i>// FIXME: Should we be hard coding the size for these mappings?</i></td></tr>
<tr><th id="245">245</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="44SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="44SSMapping">SSMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="246">246</th><td>        <var>1</var>, <var>1</var>, getOperandsMapping(</td></tr>
<tr><th id="247">247</th><td>                  {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="248">248</th><td>                   AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>64</var>)}),</td></tr>
<tr><th id="249">249</th><td>        <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="250">250</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#44SSMapping" title='SSMapping' data-ref="44SSMapping">SSMapping</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col5 decl" id="45VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="45VVMapping">VVMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="253">253</th><td>        <var>2</var>, <var>1</var>, getOperandsMapping(</td></tr>
<tr><th id="254">254</th><td>                  {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="255">255</th><td>                   AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>64</var>)}),</td></tr>
<tr><th id="256">256</th><td>        <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="257">257</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col5 ref" href="#45VVMapping" title='VVMapping' data-ref="45VVMapping">VVMapping</a>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <i>// FIXME: Should this be the pointer-size (64-bits) or the size of the</i></td></tr>
<tr><th id="260">260</th><td><i>    // register that will hold the bufffer resourc (128-bits).</i></td></tr>
<tr><th id="261">261</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col6 decl" id="46VSMapping" title='VSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="46VSMapping">VSMapping</dfn> = getInstructionMapping(</td></tr>
<tr><th id="262">262</th><td>        <var>3</var>, <var>1</var>, getOperandsMapping(</td></tr>
<tr><th id="263">263</th><td>                  {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="264">264</th><td>                   AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>64</var>)}),</td></tr>
<tr><th id="265">265</th><td>        <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="266">266</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col6 ref" href="#46VSMapping" title='VSMapping' data-ref="46VSMapping">VSMapping</a>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>: {</td></tr>
<tr><th id="272">272</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47Size" title='Size' data-type='unsigned int' data-ref="47Size">Size</dfn> = getSizeInBits(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="273">273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col8 decl" id="48SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="48SSMapping">SSMapping</dfn> = getInstructionMapping(<var>1</var>, <var>1</var>,</td></tr>
<tr><th id="274">274</th><td>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="275">275</th><td>                          <b>nullptr</b>, <i>// Predicate operand.</i></td></tr>
<tr><th id="276">276</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="277">277</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="278">278</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="279">279</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col8 ref" href="#48SSMapping" title='SSMapping' data-ref="48SSMapping">SSMapping</a>);</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col9 decl" id="49SVMapping" title='SVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="49SVMapping">SVMapping</dfn> = getInstructionMapping(<var>2</var>, <var>1</var>,</td></tr>
<tr><th id="282">282</th><td>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="283">283</th><td>                          <b>nullptr</b>, <i>// Predicate operand.</i></td></tr>
<tr><th id="284">284</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="285">285</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="286">286</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="287">287</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col9 ref" href="#49SVMapping" title='SVMapping' data-ref="49SVMapping">SVMapping</a>);</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col0 decl" id="50VSMapping" title='VSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="50VSMapping">VSMapping</dfn> = getInstructionMapping(<var>3</var>, <var>1</var>,</td></tr>
<tr><th id="290">290</th><td>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="291">291</th><td>                          <b>nullptr</b>, <i>// Predicate operand.</i></td></tr>
<tr><th id="292">292</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="293">293</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="294">294</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="295">295</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#50VSMapping" title='VSMapping' data-ref="50VSMapping">VSMapping</a>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col1 decl" id="51VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="51VVMapping">VVMapping</dfn> = getInstructionMapping(<var>4</var>, <var>1</var>,</td></tr>
<tr><th id="298">298</th><td>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="299">299</th><td>                          <b>nullptr</b>, <i>// Predicate operand.</i></td></tr>
<tr><th id="300">300</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="301">301</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="302">302</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="303">303</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col1 ref" href="#51VVMapping" title='VVMapping' data-ref="51VVMapping">VVMapping</a>);</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>    <b>return</b> <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>;</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="308">308</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="52Size" title='Size' data-type='unsigned int' data-ref="52Size">Size</dfn> = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="309">309</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col3 decl" id="53SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="53SSMapping">SSMapping</dfn> = getInstructionMapping(<var>1</var>, <var>1</var>,</td></tr>
<tr><th id="310">310</th><td>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="311">311</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="312">312</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="313">313</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="314">314</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="315">315</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col3 ref" href="#53SSMapping" title='SSMapping' data-ref="53SSMapping">SSMapping</a>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col4 decl" id="54VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="54VVMapping">VVMapping</dfn> = getInstructionMapping(<var>2</var>, <var>1</var>,</td></tr>
<tr><th id="318">318</th><td>      getOperandsMapping({AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="319">319</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="320">320</th><td>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="321">321</th><td>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size)}),</td></tr>
<tr><th id="322">322</th><td>      <var>4</var>); <i>// Num Operands</i></td></tr>
<tr><th id="323">323</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col4 ref" href="#54VVMapping" title='VVMapping' data-ref="54VVMapping">VVMapping</a>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>    <b>return</b> <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>;</td></tr>
<tr><th id="326">326</th><td>  }</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#382" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE">G_UADDE</a>:</td></tr>
<tr><th id="328">328</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#390" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE">G_USUBE</a>:</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#398" title='llvm::TargetOpcode::G_SADDE' data-ref="llvm::TargetOpcode::G_SADDE">G_SADDE</a>:</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#406" title='llvm::TargetOpcode::G_SSUBE' data-ref="llvm::TargetOpcode::G_SSUBE">G_SSUBE</a>: {</td></tr>
<tr><th id="331">331</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55Size" title='Size' data-type='unsigned int' data-ref="55Size">Size</dfn> = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="332">332</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col6 decl" id="56SSMapping" title='SSMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="56SSMapping">SSMapping</dfn> = getInstructionMapping(<var>1</var>, <var>1</var>,</td></tr>
<tr><th id="333">333</th><td>      getOperandsMapping(</td></tr>
<tr><th id="334">334</th><td>        {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="335">335</th><td>         AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="336">336</th><td>         AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="337">337</th><td>         AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size),</td></tr>
<tr><th id="338">338</th><td>         AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>, <var>1</var>)}),</td></tr>
<tr><th id="339">339</th><td>      <var>5</var>); <i>// Num Operands</i></td></tr>
<tr><th id="340">340</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col6 ref" href="#56SSMapping" title='SSMapping' data-ref="56SSMapping">SSMapping</a>);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col7 decl" id="57VVMapping" title='VVMapping' data-type='const llvm::RegisterBankInfo::InstructionMapping &amp;' data-ref="57VVMapping">VVMapping</dfn> = getInstructionMapping(<var>2</var>, <var>1</var>,</td></tr>
<tr><th id="343">343</th><td>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="344">344</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>),</td></tr>
<tr><th id="345">345</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="346">346</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size),</td></tr>
<tr><th id="347">347</th><td>                          AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>)}),</td></tr>
<tr><th id="348">348</th><td>      <var>5</var>); <i>// Num Operands</i></td></tr>
<tr><th id="349">349</th><td>    <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col7 ref" href="#57VVMapping" title='VVMapping' data-ref="57VVMapping">VVMapping</a>);</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="local col7 ref" href="#37AltMappings" title='AltMappings' data-ref="37AltMappings">AltMappings</a>;</td></tr>
<tr><th id="351">351</th><td>  }</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_BRCOND&apos; in namespace &apos;llvm::AMDGPU&apos;">G_BRCOND</span>: {</td></tr>
<tr><th id="353">353</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() == 1) ? void (0) : __assert_fail (&quot;MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 353, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits() == <var>1</var>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>    <em>const</em> InstructionMapping &amp;SMapping = getInstructionMapping(</td></tr>
<tr><th id="356">356</th><td>      <var>1</var>, <var>1</var>, getOperandsMapping(</td></tr>
<tr><th id="357">357</th><td>        {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>, <var>1</var>), <b>nullptr</b>}),</td></tr>
<tr><th id="358">358</th><td>      <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="359">359</th><td>    AltMappings.push_back(&amp;SMapping);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>    <em>const</em> InstructionMapping &amp;VMapping = getInstructionMapping(</td></tr>
<tr><th id="362">362</th><td>      <var>1</var>, <var>1</var>, getOperandsMapping(</td></tr>
<tr><th id="363">363</th><td>        {AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>), <b>nullptr</b> }),</td></tr>
<tr><th id="364">364</th><td>      <var>2</var>); <i>// Num Operands</i></td></tr>
<tr><th id="365">365</th><td>    AltMappings.push_back(&amp;VMapping);</td></tr>
<tr><th id="366">366</th><td>    <b>return</b> AltMappings;</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTRINSIC_W_SIDE_EFFECTS&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTRINSIC_W_SIDE_EFFECTS</span>:</td></tr>
<tr><th id="369">369</th><td>    <b>return</b> getInstrAlternativeMappingsIntrinsicWSideEffects(MI, MRI);</td></tr>
<tr><th id="370">370</th><td>  <b>default</b>:</td></tr>
<tr><th id="371">371</th><td>    <b>break</b>;</td></tr>
<tr><th id="372">372</th><td>  }</td></tr>
<tr><th id="373">373</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm16RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</a>(<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a>);</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorIjLj2EEENS_3LLTEj" title='llvm::AMDGPURegisterBankInfo::split64BitValueForMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo25split64BitValueForMappingERNS_16MachineIRBuilderERNS_11SmallVectorIjLj2EEENS_3LLTEj">split64BitValueForMapping</dfn>(</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="58B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="58B">B</dfn>,</td></tr>
<tr><th id="378">378</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; &amp;<dfn class="local col9 decl" id="59Regs" title='Regs' data-type='SmallVector&lt;unsigned int, 2&gt; &amp;' data-ref="59Regs">Regs</dfn>,</td></tr>
<tr><th id="379">379</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="60HalfTy" title='HalfTy' data-type='llvm::LLT' data-ref="60HalfTy">HalfTy</dfn>,</td></tr>
<tr><th id="380">380</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61Reg" title='Reg' data-type='unsigned int' data-ref="61Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="381">381</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HalfTy.getSizeInBits() == 32) ? void (0) : __assert_fail (&quot;HalfTy.getSizeInBits() == 32&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 381, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#60HalfTy" title='HalfTy' data-ref="60HalfTy">HalfTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>);</td></tr>
<tr><th id="382">382</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="62MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="62MRI">MRI</dfn> = <a class="local col8 ref" href="#58B" title='B' data-ref="58B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="383">383</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63LoLHS" title='LoLHS' data-type='unsigned int' data-ref="63LoLHS">LoLHS</dfn> = <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#60HalfTy" title='HalfTy' data-ref="60HalfTy">HalfTy</a>);</td></tr>
<tr><th id="384">384</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64HiLHS" title='HiLHS' data-type='unsigned int' data-ref="64HiLHS">HiLHS</dfn> = <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#60HalfTy" title='HalfTy' data-ref="60HalfTy">HalfTy</a>);</td></tr>
<tr><th id="385">385</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col5 decl" id="65Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="65Bank">Bank</dfn> = <span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Reg, *MRI, *TRI);</td></tr>
<tr><th id="386">386</th><td>  <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col3 ref" href="#63LoLHS" title='LoLHS' data-ref="63LoLHS">LoLHS</a>, *<a class="local col5 ref" href="#65Bank" title='Bank' data-ref="65Bank">Bank</a>);</td></tr>
<tr><th id="387">387</th><td>  <a class="local col2 ref" href="#62MRI" title='MRI' data-ref="62MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col4 ref" href="#64HiLHS" title='HiLHS' data-ref="64HiLHS">HiLHS</a>, *<a class="local col5 ref" href="#65Bank" title='Bank' data-ref="65Bank">Bank</a>);</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <a class="local col9 ref" href="#59Regs" title='Regs' data-ref="59Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#63LoLHS" title='LoLHS' data-ref="63LoLHS">LoLHS</a>);</td></tr>
<tr><th id="390">390</th><td>  <a class="local col9 ref" href="#59Regs" title='Regs' data-ref="59Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#64HiLHS" title='HiLHS' data-ref="64HiLHS">HiLHS</a>);</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;G_UNMERGE_VALUES&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UNMERGE_VALUES</span>)</td></tr>
<tr><th id="393">393</th><td>    .addDef(LoLHS)</td></tr>
<tr><th id="394">394</th><td>    .addDef(HiLHS)</td></tr>
<tr><th id="395">395</th><td>    .addUse(Reg);</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><i class="doc" data-doc="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefIjEENS_3LLTE">/// Replace the current type each register in<span class="command"> \p</span> <span class="arg">Regs</span> has with<span class="command"> \p</span> <span class="arg">NewTy</span></i></td></tr>
<tr><th id="399">399</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefIjEENS_3LLTE" title='setRegsToType' data-type='void setRegsToType(llvm::MachineRegisterInfo &amp; MRI, ArrayRef&lt;unsigned int&gt; Regs, llvm::LLT NewTy)' data-ref="_ZL13setRegsToTypeRN4llvm19MachineRegisterInfoENS_8ArrayRefIjEENS_3LLTE">setRegsToType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="66MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="66MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="67Regs" title='Regs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="67Regs">Regs</dfn>,</td></tr>
<tr><th id="400">400</th><td>                          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="68NewTy" title='NewTy' data-type='llvm::LLT' data-ref="68NewTy">NewTy</dfn>) {</td></tr>
<tr><th id="401">401</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69Reg" title='Reg' data-type='unsigned int' data-ref="69Reg">Reg</dfn> : <a class="local col7 ref" href="#67Regs" title='Regs' data-ref="67Regs">Regs</a>) {</td></tr>
<tr><th id="402">402</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(Reg).getSizeInBits() == NewTy.getSizeInBits()) ? void (0) : __assert_fail (&quot;MRI.getType(Reg).getSizeInBits() == NewTy.getSizeInBits()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 402, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66MRI" title='MRI' data-ref="66MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#69Reg" title='Reg' data-ref="69Reg">Reg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <a class="local col8 ref" href="#68NewTy" title='NewTy' data-ref="68NewTy">NewTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="403">403</th><td>    <a class="local col6 ref" href="#66MRI" title='MRI' data-ref="66MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</a>(<a class="local col9 ref" href="#69Reg" title='Reg' data-ref="69Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#68NewTy" title='NewTy' data-ref="68NewTy">NewTy</a>);</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="tu decl def" id="_ZL16getHalfSizedTypeN4llvm3LLTE" title='getHalfSizedType' data-type='llvm::LLT getHalfSizedType(llvm::LLT Ty)' data-ref="_ZL16getHalfSizedTypeN4llvm3LLTE">getHalfSizedType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="70Ty" title='Ty' data-type='llvm::LLT' data-ref="70Ty">Ty</dfn>) {</td></tr>
<tr><th id="408">408</th><td>  <b>if</b> (<a class="local col0 ref" href="#70Ty" title='Ty' data-ref="70Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="409">409</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty.getNumElements() % 2 == 0) ? void (0) : __assert_fail (&quot;Ty.getNumElements() % 2 == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 409, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70Ty" title='Ty' data-ref="70Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() % <var>2</var> == <var>0</var>);</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col0 ref" href="#70Ty" title='Ty' data-ref="70Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() / <var>2</var>, <a class="local col0 ref" href="#70Ty" title='Ty' data-ref="70Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>());</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ty.getSizeInBits() % 2 == 0) ? void (0) : __assert_fail (&quot;Ty.getSizeInBits() % 2 == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 413, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70Ty" title='Ty' data-ref="70Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>2</var> == <var>0</var>);</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col0 ref" href="#70Ty" title='Ty' data-ref="70Ty">Ty</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>2</var>);</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i class="doc">/// Legalize instruction<span class="command"> \p</span> <span class="arg">MI</span> where operands in<span class="command"> \p</span> <span class="arg">OpIndices</span> must be SGPRs. If</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</i></td></tr>
<tr><th id="419">419</th><td><i class="doc">/// execute the instruction for each unique combination of values in all lanes</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">/// in the wave. The block will be split such that rest of the instructions are</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">/// moved to a new block.</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">///</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">/// Essentially performs this loop:</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">//</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">/// Save Execution Mask</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">/// For (Lane : Wavefront) {</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">///   Enable Lane, Disable all other lanes</i></td></tr>
<tr><th id="428">428</th><td><i class="doc">///   SGPR = read SGPR value for current lane from VGPR</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">///   VGPRResult[Lane] = use_op SGPR</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">/// }</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">/// Restore Execution Mask</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">///</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">/// There is additional complexity to try for compare values to identify the</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">/// unique values used.</i></td></tr>
<tr><th id="435">435</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</dfn>(</td></tr>
<tr><th id="436">436</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="71MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="72MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="72MRI">MRI</dfn>,</td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="73OpIndices" title='OpIndices' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="73OpIndices">OpIndices</dfn>) <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="74MF" title='MF' data-type='llvm::MachineFunction *' data-ref="74MF">MF</dfn> = <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="439">439</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="75ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="75ST">ST</dfn> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="440">440</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="76TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="76TII">TII</dfn> = <a class="local col5 ref" href="#75ST" title='ST' data-ref="75ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="77I" title='I' data-type='MachineBasicBlock::iterator' data-ref="77I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>);</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="78MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="78MBB">MBB</dfn> = *<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="79DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="79DL">DL</dfn> = <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <i>// Use a set to avoid extra readfirstlanes in the case where multiple operands</i></td></tr>
<tr><th id="447">447</th><td><i>  // are the same register.</i></td></tr>
<tr><th id="448">448</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="80SGPROperandRegs" title='SGPROperandRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="80SGPROperandRegs">SGPROperandRegs</dfn>;</td></tr>
<tr><th id="449">449</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81Op" title='Op' data-type='unsigned int' data-ref="81Op">Op</dfn> : <a class="local col3 ref" href="#73OpIndices" title='OpIndices' data-ref="73OpIndices">OpIndices</a>) {</td></tr>
<tr><th id="450">450</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(Op).isUse()) ? void (0) : __assert_fail (&quot;MI.getOperand(Op).isUse()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 450, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81Op" title='Op' data-ref="81Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>());</td></tr>
<tr><th id="451">451</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82Reg" title='Reg' data-type='unsigned int' data-ref="82Reg">Reg</dfn> = <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81Op" title='Op' data-ref="81Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="452">452</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col3 decl" id="83OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="83OpBank">OpBank</dfn> = <span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Reg, MRI, *TRI);</td></tr>
<tr><th id="453">453</th><td>    <b>if</b> (OpBank-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>)</td></tr>
<tr><th id="454">454</th><td>      <a class="local col0 ref" href="#80SGPROperandRegs" title='SGPROperandRegs' data-ref="80SGPROperandRegs">SGPROperandRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col2 ref" href="#82Reg" title='Reg' data-ref="82Reg">Reg</a>);</td></tr>
<tr><th id="455">455</th><td>  }</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// No operands need to be replaced, so no need to loop.</i></td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="local col0 ref" href="#80SGPROperandRegs" title='SGPROperandRegs' data-ref="80SGPROperandRegs">SGPROperandRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5emptyEv" title='llvm::SmallSet::empty' data-ref="_ZNK4llvm8SmallSet5emptyEv">empty</a>())</td></tr>
<tr><th id="459">459</th><td>    <b>return</b>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col4 decl" id="84B" title='B' data-type='llvm::MachineIRBuilder' data-ref="84B">B</dfn><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>);</td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="85ResultRegs" title='ResultRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="85ResultRegs">ResultRegs</dfn>;</td></tr>
<tr><th id="463">463</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="86InitResultRegs" title='InitResultRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="86InitResultRegs">InitResultRegs</dfn>;</td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="87PhiRegs" title='PhiRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="87PhiRegs">PhiRegs</dfn>;</td></tr>
<tr><th id="465">465</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="88Def" title='Def' data-type='llvm::MachineOperand &amp;' data-ref="88Def">Def</dfn> : <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="466">466</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="89ResTy" title='ResTy' data-type='llvm::LLT' data-ref="89ResTy">ResTy</dfn> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#88Def" title='Def' data-ref="88Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="467">467</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="90DefBank" title='DefBank' data-type='const llvm::RegisterBank *' data-ref="90DefBank">DefBank</dfn> = <span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Def.getReg(), MRI, *TRI);</td></tr>
<tr><th id="468">468</th><td>    <a class="local col5 ref" href="#85ResultRegs" title='ResultRegs' data-ref="85ResultRegs">ResultRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#88Def" title='Def' data-ref="88Def">Def</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="469">469</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91InitReg" title='InitReg' data-type='unsigned int' data-ref="91InitReg">InitReg</dfn> = <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col9 ref" href="#89ResTy" title='ResTy' data-ref="89ResTy">ResTy</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="470">470</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92PhiReg" title='PhiReg' data-type='unsigned int' data-ref="92PhiReg">PhiReg</dfn> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#89ResTy" title='ResTy' data-ref="89ResTy">ResTy</a>);</td></tr>
<tr><th id="471">471</th><td>    <a class="local col6 ref" href="#86InitResultRegs" title='InitResultRegs' data-ref="86InitResultRegs">InitResultRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#91InitReg" title='InitReg' data-ref="91InitReg">InitReg</a>);</td></tr>
<tr><th id="472">472</th><td>    <a class="local col7 ref" href="#87PhiRegs" title='PhiRegs' data-ref="87PhiRegs">PhiRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#92PhiReg" title='PhiReg' data-ref="92PhiReg">PhiReg</a>);</td></tr>
<tr><th id="473">473</th><td>    <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col2 ref" href="#92PhiReg" title='PhiReg' data-ref="92PhiReg">PhiReg</a>, *<a class="local col0 ref" href="#90DefBank" title='DefBank' data-ref="90DefBank">DefBank</a>);</td></tr>
<tr><th id="474">474</th><td>    <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</a>(<a class="local col1 ref" href="#91InitReg" title='InitReg' data-ref="91InitReg">InitReg</a>, *<a class="local col0 ref" href="#90DefBank" title='DefBank' data-ref="90DefBank">DefBank</a>);</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93SaveExecReg" title='SaveExecReg' data-type='unsigned int' data-ref="93SaveExecReg">SaveExecReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="478">478</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="94InitSaveExecReg" title='InitSaveExecReg' data-type='unsigned int' data-ref="94InitSaveExecReg">InitSaveExecReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i>// Don't bother using generic instructions/registers for the exec mask.</i></td></tr>
<tr><th id="481">481</th><td>  <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="482">482</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col4 ref" href="#94InitSaveExecReg" title='InitSaveExecReg' data-ref="94InitSaveExecReg">InitSaveExecReg</a>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95PhiExec" title='PhiExec' data-type='unsigned int' data-ref="95PhiExec">PhiExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="485">485</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96NewExec" title='NewExec' data-type='unsigned int' data-ref="96NewExec">NewExec</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <i>// To insert the loop we need to split the block. Move everything before this</i></td></tr>
<tr><th id="488">488</th><td><i>  // point to a new block, and insert a new empty block before this instruction.</i></td></tr>
<tr><th id="489">489</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="97LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="97LoopBB">LoopBB</dfn> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="98RemainderBB" title='RemainderBB' data-type='llvm::MachineBasicBlock *' data-ref="98RemainderBB">RemainderBB</dfn> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="491">491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="99RestoreExecBB" title='RestoreExecBB' data-type='llvm::MachineBasicBlock *' data-ref="99RestoreExecBB">RestoreExecBB</dfn> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="492">492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col0 decl" id="100MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="100MBBI">MBBI</dfn><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE9referenceE">(</a><a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>);</td></tr>
<tr><th id="493">493</th><td>  <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#100MBBI" title='MBBI' data-ref="100MBBI">MBBI</a>;</td></tr>
<tr><th id="494">494</th><td>  <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#100MBBI" title='MBBI' data-ref="100MBBI">MBBI</a>, <a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>);</td></tr>
<tr><th id="495">495</th><td>  <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#100MBBI" title='MBBI' data-ref="100MBBI">MBBI</a>, <a class="local col9 ref" href="#99RestoreExecBB" title='RestoreExecBB' data-ref="99RestoreExecBB">RestoreExecBB</a>);</td></tr>
<tr><th id="496">496</th><td>  <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, true, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#100MBBI" title='MBBI' data-ref="100MBBI">MBBI</a>, <a class="local col8 ref" href="#98RemainderBB" title='RemainderBB' data-ref="98RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col9 ref" href="#99RestoreExecBB" title='RestoreExecBB' data-ref="99RestoreExecBB">RestoreExecBB</a>);</td></tr>
<tr><th id="499">499</th><td>  <a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// Move the rest of the block into a new block.</i></td></tr>
<tr><th id="502">502</th><td>  <a class="local col8 ref" href="#98RemainderBB" title='RemainderBB' data-ref="98RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(&amp;<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>);</td></tr>
<tr><th id="503">503</th><td>  <a class="local col8 ref" href="#98RemainderBB" title='RemainderBB' data-ref="98RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col8 ref" href="#98RemainderBB" title='RemainderBB' data-ref="98RemainderBB">RemainderBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), &amp;<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>, <a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>);</td></tr>
<tr><th id="506">506</th><td>  <a class="local col9 ref" href="#99RestoreExecBB" title='RestoreExecBB' data-ref="99RestoreExecBB">RestoreExecBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col8 ref" href="#98RemainderBB" title='RemainderBB' data-ref="98RemainderBB">RemainderBB</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a></span>, <a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>)</td></tr>
<tr><th id="511">511</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col5 ref" href="#95PhiExec" title='PhiExec' data-ref="95PhiExec">PhiExec</a>)</td></tr>
<tr><th id="512">512</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#94InitSaveExecReg" title='InitSaveExecReg' data-ref="94InitSaveExecReg">InitSaveExecReg</a>)</td></tr>
<tr><th id="513">513</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(&amp;<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>)</td></tr>
<tr><th id="514">514</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#96NewExec" title='NewExec' data-ref="96NewExec">NewExec</a>)</td></tr>
<tr><th id="515">515</th><td>    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="101Result" title='Result' data-type='std::tuple&lt;unsigned int &amp;, unsigned int &amp;, unsigned int &amp;&gt;' data-ref="101Result">Result</dfn> : <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm3zipEOT_OT0_DpOT1_" title='llvm::zip' data-ref="_ZN4llvm3zipEOT_OT0_DpOT1_">zip</a>(<span class='refarg'><a class="local col6 ref" href="#86InitResultRegs" title='InitResultRegs' data-ref="86InitResultRegs">InitResultRegs</a></span>, <span class='refarg'><a class="local col5 ref" href="#85ResultRegs" title='ResultRegs' data-ref="85ResultRegs">ResultRegs</a></span>, <span class='refarg'><a class="local col7 ref" href="#87PhiRegs" title='PhiRegs' data-ref="87PhiRegs">PhiRegs</a></span>)) {</td></tr>
<tr><th id="518">518</th><td>    <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>)</td></tr>
<tr><th id="519">519</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3getRSt5tupleIJDpT0_EE" title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE">get</a>&lt;<var>2</var>&gt;(<span class='refarg'><a class="local col1 ref" href="#101Result" title='Result' data-ref="101Result">Result</a></span>))</td></tr>
<tr><th id="520">520</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3getRSt5tupleIJDpT0_EE" title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE">get</a>&lt;<var>0</var>&gt;(<span class='refarg'><a class="local col1 ref" href="#101Result" title='Result' data-ref="101Result">Result</a></span>)) <i>// Initial value / implicit_def</i></td></tr>
<tr><th id="521">521</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(&amp;<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>)</td></tr>
<tr><th id="522">522</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/tuple.html#_ZSt3getRSt5tupleIJDpT0_EE" title='std::get' data-ref="_ZSt3getRSt5tupleIJDpT0_EE">get</a>&lt;<var>1</var>&gt;(<span class='refarg'><a class="local col1 ref" href="#101Result" title='Result' data-ref="101Result">Result</a></span>)) <i>// Mid-loop value.</i></td></tr>
<tr><th id="523">523</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEh">addMBB</a>(<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>);</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// Move the instruction into the loop.</i></td></tr>
<tr><th id="527">527</th><td>  <a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a>);</td></tr>
<tr><th id="528">528</th><td>  <a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a></span>);</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102CondReg" title='CondReg' data-type='unsigned int' data-ref="102CondReg">CondReg</dfn> = AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="103Op">Op</dfn> : <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="535">535</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="536">536</th><td>      <b>continue</b>;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op.isDef()) ? void (0) : __assert_fail (&quot;!Op.isDef()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 538, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>());</td></tr>
<tr><th id="539">539</th><td>    <b>if</b> (<a class="local col0 ref" href="#80SGPROperandRegs" title='SGPROperandRegs' data-ref="80SGPROperandRegs">SGPROperandRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="540">540</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="104OpTy" title='OpTy' data-type='llvm::LLT' data-ref="104OpTy">OpTy</dfn> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="541">541</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="105OpSize" title='OpSize' data-type='unsigned int' data-ref="105OpSize">OpSize</dfn> = <a class="local col4 ref" href="#104OpTy" title='OpTy' data-ref="104OpTy">OpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>      <i>// Can only do a readlane of 32-bit pieces.</i></td></tr>
<tr><th id="544">544</th><td>      <b>if</b> (<a class="local col5 ref" href="#105OpSize" title='OpSize' data-ref="105OpSize">OpSize</a> == <var>32</var>) {</td></tr>
<tr><th id="545">545</th><td>        <i>// Avoid extra copies in the simple case of one 32-bit register.</i></td></tr>
<tr><th id="546">546</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="106CurrentLaneOpReg" title='CurrentLaneOpReg' data-type='unsigned int' data-ref="106CurrentLaneOpReg">CurrentLaneOpReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="547">547</th><td>        <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</a>(<a class="local col6 ref" href="#106CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="106CurrentLaneOpReg">CurrentLaneOpReg</a>, <a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#104OpTy" title='OpTy' data-ref="104OpTy">OpTy</a>);</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>        constrainGenericRegister(Op.getReg(), AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>, MRI);</td></tr>
<tr><th id="550">550</th><td>        <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="551">551</th><td>        BuildMI(*LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>), CurrentLaneOpReg)</td></tr>
<tr><th id="552">552</th><td>          .addReg(Op.getReg());</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="107NewCondReg" title='NewCondReg' data-type='unsigned int' data-ref="107NewCondReg">NewCondReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>);</td></tr>
<tr><th id="555">555</th><td>        <em>bool</em> <dfn class="local col8 decl" id="108First" title='First' data-type='bool' data-ref="108First">First</dfn> = CondReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="556">556</th><td>        <b>if</b> (<a class="local col8 ref" href="#108First" title='First' data-ref="108First">First</a>)</td></tr>
<tr><th id="557">557</th><td>          <a class="local col2 ref" href="#102CondReg" title='CondReg' data-ref="102CondReg">CondReg</a> = <a class="local col7 ref" href="#107NewCondReg" title='NewCondReg' data-ref="107NewCondReg">NewCondReg</a>;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>        <i>// Compare the just read M0 value to all possible Idx values.</i></td></tr>
<tr><th id="560">560</th><td>        B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U32_e64</span>)</td></tr>
<tr><th id="561">561</th><td>          .addDef(NewCondReg)</td></tr>
<tr><th id="562">562</th><td>          .addReg(CurrentLaneOpReg)</td></tr>
<tr><th id="563">563</th><td>          .addReg(Op.getReg());</td></tr>
<tr><th id="564">564</th><td>        <a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#106CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="106CurrentLaneOpReg">CurrentLaneOpReg</a>);</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>        <b>if</b> (!<a class="local col8 ref" href="#108First" title='First' data-ref="108First">First</a>) {</td></tr>
<tr><th id="567">567</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="109AndReg" title='AndReg' data-type='unsigned int' data-ref="109AndReg">AndReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>          <i>// If there are multiple operands to consider, and the conditions.</i></td></tr>
<tr><th id="570">570</th><td>          B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>)</td></tr>
<tr><th id="571">571</th><td>            .addDef(AndReg)</td></tr>
<tr><th id="572">572</th><td>            .addReg(NewCondReg)</td></tr>
<tr><th id="573">573</th><td>            .addReg(CondReg);</td></tr>
<tr><th id="574">574</th><td>          <a class="local col2 ref" href="#102CondReg" title='CondReg' data-ref="102CondReg">CondReg</a> = <a class="local col9 ref" href="#109AndReg" title='AndReg' data-ref="109AndReg">AndReg</a>;</td></tr>
<tr><th id="575">575</th><td>        }</td></tr>
<tr><th id="576">576</th><td>      } <b>else</b> {</td></tr>
<tr><th id="577">577</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="110S32" title='S32' data-type='llvm::LLT' data-ref="110S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="578">578</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="111ReadlanePieces" title='ReadlanePieces' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="111ReadlanePieces">ReadlanePieces</dfn>;</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>        <i>// The compares can be done as 64-bit, but the extract needs to be done</i></td></tr>
<tr><th id="581">581</th><td><i>        // in 32-bit pieces.</i></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>        <em>bool</em> <dfn class="local col2 decl" id="112Is64" title='Is64' data-type='bool' data-ref="112Is64">Is64</dfn> = <a class="local col5 ref" href="#105OpSize" title='OpSize' data-ref="105OpSize">OpSize</a> % <var>64</var> == <var>0</var>;</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="113UnmergeTy" title='UnmergeTy' data-type='llvm::LLT' data-ref="113UnmergeTy">UnmergeTy</dfn> = <a class="local col5 ref" href="#105OpSize" title='OpSize' data-ref="105OpSize">OpSize</a> % <var>64</var> == <var>0</var> ? <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>) : <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="586">586</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="114CmpOp" title='CmpOp' data-type='unsigned int' data-ref="114CmpOp">CmpOp</dfn> = OpSize % <var>64</var> == <var>0</var> ? AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U64_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U64_e64</span></td></tr>
<tr><th id="587">587</th><td>                                          : AMDGPU::<span class='error' title="no member named &apos;V_CMP_EQ_U32_e64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_CMP_EQ_U32_e64</span>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>        <i>// The compares can be done as 64-bit, but the extract needs to be done</i></td></tr>
<tr><th id="590">590</th><td><i>        // in 32-bit pieces.</i></td></tr>
<tr><th id="591">591</th><td><i></i></td></tr>
<tr><th id="592">592</th><td><i>        // Insert the unmerge before the loop.</i></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>        <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'><a class="local col8 ref" href="#78MBB" title='MBB' data-ref="78MBB">MBB</a></span>);</td></tr>
<tr><th id="595">595</th><td>        <em>auto</em> <dfn class="local col5 decl" id="115Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="115Unmerge">Unmerge</dfn> = <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#113UnmergeTy" title='UnmergeTy' data-ref="113UnmergeTy">UnmergeTy</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1Ej" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1Ej"></a><a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="596">596</th><td>        <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstr' data-ref="_ZN4llvm16MachineIRBuilder8setInstrERNS_12MachineInstrE">setInstr</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#77I" title='I' data-ref="77I">I</a></span>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="116NumPieces" title='NumPieces' data-type='unsigned int' data-ref="116NumPieces">NumPieces</dfn> = <a class="local col5 ref" href="#115Unmerge" title='Unmerge' data-ref="115Unmerge">Unmerge</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="599">599</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117PieceIdx" title='PieceIdx' data-type='unsigned int' data-ref="117PieceIdx">PieceIdx</dfn> = <var>0</var>; <a class="local col7 ref" href="#117PieceIdx" title='PieceIdx' data-ref="117PieceIdx">PieceIdx</a> != <a class="local col6 ref" href="#116NumPieces" title='NumPieces' data-ref="116NumPieces">NumPieces</a>; ++<a class="local col7 ref" href="#117PieceIdx" title='PieceIdx' data-ref="117PieceIdx">PieceIdx</a>) {</td></tr>
<tr><th id="600">600</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="118UnmergePiece" title='UnmergePiece' data-type='unsigned int' data-ref="118UnmergePiece">UnmergePiece</dfn> = <a class="local col5 ref" href="#115Unmerge" title='Unmerge' data-ref="115Unmerge">Unmerge</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col7 ref" href="#117PieceIdx" title='PieceIdx' data-ref="117PieceIdx">PieceIdx</a>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="119CurrentLaneOpReg" title='CurrentLaneOpReg' data-type='unsigned int' data-ref="119CurrentLaneOpReg">CurrentLaneOpReg</dfn>;</td></tr>
<tr><th id="603">603</th><td>          <b>if</b> (<a class="local col2 ref" href="#112Is64" title='Is64' data-ref="112Is64">Is64</a>) {</td></tr>
<tr><th id="604">604</th><td>            <em>unsigned</em> <dfn class="local col0 decl" id="120CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-type='unsigned int' data-ref="120CurrentLaneOpRegLo">CurrentLaneOpRegLo</dfn> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#110S32" title='S32' data-ref="110S32">S32</a>);</td></tr>
<tr><th id="605">605</th><td>            <em>unsigned</em> <dfn class="local col1 decl" id="121CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-type='unsigned int' data-ref="121CurrentLaneOpRegHi">CurrentLaneOpRegHi</dfn> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#110S32" title='S32' data-ref="110S32">S32</a>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>            MRI.setRegClass(UnmergePiece, &amp;AMDGPU::<span class='error' title="no member named &apos;VReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VReg_64RegClass</span>);</td></tr>
<tr><th id="608">608</th><td>            MRI.setRegClass(CurrentLaneOpRegLo, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="609">609</th><td>            MRI.setRegClass(CurrentLaneOpRegHi, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>            <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="612">612</th><td>            BuildMI(*LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>),</td></tr>
<tr><th id="613">613</th><td>                    CurrentLaneOpRegLo)</td></tr>
<tr><th id="614">614</th><td>              .addReg(UnmergePiece, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>);</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>            <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="617">617</th><td>            BuildMI(*LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>),</td></tr>
<tr><th id="618">618</th><td>                    CurrentLaneOpRegHi)</td></tr>
<tr><th id="619">619</th><td>              .addReg(UnmergePiece, <var>0</var>, AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>            <a class="local col9 ref" href="#119CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="119CurrentLaneOpReg">CurrentLaneOpReg</a> =</td></tr>
<tr><th id="622">622</th><td>                <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>),</td></tr>
<tr><th id="623">623</th><td>                             <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col0 ref" href="#120CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-ref="120CurrentLaneOpRegLo">CurrentLaneOpRegLo</a>, <a class="local col1 ref" href="#121CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-ref="121CurrentLaneOpRegHi">CurrentLaneOpRegHi</a>})</td></tr>
<tr><th id="624">624</th><td>                    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>            MRI.setRegClass(CurrentLaneOpReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>            <b>if</b> (<a class="local col4 ref" href="#104OpTy" title='OpTy' data-ref="104OpTy">OpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() == <var>64</var>) {</td></tr>
<tr><th id="629">629</th><td>              <i>// If we need to produce a 64-bit element vector, so use the</i></td></tr>
<tr><th id="630">630</th><td><i>              // merged pieces</i></td></tr>
<tr><th id="631">631</th><td>              <a class="local col1 ref" href="#111ReadlanePieces" title='ReadlanePieces' data-ref="111ReadlanePieces">ReadlanePieces</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#119CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="119CurrentLaneOpReg">CurrentLaneOpReg</a>);</td></tr>
<tr><th id="632">632</th><td>            } <b>else</b> {</td></tr>
<tr><th id="633">633</th><td>              <i>// 32-bit element type.</i></td></tr>
<tr><th id="634">634</th><td>              <a class="local col1 ref" href="#111ReadlanePieces" title='ReadlanePieces' data-ref="111ReadlanePieces">ReadlanePieces</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#120CurrentLaneOpRegLo" title='CurrentLaneOpRegLo' data-ref="120CurrentLaneOpRegLo">CurrentLaneOpRegLo</a>);</td></tr>
<tr><th id="635">635</th><td>              <a class="local col1 ref" href="#111ReadlanePieces" title='ReadlanePieces' data-ref="111ReadlanePieces">ReadlanePieces</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#121CurrentLaneOpRegHi" title='CurrentLaneOpRegHi' data-ref="121CurrentLaneOpRegHi">CurrentLaneOpRegHi</a>);</td></tr>
<tr><th id="636">636</th><td>            }</td></tr>
<tr><th id="637">637</th><td>          } <b>else</b> {</td></tr>
<tr><th id="638">638</th><td>            <a class="local col9 ref" href="#119CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="119CurrentLaneOpReg">CurrentLaneOpReg</a> = <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>::<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>));</td></tr>
<tr><th id="639">639</th><td>            MRI.setRegClass(UnmergePiece, &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="640">640</th><td>            MRI.setRegClass(CurrentLaneOpReg, &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>            <i>// Read the next variant &lt;- also loop target.</i></td></tr>
<tr><th id="643">643</th><td>            BuildMI(*LoopBB, I, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;V_READFIRSTLANE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_READFIRSTLANE_B32</span>),</td></tr>
<tr><th id="644">644</th><td>                    CurrentLaneOpReg)</td></tr>
<tr><th id="645">645</th><td>              .addReg(UnmergePiece);</td></tr>
<tr><th id="646">646</th><td>            <a class="local col1 ref" href="#111ReadlanePieces" title='ReadlanePieces' data-ref="111ReadlanePieces">ReadlanePieces</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#119CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="119CurrentLaneOpReg">CurrentLaneOpReg</a>);</td></tr>
<tr><th id="647">647</th><td>          }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="122NewCondReg" title='NewCondReg' data-type='unsigned int' data-ref="122NewCondReg">NewCondReg</dfn></td></tr>
<tr><th id="650">650</th><td>            = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="651">651</th><td>          <em>bool</em> <dfn class="local col3 decl" id="123First" title='First' data-type='bool' data-ref="123First">First</dfn> = CondReg == AMDGPU::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::AMDGPU&apos;">NoRegister</span>;</td></tr>
<tr><th id="652">652</th><td>          <b>if</b> (<a class="local col3 ref" href="#123First" title='First' data-ref="123First">First</a>)</td></tr>
<tr><th id="653">653</th><td>            <a class="local col2 ref" href="#102CondReg" title='CondReg' data-ref="102CondReg">CondReg</a> = <a class="local col2 ref" href="#122NewCondReg" title='NewCondReg' data-ref="122NewCondReg">NewCondReg</a>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>          <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col4 ref" href="#114CmpOp" title='CmpOp' data-ref="114CmpOp">CmpOp</a>)</td></tr>
<tr><th id="656">656</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefEjjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefEjjj">addDef</a>(<a class="local col2 ref" href="#122NewCondReg" title='NewCondReg' data-ref="122NewCondReg">NewCondReg</a>)</td></tr>
<tr><th id="657">657</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#119CurrentLaneOpReg" title='CurrentLaneOpReg' data-ref="119CurrentLaneOpReg">CurrentLaneOpReg</a>)</td></tr>
<tr><th id="658">658</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#118UnmergePiece" title='UnmergePiece' data-ref="118UnmergePiece">UnmergePiece</a>);</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>          <b>if</b> (!<a class="local col3 ref" href="#123First" title='First' data-ref="123First">First</a>) {</td></tr>
<tr><th id="661">661</th><td>            <em>unsigned</em> <dfn class="local col4 decl" id="124AndReg" title='AndReg' data-type='unsigned int' data-ref="124AndReg">AndReg</dfn></td></tr>
<tr><th id="662">662</th><td>              = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_64_XEXECRegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64_XEXECRegClass</span>);</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>            <i>// If there are multiple operands to consider, and the conditions.</i></td></tr>
<tr><th id="665">665</th><td>            B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_AND_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_B64</span>)</td></tr>
<tr><th id="666">666</th><td>              .addDef(AndReg)</td></tr>
<tr><th id="667">667</th><td>              .addReg(NewCondReg)</td></tr>
<tr><th id="668">668</th><td>              .addReg(CondReg);</td></tr>
<tr><th id="669">669</th><td>            <a class="local col2 ref" href="#102CondReg" title='CondReg' data-ref="102CondReg">CondReg</a> = <a class="local col4 ref" href="#124AndReg" title='AndReg' data-ref="124AndReg">AndReg</a>;</td></tr>
<tr><th id="670">670</th><td>          }</td></tr>
<tr><th id="671">671</th><td>        }</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>        <i>// FIXME: Build merge seems to switch to CONCAT_VECTORS but not</i></td></tr>
<tr><th id="674">674</th><td><i>        // BUILD_VECTOR</i></td></tr>
<tr><th id="675">675</th><td>        <b>if</b> (<a class="local col4 ref" href="#104OpTy" title='OpTy' data-ref="104OpTy">OpTy</a>.<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="676">676</th><td>          <em>auto</em> <dfn class="local col5 decl" id="125Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="125Merge">Merge</dfn> = <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefIjEE">buildBuildVector</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col4 ref" href="#104OpTy" title='OpTy' data-ref="104OpTy">OpTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#111ReadlanePieces" title='ReadlanePieces' data-ref="111ReadlanePieces">ReadlanePieces</a>);</td></tr>
<tr><th id="677">677</th><td>          <a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#125Merge" title='Merge' data-ref="125Merge">Merge</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="678">678</th><td>        } <b>else</b> {</td></tr>
<tr><th id="679">679</th><td>          <em>auto</em> <dfn class="local col6 decl" id="126Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="126Merge">Merge</dfn> = <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefIjEE">buildMerge</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_3LLTE"></a><a class="local col4 ref" href="#104OpTy" title='OpTy' data-ref="104OpTy">OpTy</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#111ReadlanePieces" title='ReadlanePieces' data-ref="111ReadlanePieces">ReadlanePieces</a>);</td></tr>
<tr><th id="680">680</th><td>          <a class="local col3 ref" href="#103Op" title='Op' data-ref="103Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#126Merge" title='Merge' data-ref="126Merge">Merge</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="681">681</th><td>        }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>        MRI.setRegBank(Op.getReg(), getRegBank(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>));</td></tr>
<tr><th id="684">684</th><td>      }</td></tr>
<tr><th id="685">685</th><td>    }</td></tr>
<tr><th id="686">686</th><td>  }</td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td>  <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a></span>, <a class="local col7 ref" href="#97LoopBB" title='LoopBB' data-ref="97LoopBB">LoopBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <i>// Update EXEC, save the original EXEC value to VCC.</i></td></tr>
<tr><th id="691">691</th><td>  B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_AND_SAVEEXEC_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">S_AND_SAVEEXEC_B64</span>)</td></tr>
<tr><th id="692">692</th><td>    .addDef(NewExec)</td></tr>
<tr><th id="693">693</th><td>    .addReg(CondReg, RegState::Kill);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <a class="local col2 ref" href="#72MRI" title='MRI' data-ref="72MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj" title='llvm::MachineRegisterInfo::setSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj">setSimpleHint</a>(<a class="local col6 ref" href="#96NewExec" title='NewExec' data-ref="96NewExec">NewExec</a>, <a class="local col2 ref" href="#102CondReg" title='CondReg' data-ref="102CondReg">CondReg</a>);</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <i>// Update EXEC, switch all done bits to 0 and all todo bits to 1.</i></td></tr>
<tr><th id="698">698</th><td>  B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_XOR_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_XOR_B64_term</span>)</td></tr>
<tr><th id="699">699</th><td>    .addDef(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="700">700</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="701">701</th><td>    .addReg(NewExec);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</i></td></tr>
<tr><th id="704">704</th><td><i>  // s_cbranch_scc0?</i></td></tr>
<tr><th id="705">705</th><td><i></i></td></tr>
<tr><th id="706">706</th><td><i>  // Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</i></td></tr>
<tr><th id="707">707</th><td>  B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_CBRANCH_EXECNZ&apos; in namespace &apos;llvm::AMDGPU&apos;">S_CBRANCH_EXECNZ</span>)</td></tr>
<tr><th id="708">708</th><td>    .addMBB(LoopBB);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// Save the EXEC mask before the loop.</i></td></tr>
<tr><th id="711">711</th><td>  BuildMI(MBB, MBB.end(), DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64_term</span>), SaveExecReg)</td></tr>
<tr><th id="712">712</th><td>    .addReg(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>);</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>  <i>// Restore the EXEC mask after the loop.</i></td></tr>
<tr><th id="715">715</th><td>  <a class="local col4 ref" href="#84B" title='B' data-ref="84B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::setMBB' data-ref="_ZN4llvm16MachineIRBuilder6setMBBERNS_17MachineBasicBlockE">setMBB</a>(<span class='refarg'>*<a class="local col9 ref" href="#99RestoreExecBB" title='RestoreExecBB' data-ref="99RestoreExecBB">RestoreExecBB</a></span>);</td></tr>
<tr><th id="716">716</th><td>  B.buildInstr(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B64_term&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B64_term</span>)</td></tr>
<tr><th id="717">717</th><td>    .addDef(AMDGPU::<span class='error' title="no member named &apos;EXEC&apos; in namespace &apos;llvm::AMDGPU&apos;">EXEC</span>)</td></tr>
<tr><th id="718">718</th><td>    .addReg(SaveExecReg);</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><em>void</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::AMDGPURegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(</td></tr>
<tr><th id="722">722</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col7 decl" id="127OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="127OpdMapper">OpdMapper</dfn>) <em>const</em> {</td></tr>
<tr><th id="723">723</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="128MI">MI</dfn> = <a class="local col7 ref" href="#127OpdMapper" title='OpdMapper' data-ref="127OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper5getMIEv">getMI</a>();</td></tr>
<tr><th id="724">724</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="129Opc" title='Opc' data-type='unsigned int' data-ref="129Opc">Opc</dfn> = <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="130MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="130MRI">MRI</dfn> = <a class="local col7 ref" href="#127OpdMapper" title='OpdMapper' data-ref="127OpdMapper">OpdMapper</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv" title='llvm::RegisterBankInfo::OperandsMapper::getMRI' data-ref="_ZNK4llvm16RegisterBankInfo14OperandsMapper6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="726">726</th><td>  <b>switch</b> (<a class="local col9 ref" href="#129Opc" title='Opc' data-ref="129Opc">Opc</a>) {</td></tr>
<tr><th id="727">727</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SELECT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SELECT</span>: {</td></tr>
<tr><th id="728">728</th><td>    <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="729">729</th><td>    LLT DstTy = MRI.getType(DstReg);</td></tr>
<tr><th id="730">730</th><td>    <b>if</b> (DstTy.getSizeInBits() != <var>64</var>)</td></tr>
<tr><th id="731">731</th><td>      <b>break</b>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>    LLT HalfTy = getHalfSizedType(DstTy);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>    SmallVector&lt;<em>unsigned</em>, <var>2</var>&gt; DefRegs(OpdMapper.getVRegs(<var>0</var>));</td></tr>
<tr><th id="736">736</th><td>    SmallVector&lt;<em>unsigned</em>, <var>1</var>&gt; Src0Regs(OpdMapper.getVRegs(<var>1</var>));</td></tr>
<tr><th id="737">737</th><td>    SmallVector&lt;<em>unsigned</em>, <var>2</var>&gt; Src1Regs(OpdMapper.getVRegs(<var>2</var>));</td></tr>
<tr><th id="738">738</th><td>    SmallVector&lt;<em>unsigned</em>, <var>2</var>&gt; Src2Regs(OpdMapper.getVRegs(<var>3</var>));</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>    <i>// All inputs are SGPRs, nothing special to do.</i></td></tr>
<tr><th id="741">741</th><td>    <b>if</b> (DefRegs.empty()) {</td></tr>
<tr><th id="742">742</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src1Regs.empty() &amp;&amp; Src2Regs.empty()) ? void (0) : __assert_fail (&quot;Src1Regs.empty() &amp;&amp; Src2Regs.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 742, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Src1Regs.empty() &amp;&amp; Src2Regs.empty());</td></tr>
<tr><th id="743">743</th><td>      <b>break</b>;</td></tr>
<tr><th id="744">744</th><td>    }</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>    MachineIRBuilder B(MI);</td></tr>
<tr><th id="747">747</th><td>    <b>if</b> (Src0Regs.empty())</td></tr>
<tr><th id="748">748</th><td>      Src0Regs.push_back(MI.getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="749">749</th><td>    <b>else</b> {</td></tr>
<tr><th id="750">750</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src0Regs.size() == 1) ? void (0) : __assert_fail (&quot;Src0Regs.size() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 750, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Src0Regs.size() == <var>1</var>);</td></tr>
<tr><th id="751">751</th><td>    }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>    <b>if</b> (Src1Regs.empty())</td></tr>
<tr><th id="754">754</th><td>      split64BitValueForMapping(B, Src1Regs, HalfTy, MI.getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="755">755</th><td>    <b>else</b> {</td></tr>
<tr><th id="756">756</th><td>      setRegsToType(MRI, Src1Regs, HalfTy);</td></tr>
<tr><th id="757">757</th><td>    }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <b>if</b> (Src2Regs.empty())</td></tr>
<tr><th id="760">760</th><td>      split64BitValueForMapping(B, Src2Regs, HalfTy, MI.getOperand(<var>3</var>).getReg());</td></tr>
<tr><th id="761">761</th><td>    <b>else</b></td></tr>
<tr><th id="762">762</th><td>      setRegsToType(MRI, Src2Regs, HalfTy);</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>    setRegsToType(MRI, DefRegs, HalfTy);</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td>    B.buildSelect(DefRegs[<var>0</var>], Src0Regs[<var>0</var>], Src1Regs[<var>0</var>], Src2Regs[<var>0</var>]);</td></tr>
<tr><th id="767">767</th><td>    B.buildSelect(DefRegs[<var>1</var>], Src0Regs[<var>0</var>], Src1Regs[<var>1</var>], Src2Regs[<var>1</var>]);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    MRI.setRegBank(DstReg, getRegBank(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>));</td></tr>
<tr><th id="770">770</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="771">771</th><td>    <b>return</b>;</td></tr>
<tr><th id="772">772</th><td>  }</td></tr>
<tr><th id="773">773</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_AND&apos; in namespace &apos;llvm::AMDGPU&apos;">G_AND</span>:</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_OR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_OR</span>:</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_XOR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_XOR</span>: {</td></tr>
<tr><th id="776">776</th><td>    <i>// 64-bit and is only available on the SALU, so split into 2 32-bit ops if</i></td></tr>
<tr><th id="777">777</th><td><i>    // there is a VGPR input.</i></td></tr>
<tr><th id="778">778</th><td>    <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="779">779</th><td>    LLT DstTy = MRI.getType(DstReg);</td></tr>
<tr><th id="780">780</th><td>    <b>if</b> (DstTy.getSizeInBits() != <var>64</var>)</td></tr>
<tr><th id="781">781</th><td>      <b>break</b>;</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>    LLT HalfTy = getHalfSizedType(DstTy);</td></tr>
<tr><th id="784">784</th><td>    SmallVector&lt;<em>unsigned</em>, <var>2</var>&gt; DefRegs(OpdMapper.getVRegs(<var>0</var>));</td></tr>
<tr><th id="785">785</th><td>    SmallVector&lt;<em>unsigned</em>, <var>2</var>&gt; Src0Regs(OpdMapper.getVRegs(<var>1</var>));</td></tr>
<tr><th id="786">786</th><td>    SmallVector&lt;<em>unsigned</em>, <var>2</var>&gt; Src1Regs(OpdMapper.getVRegs(<var>2</var>));</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>    <i>// All inputs are SGPRs, nothing special to do.</i></td></tr>
<tr><th id="789">789</th><td>    <b>if</b> (DefRegs.empty()) {</td></tr>
<tr><th id="790">790</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src0Regs.empty() &amp;&amp; Src1Regs.empty()) ? void (0) : __assert_fail (&quot;Src0Regs.empty() &amp;&amp; Src1Regs.empty()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 790, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</td></tr>
<tr><th id="791">791</th><td>      <b>break</b>;</td></tr>
<tr><th id="792">792</th><td>    }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefRegs.size() == 2) ? void (0) : __assert_fail (&quot;DefRegs.size() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 794, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DefRegs.size() == <var>2</var>);</td></tr>
<tr><th id="795">795</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Src0Regs.size() == Src1Regs.size() &amp;&amp; (Src0Regs.empty() || Src0Regs.size() == 2)) ? void (0) : __assert_fail (&quot;Src0Regs.size() == Src1Regs.size() &amp;&amp; (Src0Regs.empty() || Src0Regs.size() == 2)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 796, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Src0Regs.size() == Src1Regs.size() &amp;&amp;</td></tr>
<tr><th id="796">796</th><td>           (Src0Regs.empty() || Src0Regs.size() == <var>2</var>));</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>    <i>// Depending on where the source registers came from, the generic code may</i></td></tr>
<tr><th id="799">799</th><td><i>    // have decided to split the inputs already or not. If not, we still need to</i></td></tr>
<tr><th id="800">800</th><td><i>    // extract the values.</i></td></tr>
<tr><th id="801">801</th><td>    MachineIRBuilder B(MI);</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>    <b>if</b> (Src0Regs.empty())</td></tr>
<tr><th id="804">804</th><td>      split64BitValueForMapping(B, Src0Regs, HalfTy, MI.getOperand(<var>1</var>).getReg());</td></tr>
<tr><th id="805">805</th><td>    <b>else</b></td></tr>
<tr><th id="806">806</th><td>      setRegsToType(MRI, Src0Regs, HalfTy);</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>    <b>if</b> (Src1Regs.empty())</td></tr>
<tr><th id="809">809</th><td>      split64BitValueForMapping(B, Src1Regs, HalfTy, MI.getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="810">810</th><td>    <b>else</b></td></tr>
<tr><th id="811">811</th><td>      setRegsToType(MRI, Src1Regs, HalfTy);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>    setRegsToType(MRI, DefRegs, HalfTy);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>    B.buildInstr(Opc)</td></tr>
<tr><th id="816">816</th><td>      .addDef(DefRegs[<var>0</var>])</td></tr>
<tr><th id="817">817</th><td>      .addUse(Src0Regs[<var>0</var>])</td></tr>
<tr><th id="818">818</th><td>      .addUse(Src1Regs[<var>0</var>]);</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td>    B.buildInstr(Opc)</td></tr>
<tr><th id="821">821</th><td>      .addDef(DefRegs[<var>1</var>])</td></tr>
<tr><th id="822">822</th><td>      .addUse(Src0Regs[<var>1</var>])</td></tr>
<tr><th id="823">823</th><td>      .addUse(Src1Regs[<var>1</var>]);</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td>    MRI.setRegBank(DstReg, getRegBank(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>));</td></tr>
<tr><th id="826">826</th><td>    MI.eraseFromParent();</td></tr>
<tr><th id="827">827</th><td>    <b>return</b>;</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_EXTRACT_VECTOR_ELT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_EXTRACT_VECTOR_ELT</span>:</td></tr>
<tr><th id="830">830</th><td>    applyDefaultMapping(OpdMapper);</td></tr>
<tr><th id="831">831</th><td>    <a class="member" href="#_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE" title='llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE">executeInWaterfallLoop</a>(<span class='refarg'><a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#130MRI" title='MRI' data-ref="130MRI">MRI</a></span>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <var>2</var> });</td></tr>
<tr><th id="832">832</th><td>    <b>return</b>;</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTRINSIC_W_SIDE_EFFECTS&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTRINSIC_W_SIDE_EFFECTS</span>: {</td></tr>
<tr><th id="835">835</th><td>    <b>switch</b> (MI.getOperand(MI.getNumExplicitDefs()).getIntrinsicID()) {</td></tr>
<tr><th id="836">836</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_load</span>: {</td></tr>
<tr><th id="837">837</th><td>      executeInWaterfallLoop(MI, MRI, { <var>2</var> });</td></tr>
<tr><th id="838">838</th><td>      <b>return</b>;</td></tr>
<tr><th id="839">839</th><td>    }</td></tr>
<tr><th id="840">840</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_buffer_load</span>: {</td></tr>
<tr><th id="841">841</th><td>      executeInWaterfallLoop(MI, MRI, { <var>2</var>, <var>3</var> });</td></tr>
<tr><th id="842">842</th><td>      <b>return</b>;</td></tr>
<tr><th id="843">843</th><td>    }</td></tr>
<tr><th id="844">844</th><td>    <b>default</b>:</td></tr>
<tr><th id="845">845</th><td>      <b>break</b>;</td></tr>
<tr><th id="846">846</th><td>    }</td></tr>
<tr><th id="847">847</th><td>    <b>break</b>;</td></tr>
<tr><th id="848">848</th><td>  }</td></tr>
<tr><th id="849">849</th><td>  <b>default</b>:</td></tr>
<tr><th id="850">850</th><td>    <b>break</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE" title='llvm::RegisterBankInfo::applyDefaultMapping' data-ref="_ZN4llvm16RegisterBankInfo19applyDefaultMappingERKNS0_14OperandsMapperE">applyDefaultMapping</a>(<a class="local col7 ref" href="#127OpdMapper" title='OpdMapper' data-ref="127OpdMapper">OpdMapper</a>);</td></tr>
<tr><th id="854">854</th><td>}</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isInstrUniformRKN4llvm12MachineInstrE" title='isInstrUniform' data-type='bool isInstrUniform(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14isInstrUniformRKN4llvm12MachineInstrE">isInstrUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="131MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="131MI">MI</dfn>) {</td></tr>
<tr><th id="857">857</th><td>  <b>if</b> (!<a class="local col1 ref" href="#131MI" title='MI' data-ref="131MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="858">858</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="132MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="132MMO">MMO</dfn> = *<a class="local col1 ref" href="#131MI" title='MI' data-ref="131MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="861">861</th><td>  <b>return</b> <a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPUInstrInfo" title='llvm::AMDGPUInstrInfo' data-ref="llvm::AMDGPUInstrInfo">AMDGPUInstrInfo</a>::<a class="ref" href="AMDGPUInstrInfo.h.html#_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE" title='llvm::AMDGPUInstrInfo::isUniformMMO' data-ref="_ZN4llvm15AMDGPUInstrInfo12isUniformMMOEPKNS_17MachineMemOperandE">isUniformMMO</a>(<a class="local col2 ref" href="#132MMO" title='MMO' data-ref="132MMO">MMO</a>);</td></tr>
<tr><th id="862">862</th><td>}</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><em>bool</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::isSALUMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE">isSALUMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="133MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="865">865</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="134MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="134MF">MF</dfn> = *<a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="866">866</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="135MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="135MRI">MRI</dfn> = <a class="local col4 ref" href="#134MF" title='MF' data-ref="134MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="867">867</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="136i" title='i' data-type='unsigned int' data-ref="136i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="137e" title='e' data-type='unsigned int' data-ref="137e">e</dfn> = <a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();<a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a> != <a class="local col7 ref" href="#137e" title='e' data-ref="137e">e</a>; ++<a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a>) {</td></tr>
<tr><th id="868">868</th><td>    <b>if</b> (!<a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="869">869</th><td>      <b>continue</b>;</td></tr>
<tr><th id="870">870</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138Reg" title='Reg' data-type='unsigned int' data-ref="138Reg">Reg</dfn> = <a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#136i" title='i' data-ref="136i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="871">871</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col9 decl" id="139Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="139Bank"><a class="local col9 ref" href="#139Bank" title='Bank' data-ref="139Bank">Bank</a></dfn> = <span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(Reg, MRI, *TRI)) {</td></tr>
<tr><th id="872">872</th><td>      <b>if</b> (Bank-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>)</td></tr>
<tr><th id="873">873</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Bank-&gt;getID() == AMDGPU::SGPRRegBankID || Bank-&gt;getID() == AMDGPU::SCCRegBankID) ? void (0) : __assert_fail (&quot;Bank-&gt;getID() == AMDGPU::SGPRRegBankID || Bank-&gt;getID() == AMDGPU::SCCRegBankID&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Bank-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> ||</td></tr>
<tr><th id="876">876</th><td>             Bank-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>);</td></tr>
<tr><th id="877">877</th><td>    }</td></tr>
<tr><th id="878">878</th><td>  }</td></tr>
<tr><th id="879">879</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="880">880</th><td>}</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="883">883</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingSOPERKNS_12MachineInstrE">getDefaultMappingSOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="140MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="140MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="884">884</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="141MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="141MF">MF</dfn> = *<a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="885">885</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="142MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="142MRI">MRI</dfn> = <a class="local col1 ref" href="#141MF" title='MF' data-ref="141MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="886">886</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col3 decl" id="143OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="143OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="144i" title='i' data-type='unsigned int' data-ref="144i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="145e" title='e' data-type='unsigned int' data-ref="145e">e</dfn> = <a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#144i" title='i' data-ref="144i">i</a> != <a class="local col5 ref" href="#145e" title='e' data-ref="145e">e</a>; ++<a class="local col4 ref" href="#144i" title='i' data-ref="144i">i</a>) {</td></tr>
<tr><th id="889">889</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146Size" title='Size' data-type='unsigned int' data-ref="146Size">Size</dfn> = getSizeInBits(MI.getOperand(i).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="890">890</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="147BankID" title='BankID' data-type='unsigned int' data-ref="147BankID">BankID</dfn> = Size == <var>1</var> ? AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>;</td></tr>
<tr><th id="891">891</th><td>    <a class="local col3 ref" href="#143OpdsMapping" title='OpdsMapping' data-ref="143OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#144i" title='i' data-ref="144i">i</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#147BankID" title='BankID' data-ref="147BankID">BankID</a>, <a class="local col6 ref" href="#146Size" title='Size' data-ref="146Size">Size</a>);</td></tr>
<tr><th id="892">892</th><td>  }</td></tr>
<tr><th id="893">893</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col3 ref" href="#143OpdsMapping" title='OpdsMapping' data-ref="143OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="894">894</th><td>                               <a class="local col0 ref" href="#140MI" title='MI' data-ref="140MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="895">895</th><td>}</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="898">898</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo20getDefaultMappingVOPERKNS_12MachineInstrE">getDefaultMappingVOP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="148MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="148MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="899">899</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="149MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="149MF">MF</dfn> = *<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="900">900</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="150MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="150MRI">MRI</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="901">901</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col1 decl" id="151OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="151OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="902">902</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152OpdIdx" title='OpdIdx' data-type='unsigned int' data-ref="152OpdIdx">OpdIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153Size0" title='Size0' data-type='unsigned int' data-ref="153Size0">Size0</dfn> = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="905">905</th><td>  OpdsMapping[OpdIdx++] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size0);</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (<a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIntrinsicIDEv" title='llvm::MachineOperand::isIntrinsicID' data-ref="_ZNK4llvm14MachineOperand13isIntrinsicIDEv">isIntrinsicID</a>())</td></tr>
<tr><th id="908">908</th><td>    <a class="local col1 ref" href="#151OpdsMapping" title='OpdsMapping' data-ref="151OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a>++]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="154Reg1" title='Reg1' data-type='unsigned int' data-ref="154Reg1">Reg1</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="911">911</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="155Size1" title='Size1' data-type='unsigned int' data-ref="155Size1">Size1</dfn> = getSizeInBits(Reg1, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156DefaultBankID" title='DefaultBankID' data-type='unsigned int' data-ref="156DefaultBankID">DefaultBankID</dfn> = Size1 == <var>1</var> ?</td></tr>
<tr><th id="914">914</th><td>    AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="915">915</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157Bank1" title='Bank1' data-type='unsigned int' data-ref="157Bank1">Bank1</dfn> = getRegBankID(Reg1, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI, DefaultBankID);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <a class="local col1 ref" href="#151OpdsMapping" title='OpdsMapping' data-ref="151OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a>++]</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col7 ref" href="#157Bank1" title='Bank1' data-ref="157Bank1">Bank1</a>, <a class="local col5 ref" href="#155Size1" title='Size1' data-ref="155Size1">Size1</a>);</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="158e" title='e' data-type='unsigned int' data-ref="158e">e</dfn> = <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a> != <a class="local col8 ref" href="#158e" title='e' data-ref="158e">e</a>; ++<a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a>) {</td></tr>
<tr><th id="920">920</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="159Size" title='Size' data-type='unsigned int' data-ref="159Size">Size</dfn> = getSizeInBits(MI.getOperand(OpdIdx).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="921">921</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="160BankID" title='BankID' data-type='unsigned int' data-ref="160BankID">BankID</dfn> = Size == <var>1</var> ? AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="922">922</th><td>    <a class="local col1 ref" href="#151OpdsMapping" title='OpdsMapping' data-ref="151OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#152OpdIdx" title='OpdIdx' data-ref="152OpdIdx">OpdIdx</a>]</a> = <span class="namespace">AMDGPU::</span><a class="ref" href="AMDGPUGenRegisterBankInfo.def.html#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col0 ref" href="#160BankID" title='BankID' data-ref="160BankID">BankID</a>, <a class="local col9 ref" href="#159Size" title='Size' data-ref="159Size">Size</a>);</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col1 ref" href="#151OpdsMapping" title='OpdsMapping' data-ref="151OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="926">926</th><td>                               <a class="local col8 ref" href="#148MI" title='MI' data-ref="148MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="927">927</th><td>}</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="930">930</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo24getDefaultMappingAllVGPRERKNS_12MachineInstrE">getDefaultMappingAllVGPR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="161MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="931">931</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="162MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="162MF">MF</dfn> = *<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="932">932</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="163MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="163MRI">MRI</dfn> = <a class="local col2 ref" href="#162MF" title='MF' data-ref="162MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="933">933</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col4 decl" id="164OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="164OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="165I" title='I' data-type='unsigned int' data-ref="165I">I</dfn> = <var>0</var>, <dfn class="local col6 decl" id="166E" title='E' data-type='unsigned int' data-ref="166E">E</dfn> = <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a> != <a class="local col6 ref" href="#166E" title='E' data-ref="166E">E</a>; ++<a class="local col5 ref" href="#165I" title='I' data-ref="165I">I</a>) {</td></tr>
<tr><th id="936">936</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="167Size" title='Size' data-type='unsigned int' data-ref="167Size">Size</dfn> = getSizeInBits(MI.getOperand(I).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="937">937</th><td>    OpdsMapping[I] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size);</td></tr>
<tr><th id="938">938</th><td>  }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<var>1</var>, <var>1</var>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col4 ref" href="#164OpdsMapping" title='OpdsMapping' data-ref="164OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="941">941</th><td>                               <a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="942">942</th><td>}</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="945">945</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo22getInstrMappingForLoadERKNS_12MachineInstrE">getInstrMappingForLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="168MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="168MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="169MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="169MF">MF</dfn> = *<a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="948">948</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="170MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="170MRI">MRI</dfn> = <a class="local col9 ref" href="#169MF" title='MF' data-ref="169MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="949">949</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col1 decl" id="171OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="171OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="950">950</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172Size" title='Size' data-type='unsigned int' data-ref="172Size">Size</dfn> = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="951">951</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173PtrSize" title='PtrSize' data-type='unsigned int' data-ref="173PtrSize">PtrSize</dfn> = getSizeInBits(MI.getOperand(<var>1</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col4 decl" id="174ValMapping" title='ValMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="174ValMapping">ValMapping</dfn>;</td></tr>
<tr><th id="954">954</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="local col5 decl" id="175PtrMapping" title='PtrMapping' data-type='const llvm::RegisterBankInfo::ValueMapping *' data-ref="175PtrMapping">PtrMapping</dfn>;</td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14isInstrUniformRKN4llvm12MachineInstrE" title='isInstrUniform' data-use='c' data-ref="_ZL14isInstrUniformRKN4llvm12MachineInstrE">isInstrUniform</a>(<a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>)) {</td></tr>
<tr><th id="957">957</th><td>    <i>// We have a uniform instruction so we want to use an SMRD load</i></td></tr>
<tr><th id="958">958</th><td>    ValMapping = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size);</td></tr>
<tr><th id="959">959</th><td>    PtrMapping = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, PtrSize);</td></tr>
<tr><th id="960">960</th><td>  } <b>else</b> {</td></tr>
<tr><th id="961">961</th><td>    ValMapping = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size);</td></tr>
<tr><th id="962">962</th><td>    <i>// FIXME: What would happen if we used SGPRRegBankID here?</i></td></tr>
<tr><th id="963">963</th><td>    PtrMapping = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, PtrSize);</td></tr>
<tr><th id="964">964</th><td>  }</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <a class="local col1 ref" href="#171OpdsMapping" title='OpdsMapping' data-ref="171OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> = <a class="local col4 ref" href="#174ValMapping" title='ValMapping' data-ref="174ValMapping">ValMapping</a>;</td></tr>
<tr><th id="967">967</th><td>  <a class="local col1 ref" href="#171OpdsMapping" title='OpdsMapping' data-ref="171OpdsMapping">OpdsMapping</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a> = <a class="local col5 ref" href="#175PtrMapping" title='PtrMapping' data-ref="175PtrMapping">PtrMapping</a>;</td></tr>
<tr><th id="968">968</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col6 decl" id="176Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="176Mapping">Mapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(</td></tr>
<tr><th id="969">969</th><td>      <var>1</var>, <var>1</var>, <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col1 ref" href="#171OpdsMapping" title='OpdsMapping' data-ref="171OpdsMapping">OpdsMapping</a>), <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="970">970</th><td>  <b>return</b> <a class="local col6 ref" href="#176Mapping" title='Mapping' data-ref="176Mapping">Mapping</a>;</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i>// FIXME: Do we want to add a mapping for FLAT load, or should we just</i></td></tr>
<tr><th id="973">973</th><td><i>  // handle that during instruction selection?</i></td></tr>
<tr><th id="974">974</th><td>}</td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td><em>unsigned</em></td></tr>
<tr><th id="977">977</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj" title='llvm::AMDGPURegisterBankInfo::getRegBankID' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoEj">getRegBankID</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="177Reg" title='Reg' data-type='unsigned int' data-ref="177Reg">Reg</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="178MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="178MRI">MRI</dfn>,</td></tr>
<tr><th id="979">979</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="179TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="179TRI">TRI</dfn>,</td></tr>
<tr><th id="980">980</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="180Default" title='Default' data-type='unsigned int' data-ref="180Default">Default</dfn>) <em>const</em> {</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col1 decl" id="181Bank" title='Bank' data-type='const llvm::RegisterBank *' data-ref="181Bank">Bank</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::RegisterBankInfo::getRegBank' data-ref="_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getRegBank</a>(<a class="local col7 ref" href="#177Reg" title='Reg' data-ref="177Reg">Reg</a>, <a class="local col8 ref" href="#178MRI" title='MRI' data-ref="178MRI">MRI</a>, <a class="local col9 ref" href="#179TRI" title='TRI' data-ref="179TRI">TRI</a>);</td></tr>
<tr><th id="983">983</th><td>  <b>return</b> <a class="local col1 ref" href="#181Bank" title='Bank' data-ref="181Bank">Bank</a> ? <a class="local col1 ref" href="#181Bank" title='Bank' data-ref="181Bank">Bank</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>() : <a class="local col0 ref" href="#180Default" title='Default' data-ref="180Default">Default</a>;</td></tr>
<tr><th id="984">984</th><td>}</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><i class="doc">///</i></td></tr>
<tr><th id="987">987</th><td><i class="doc">/// This function must return a legal mapping, because</i></td></tr>
<tr><th id="988">988</th><td><i class="doc">/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</i></td></tr>
<tr><th id="989">989</th><td><i class="doc">/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</i></td></tr>
<tr><th id="990">990</th><td><i class="doc">/// VGPR to SGPR generated is illegal.</i></td></tr>
<tr><th id="991">991</th><td><i class="doc">///</i></td></tr>
<tr><th id="992">992</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="993">993</th><td><a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::AMDGPURegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="182MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="182MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="994">994</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="local col3 decl" id="183Mapping" title='Mapping' data-type='const RegisterBankInfo::InstructionMapping &amp;' data-ref="183Mapping">Mapping</dfn> = <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE" title='llvm::RegisterBankInfo::getInstrMappingImpl' data-ref="_ZNK4llvm16RegisterBankInfo19getInstrMappingImplERKNS_12MachineInstrE">getInstrMappingImpl</a>(<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>);</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <b>if</b> (<a class="local col3 ref" href="#183Mapping" title='Mapping' data-ref="183Mapping">Mapping</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv" title='llvm::RegisterBankInfo::InstructionMapping::isValid' data-ref="_ZNK4llvm16RegisterBankInfo18InstructionMapping7isValidEv">isValid</a>())</td></tr>
<tr><th id="997">997</th><td>    <b>return</b> <a class="local col3 ref" href="#183Mapping" title='Mapping' data-ref="183Mapping">Mapping</a>;</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="184MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="184MF">MF</dfn> = *<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1000">1000</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="185MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="185MRI">MRI</dfn> = <a class="local col4 ref" href="#184MF" title='MF' data-ref="184MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1001">1001</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a>*, <var>8</var>&gt; <dfn class="local col6 decl" id="186OpdsMapping" title='OpdsMapping' data-type='SmallVector&lt;const llvm::RegisterBankInfo::ValueMapping *, 8&gt;' data-ref="186OpdsMapping">OpdsMapping</dfn><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <b>switch</b> (<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1004">1004</th><td>  <b>default</b>:</td></tr>
<tr><th id="1005">1005</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv" title='llvm::RegisterBankInfo::getInvalidInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo28getInvalidInstructionMappingEv">getInvalidInstructionMapping</a>();</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_AND&apos; in namespace &apos;llvm::AMDGPU&apos;">G_AND</span>:</td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_OR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_OR</span>:</td></tr>
<tr><th id="1009">1009</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_XOR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_XOR</span>: {</td></tr>
<tr><th id="1010">1010</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1011">1011</th><td>    <b>if</b> (Size == <var>1</var>) {</td></tr>
<tr><th id="1012">1012</th><td>      OpdsMapping[<var>0</var>] = OpdsMapping[<var>1</var>] =</td></tr>
<tr><th id="1013">1013</th><td>        OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, Size);</td></tr>
<tr><th id="1014">1014</th><td>      <b>break</b>;</td></tr>
<tr><th id="1015">1015</th><td>    }</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>    <b>if</b> (Size == <var>64</var>) {</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>      <b>if</b> (isSALUMapping(MI)) {</td></tr>
<tr><th id="1020">1020</th><td>        OpdsMapping[<var>0</var>] = getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1021">1021</th><td>        OpdsMapping[<var>1</var>] = OpdsMapping[<var>2</var>] = OpdsMapping[<var>0</var>];</td></tr>
<tr><th id="1022">1022</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1023">1023</th><td>        OpdsMapping[<var>0</var>] = getValueMappingSGPR64Only(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1024">1024</th><td>        <em>unsigned</em> Bank1 = getRegBankID(MI.getOperand(<var>1</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI<i>/*, DefaultBankID*/</i>);</td></tr>
<tr><th id="1025">1025</th><td>        OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(Bank1, Size);</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>        <em>unsigned</em> Bank2 = getRegBankID(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI<i>/*, DefaultBankID*/</i>);</td></tr>
<tr><th id="1028">1028</th><td>        OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(Bank2, Size);</td></tr>
<tr><th id="1029">1029</th><td>      }</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>      <b>break</b>;</td></tr>
<tr><th id="1032">1032</th><td>    }</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1035">1035</th><td>  }</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_GEP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_GEP</span>:</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ADD&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ADD</span>:</td></tr>
<tr><th id="1039">1039</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SUB&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SUB</span>:</td></tr>
<tr><th id="1040">1040</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_MUL&apos; in namespace &apos;llvm::AMDGPU&apos;">G_MUL</span>:</td></tr>
<tr><th id="1041">1041</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SHL&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SHL</span>:</td></tr>
<tr><th id="1042">1042</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_LSHR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_LSHR</span>:</td></tr>
<tr><th id="1043">1043</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ASHR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ASHR</span>:</td></tr>
<tr><th id="1044">1044</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UADDO&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UADDO</span>:</td></tr>
<tr><th id="1045">1045</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SADDO&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SADDO</span>:</td></tr>
<tr><th id="1046">1046</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_USUBO&apos; in namespace &apos;llvm::AMDGPU&apos;">G_USUBO</span>:</td></tr>
<tr><th id="1047">1047</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SSUBO&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SSUBO</span>:</td></tr>
<tr><th id="1048">1048</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UADDE&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UADDE</span>:</td></tr>
<tr><th id="1049">1049</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SADDE&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SADDE</span>:</td></tr>
<tr><th id="1050">1050</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_USUBE&apos; in namespace &apos;llvm::AMDGPU&apos;">G_USUBE</span>:</td></tr>
<tr><th id="1051">1051</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SSUBE&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SSUBE</span>:</td></tr>
<tr><th id="1052">1052</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UMULH&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UMULH</span>:</td></tr>
<tr><th id="1053">1053</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SMULH&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SMULH</span>:</td></tr>
<tr><th id="1054">1054</th><td>    <b>if</b> (isSALUMapping(MI))</td></tr>
<tr><th id="1055">1055</th><td>      <b>return</b> getDefaultMappingSOP(MI);</td></tr>
<tr><th id="1056">1056</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SMIN&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SMIN</span>:</td></tr>
<tr><th id="1059">1059</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SMAX&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SMAX</span>:</td></tr>
<tr><th id="1060">1060</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UMIN&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UMIN</span>:</td></tr>
<tr><th id="1061">1061</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UMAX&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UMAX</span>:</td></tr>
<tr><th id="1062">1062</th><td>    <i>// TODO: min/max can be scalar, but requires expanding as a compare and</i></td></tr>
<tr><th id="1063">1063</th><td><i>    // select.</i></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FADD&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FADD</span>:</td></tr>
<tr><th id="1066">1066</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FSUB&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FSUB</span>:</td></tr>
<tr><th id="1067">1067</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FPTOSI&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FPTOSI</span>:</td></tr>
<tr><th id="1068">1068</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FPTOUI&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FPTOUI</span>:</td></tr>
<tr><th id="1069">1069</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FMUL&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FMUL</span>:</td></tr>
<tr><th id="1070">1070</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FMA&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FMA</span>:</td></tr>
<tr><th id="1071">1071</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FSQRT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FSQRT</span>:</td></tr>
<tr><th id="1072">1072</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SITOFP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SITOFP</span>:</td></tr>
<tr><th id="1073">1073</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UITOFP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UITOFP</span>:</td></tr>
<tr><th id="1074">1074</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FPTRUNC&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FPTRUNC</span>:</td></tr>
<tr><th id="1075">1075</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FPEXT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FPEXT</span>:</td></tr>
<tr><th id="1076">1076</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FEXP2&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FEXP2</span>:</td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FLOG2&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FLOG2</span>:</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTRINSIC_TRUNC&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTRINSIC_TRUNC</span>:</td></tr>
<tr><th id="1079">1079</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTRINSIC_ROUND&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTRINSIC_ROUND</span>:</td></tr>
<tr><th id="1080">1080</th><td>    <b>return</b> getDefaultMappingVOP(MI);</td></tr>
<tr><th id="1081">1081</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;">G_IMPLICIT_DEF</span>: {</td></tr>
<tr><th id="1082">1082</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1083">1083</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1084">1084</th><td>    <b>break</b>;</td></tr>
<tr><th id="1085">1085</th><td>  }</td></tr>
<tr><th id="1086">1086</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FCONSTANT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FCONSTANT</span>:</td></tr>
<tr><th id="1087">1087</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_CONSTANT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_CONSTANT</span>:</td></tr>
<tr><th id="1088">1088</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FRAME_INDEX&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FRAME_INDEX</span>:</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_BLOCK_ADDR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_BLOCK_ADDR</span>: {</td></tr>
<tr><th id="1090">1090</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1091">1091</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1092">1092</th><td>    <b>break</b>;</td></tr>
<tr><th id="1093">1093</th><td>  }</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INSERT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INSERT</span>: {</td></tr>
<tr><th id="1095">1095</th><td>    <em>unsigned</em> BankID = isSALUMapping(MI) ? AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> :</td></tr>
<tr><th id="1096">1096</th><td>                                          AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1097">1097</th><td>    <em>unsigned</em> DstSize = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1098">1098</th><td>    <em>unsigned</em> SrcSize = getSizeInBits(MI.getOperand(<var>1</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1099">1099</th><td>    <em>unsigned</em> EltSize = getSizeInBits(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1100">1100</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(BankID, DstSize);</td></tr>
<tr><th id="1101">1101</th><td>    OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(BankID, SrcSize);</td></tr>
<tr><th id="1102">1102</th><td>    OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(BankID, EltSize);</td></tr>
<tr><th id="1103">1103</th><td>    OpdsMapping[<var>3</var>] = <b>nullptr</b>;</td></tr>
<tr><th id="1104">1104</th><td>    <b>break</b>;</td></tr>
<tr><th id="1105">1105</th><td>  }</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_EXTRACT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_EXTRACT</span>: {</td></tr>
<tr><th id="1107">1107</th><td>    <em>unsigned</em> BankID = getRegBankID(MI.getOperand(<var>1</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1108">1108</th><td>    <em>unsigned</em> DstSize = getSizeInBits(MI.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1109">1109</th><td>    <em>unsigned</em> SrcSize = getSizeInBits(MI.getOperand(<var>1</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1110">1110</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(BankID, DstSize);</td></tr>
<tr><th id="1111">1111</th><td>    OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(BankID, SrcSize);</td></tr>
<tr><th id="1112">1112</th><td>    OpdsMapping[<var>2</var>] = <b>nullptr</b>;</td></tr>
<tr><th id="1113">1113</th><td>    <b>break</b>;</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_MERGE_VALUES&apos; in namespace &apos;llvm::AMDGPU&apos;">G_MERGE_VALUES</span>: {</td></tr>
<tr><th id="1116">1116</th><td>    <em>unsigned</em> Bank = isSALUMapping(MI) ?</td></tr>
<tr><th id="1117">1117</th><td>      AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1118">1118</th><td>    <em>unsigned</em> DstSize = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1119">1119</th><td>    <em>unsigned</em> SrcSize = MRI.getType(MI.getOperand(<var>1</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(Bank, DstSize);</td></tr>
<tr><th id="1122">1122</th><td>    <i>// Op1 and Dst should use the same register bank.</i></td></tr>
<tr><th id="1123">1123</th><td>    <b>for</b> (<em>unsigned</em> i = <var>1</var>, e = MI.getNumOperands(); i != e; ++i)</td></tr>
<tr><th id="1124">1124</th><td>      OpdsMapping[i] = AMDGPU::getValueMapping(Bank, SrcSize);</td></tr>
<tr><th id="1125">1125</th><td>    <b>break</b>;</td></tr>
<tr><th id="1126">1126</th><td>  }</td></tr>
<tr><th id="1127">1127</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_BITCAST&apos; in namespace &apos;llvm::AMDGPU&apos;">G_BITCAST</span>:</td></tr>
<tr><th id="1128">1128</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTTOPTR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTTOPTR</span>:</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_PTRTOINT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_PTRTOINT</span>:</td></tr>
<tr><th id="1130">1130</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_CTLZ&apos; in namespace &apos;llvm::AMDGPU&apos;">G_CTLZ</span>:</td></tr>
<tr><th id="1131">1131</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_CTLZ_ZERO_UNDEF&apos; in namespace &apos;llvm::AMDGPU&apos;">G_CTLZ_ZERO_UNDEF</span>:</td></tr>
<tr><th id="1132">1132</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_CTTZ&apos; in namespace &apos;llvm::AMDGPU&apos;">G_CTTZ</span>:</td></tr>
<tr><th id="1133">1133</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_CTTZ_ZERO_UNDEF&apos; in namespace &apos;llvm::AMDGPU&apos;">G_CTTZ_ZERO_UNDEF</span>:</td></tr>
<tr><th id="1134">1134</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_CTPOP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_CTPOP</span>:</td></tr>
<tr><th id="1135">1135</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_BSWAP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_BSWAP</span>:</td></tr>
<tr><th id="1136">1136</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FABS&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FABS</span>:</td></tr>
<tr><th id="1137">1137</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FNEG&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FNEG</span>: {</td></tr>
<tr><th id="1138">1138</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1139">1139</th><td>    <em>unsigned</em> BankID = getRegBankID(MI.getOperand(<var>1</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1140">1140</th><td>    OpdsMapping[<var>0</var>] = OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(BankID, Size);</td></tr>
<tr><th id="1141">1141</th><td>    <b>break</b>;</td></tr>
<tr><th id="1142">1142</th><td>  }</td></tr>
<tr><th id="1143">1143</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_TRUNC&apos; in namespace &apos;llvm::AMDGPU&apos;">G_TRUNC</span>: {</td></tr>
<tr><th id="1144">1144</th><td>    <em>unsigned</em> Dst = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1145">1145</th><td>    <em>unsigned</em> Src = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1146">1146</th><td>    <em>unsigned</em> Bank = getRegBankID(Src, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1147">1147</th><td>    <em>unsigned</em> DstSize = getSizeInBits(Dst, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1148">1148</th><td>    <em>unsigned</em> SrcSize = getSizeInBits(Src, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1149">1149</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(Bank, DstSize);</td></tr>
<tr><th id="1150">1150</th><td>    OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(Bank, SrcSize);</td></tr>
<tr><th id="1151">1151</th><td>    <b>break</b>;</td></tr>
<tr><th id="1152">1152</th><td>  }</td></tr>
<tr><th id="1153">1153</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ZEXT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ZEXT</span>:</td></tr>
<tr><th id="1154">1154</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SEXT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SEXT</span>:</td></tr>
<tr><th id="1155">1155</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ANYEXT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ANYEXT</span>: {</td></tr>
<tr><th id="1156">1156</th><td>    <em>unsigned</em> Dst = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="1157">1157</th><td>    <em>unsigned</em> Src = MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="1158">1158</th><td>    <em>unsigned</em> DstSize = getSizeInBits(Dst, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1159">1159</th><td>    <em>unsigned</em> SrcSize = getSizeInBits(Src, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1160">1160</th><td>    <em>unsigned</em> SrcBank = getRegBankID(Src, MRI, *TRI,</td></tr>
<tr><th id="1161">1161</th><td>                                    SrcSize == <var>1</var> ? AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> :</td></tr>
<tr><th id="1162">1162</th><td>                                    AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>);</td></tr>
<tr><th id="1163">1163</th><td>    <em>unsigned</em> DstBank = SrcBank;</td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (SrcSize == <var>1</var>) {</td></tr>
<tr><th id="1165">1165</th><td>      <b>if</b> (SrcBank == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>)</td></tr>
<tr><th id="1166">1166</th><td>        DstBank = AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1167">1167</th><td>      <b>else</b></td></tr>
<tr><th id="1168">1168</th><td>        DstBank = AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>;</td></tr>
<tr><th id="1169">1169</th><td>    }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(DstBank, DstSize);</td></tr>
<tr><th id="1172">1172</th><td>    OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(SrcBank, SrcSize);</td></tr>
<tr><th id="1173">1173</th><td>    <b>break</b>;</td></tr>
<tr><th id="1174">1174</th><td>  }</td></tr>
<tr><th id="1175">1175</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_FCMP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_FCMP</span>: {</td></tr>
<tr><th id="1176">1176</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>2</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1177">1177</th><td>    <em>unsigned</em> Op2Bank = getRegBankID(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1178">1178</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>, <var>1</var>);</td></tr>
<tr><th id="1179">1179</th><td>    OpdsMapping[<var>1</var>] = <b>nullptr</b>; <i>// Predicate Operand.</i></td></tr>
<tr><th id="1180">1180</th><td>    OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(Op2Bank, Size);</td></tr>
<tr><th id="1181">1181</th><td>    OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1182">1182</th><td>    <b>break</b>;</td></tr>
<tr><th id="1183">1183</th><td>  }</td></tr>
<tr><th id="1184">1184</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_STORE&apos; in namespace &apos;llvm::AMDGPU&apos;">G_STORE</span>: {</td></tr>
<tr><th id="1185">1185</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).isReg()) ? void (0) : __assert_fail (&quot;MI.getOperand(0).isReg()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 1185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).isReg());</td></tr>
<tr><th id="1186">1186</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1187">1187</th><td>    <i>// FIXME: We need to specify a different reg bank once scalar stores</i></td></tr>
<tr><th id="1188">1188</th><td><i>    // are supported.</i></td></tr>
<tr><th id="1189">1189</th><td>    <em>const</em> ValueMapping *ValMapping =</td></tr>
<tr><th id="1190">1190</th><td>        AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1191">1191</th><td>    <i>// FIXME: Depending on the type of store, the pointer could be in</i></td></tr>
<tr><th id="1192">1192</th><td><i>    // the SGPR Reg bank.</i></td></tr>
<tr><th id="1193">1193</th><td><i>    // FIXME: Pointer size should be based on the address space.</i></td></tr>
<tr><th id="1194">1194</th><td>    <em>const</em> ValueMapping *PtrMapping =</td></tr>
<tr><th id="1195">1195</th><td>        AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>64</var>);</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>    OpdsMapping[<var>0</var>] = ValMapping;</td></tr>
<tr><th id="1198">1198</th><td>    OpdsMapping[<var>1</var>] = PtrMapping;</td></tr>
<tr><th id="1199">1199</th><td>    <b>break</b>;</td></tr>
<tr><th id="1200">1200</th><td>  }</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ICMP&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ICMP</span>: {</td></tr>
<tr><th id="1203">1203</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>2</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1204">1204</th><td>    <em>unsigned</em> Op2Bank = getRegBankID(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1205">1205</th><td>    <em>unsigned</em> Op3Bank = getRegBankID(MI.getOperand(<var>3</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1206">1206</th><td>    <em>unsigned</em> Op0Bank = Op2Bank == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="1207">1207</th><td>                       Op3Bank == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> ?</td></tr>
<tr><th id="1208">1208</th><td>                       AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>;</td></tr>
<tr><th id="1209">1209</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(Op0Bank, <var>1</var>);</td></tr>
<tr><th id="1210">1210</th><td>    OpdsMapping[<var>1</var>] = <b>nullptr</b>; <i>// Predicate Operand.</i></td></tr>
<tr><th id="1211">1211</th><td>    OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(Op2Bank, Size);</td></tr>
<tr><th id="1212">1212</th><td>    OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(Op3Bank, Size);</td></tr>
<tr><th id="1213">1213</th><td>    <b>break</b>;</td></tr>
<tr><th id="1214">1214</th><td>  }</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_EXTRACT_VECTOR_ELT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_EXTRACT_VECTOR_ELT</span>: {</td></tr>
<tr><th id="1218">1218</th><td>    <em>unsigned</em> OutputBankID = isSALUMapping(MI) ?</td></tr>
<tr><th id="1219">1219</th><td>                            AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1220">1220</th><td>    <em>unsigned</em> SrcSize = MRI.getType(MI.getOperand(<var>1</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1221">1221</th><td>    <em>unsigned</em> IdxSize = MRI.getType(MI.getOperand(<var>2</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1222">1222</th><td>    <em>unsigned</em> IdxBank = getRegBankID(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(OutputBankID, SrcSize);</td></tr>
<tr><th id="1225">1225</th><td>    OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(OutputBankID, SrcSize);</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>    <i>// The index can be either if the source vector is VGPR.</i></td></tr>
<tr><th id="1228">1228</th><td>    OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(IdxBank, IdxSize);</td></tr>
<tr><th id="1229">1229</th><td>    <b>break</b>;</td></tr>
<tr><th id="1230">1230</th><td>  }</td></tr>
<tr><th id="1231">1231</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INSERT_VECTOR_ELT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INSERT_VECTOR_ELT</span>: {</td></tr>
<tr><th id="1232">1232</th><td>    <em>unsigned</em> OutputBankID = isSALUMapping(MI) ?</td></tr>
<tr><th id="1233">1233</th><td>      AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td>    <em>unsigned</em> VecSize = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1236">1236</th><td>    <em>unsigned</em> InsertSize = MRI.getType(MI.getOperand(<var>2</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1237">1237</th><td>    <em>unsigned</em> IdxSize = MRI.getType(MI.getOperand(<var>3</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1238">1238</th><td>    <em>unsigned</em> InsertEltBank = getRegBankID(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1239">1239</th><td>    <em>unsigned</em> IdxBank = getRegBankID(MI.getOperand(<var>3</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(OutputBankID, VecSize);</td></tr>
<tr><th id="1242">1242</th><td>    OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(OutputBankID, VecSize);</td></tr>
<tr><th id="1243">1243</th><td>    OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(InsertEltBank, InsertSize);</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>    <i>// The index can be either if the source vector is VGPR.</i></td></tr>
<tr><th id="1246">1246</th><td>    OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(IdxBank, IdxSize);</td></tr>
<tr><th id="1247">1247</th><td>    <b>break</b>;</td></tr>
<tr><th id="1248">1248</th><td>  }</td></tr>
<tr><th id="1249">1249</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_UNMERGE_VALUES&apos; in namespace &apos;llvm::AMDGPU&apos;">G_UNMERGE_VALUES</span>: {</td></tr>
<tr><th id="1250">1250</th><td>    <em>unsigned</em> Bank = isSALUMapping(MI) ? AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> :</td></tr>
<tr><th id="1251">1251</th><td>      AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>    <i>// Op1 and Dst should use the same register bank.</i></td></tr>
<tr><th id="1254">1254</th><td><i>    // FIXME: Shouldn't this be the default? Why do we need to handle this?</i></td></tr>
<tr><th id="1255">1255</th><td>    <b>for</b> (<em>unsigned</em> i = <var>0</var>, e = MI.getNumOperands(); i != e; ++i) {</td></tr>
<tr><th id="1256">1256</th><td>      <em>unsigned</em> Size = getSizeInBits(MI.getOperand(i).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1257">1257</th><td>      OpdsMapping[i] = AMDGPU::getValueMapping(Bank, Size);</td></tr>
<tr><th id="1258">1258</th><td>    }</td></tr>
<tr><th id="1259">1259</th><td>    <b>break</b>;</td></tr>
<tr><th id="1260">1260</th><td>  }</td></tr>
<tr><th id="1261">1261</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTRINSIC&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTRINSIC</span>: {</td></tr>
<tr><th id="1262">1262</th><td>    <b>switch</b> (MI.getOperand(MI.getNumExplicitDefs()).getIntrinsicID()) {</td></tr>
<tr><th id="1263">1263</th><td>    <b>default</b>:</td></tr>
<tr><th id="1264">1264</th><td>      <b>return</b> getInvalidInstructionMapping();</td></tr>
<tr><th id="1265">1265</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;maxnum&apos; in namespace &apos;llvm::Intrinsic&apos;">maxnum</span>:</td></tr>
<tr><th id="1266">1266</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;minnum&apos; in namespace &apos;llvm::Intrinsic&apos;">minnum</span>:</td></tr>
<tr><th id="1267">1267</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pkrtz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pkrtz</span>:</td></tr>
<tr><th id="1268">1268</th><td>      <b>return</b> getDefaultMappingVOP(MI);</td></tr>
<tr><th id="1269">1269</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_kernarg_segment_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_kernarg_segment_ptr</span>: {</td></tr>
<tr><th id="1270">1270</th><td>      <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1271">1271</th><td>      OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1272">1272</th><td>      <b>break</b>;</td></tr>
<tr><th id="1273">1273</th><td>    }</td></tr>
<tr><th id="1274">1274</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_wqm_vote&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_wqm_vote</span>: {</td></tr>
<tr><th id="1275">1275</th><td>      <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1276">1276</th><td>      OpdsMapping[<var>0</var>] = OpdsMapping[<var>2</var>]</td></tr>
<tr><th id="1277">1277</th><td>        = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size);</td></tr>
<tr><th id="1278">1278</th><td>      <b>break</b>;</td></tr>
<tr><th id="1279">1279</th><td>    }</td></tr>
<tr><th id="1280">1280</th><td>    }</td></tr>
<tr><th id="1281">1281</th><td>    <b>break</b>;</td></tr>
<tr><th id="1282">1282</th><td>  }</td></tr>
<tr><th id="1283">1283</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_INTRINSIC_W_SIDE_EFFECTS&apos; in namespace &apos;llvm::AMDGPU&apos;">G_INTRINSIC_W_SIDE_EFFECTS</span>: {</td></tr>
<tr><th id="1284">1284</th><td>    <b>switch</b> (MI.getOperand(MI.getNumExplicitDefs()).getIntrinsicID()) {</td></tr>
<tr><th id="1285">1285</th><td>    <b>default</b>:</td></tr>
<tr><th id="1286">1286</th><td>      <b>return</b> getInvalidInstructionMapping();</td></tr>
<tr><th id="1287">1287</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_exp_compr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_exp_compr</span>:</td></tr>
<tr><th id="1288">1288</th><td>      OpdsMapping[<var>0</var>] = <b>nullptr</b>; <i>// IntrinsicID</i></td></tr>
<tr><th id="1289">1289</th><td>      <i>// FIXME: These are immediate values which can't be read from registers.</i></td></tr>
<tr><th id="1290">1290</th><td>      OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1291">1291</th><td>      OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1292">1292</th><td>      <i>// FIXME: Could we support packed types here?</i></td></tr>
<tr><th id="1293">1293</th><td>      OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1294">1294</th><td>      OpdsMapping[<var>4</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1295">1295</th><td>      <i>// FIXME: These are immediate values which can't be read from registers.</i></td></tr>
<tr><th id="1296">1296</th><td>      OpdsMapping[<var>5</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1297">1297</th><td>      OpdsMapping[<var>6</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1298">1298</th><td>      <b>break</b>;</td></tr>
<tr><th id="1299">1299</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_exp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_exp</span>:</td></tr>
<tr><th id="1300">1300</th><td>      OpdsMapping[<var>0</var>] = <b>nullptr</b>; <i>// IntrinsicID</i></td></tr>
<tr><th id="1301">1301</th><td>      <i>// FIXME: These are immediate values which can't be read from registers.</i></td></tr>
<tr><th id="1302">1302</th><td>      OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1303">1303</th><td>      OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1304">1304</th><td>      <i>// FIXME: Could we support packed types here?</i></td></tr>
<tr><th id="1305">1305</th><td>      OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1306">1306</th><td>      OpdsMapping[<var>4</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1307">1307</th><td>      OpdsMapping[<var>5</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1308">1308</th><td>      OpdsMapping[<var>6</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1309">1309</th><td>      <i>// FIXME: These are immediate values which can't be read from registers.</i></td></tr>
<tr><th id="1310">1310</th><td>      OpdsMapping[<var>7</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1311">1311</th><td>      OpdsMapping[<var>8</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, <var>32</var>);</td></tr>
<tr><th id="1312">1312</th><td>      <b>break</b>;</td></tr>
<tr><th id="1313">1313</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_buffer_load</span>: {</td></tr>
<tr><th id="1314">1314</th><td>      <em>unsigned</em> RSrc = MI.getOperand(<var>2</var>).getReg();   <i>// SGPR</i></td></tr>
<tr><th id="1315">1315</th><td>      <em>unsigned</em> VIndex = MI.getOperand(<var>3</var>).getReg(); <i>// VGPR</i></td></tr>
<tr><th id="1316">1316</th><td>      <em>unsigned</em> Offset = MI.getOperand(<var>4</var>).getReg(); <i>// SGPR/VGPR/imm</i></td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>      <em>unsigned</em> Size0 = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1319">1319</th><td>      <em>unsigned</em> Size2 = MRI.getType(RSrc).getSizeInBits();</td></tr>
<tr><th id="1320">1320</th><td>      <em>unsigned</em> Size3 = MRI.getType(VIndex).getSizeInBits();</td></tr>
<tr><th id="1321">1321</th><td>      <em>unsigned</em> Size4 = MRI.getType(Offset).getSizeInBits();</td></tr>
<tr><th id="1322">1322</th><td></td></tr>
<tr><th id="1323">1323</th><td>      <em>unsigned</em> RSrcBank = getRegBankID(RSrc, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1324">1324</th><td>      <em>unsigned</em> OffsetBank = getRegBankID(Offset, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>      OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size0);</td></tr>
<tr><th id="1327">1327</th><td>      OpdsMapping[<var>1</var>] = <b>nullptr</b>; <i>// intrinsic id</i></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td>      <i>// Lie and claim everything is legal, even though some need to be</i></td></tr>
<tr><th id="1330">1330</th><td><i>      // SGPRs. applyMapping will have to deal with it as a waterfall loop.</i></td></tr>
<tr><th id="1331">1331</th><td>      OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(RSrcBank, Size2); <i>// rsrc</i></td></tr>
<tr><th id="1332">1332</th><td>      OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>, Size3);</td></tr>
<tr><th id="1333">1333</th><td>      OpdsMapping[<var>4</var>] = AMDGPU::getValueMapping(OffsetBank, Size4);</td></tr>
<tr><th id="1334">1334</th><td>      OpdsMapping[<var>5</var>] = <b>nullptr</b>;</td></tr>
<tr><th id="1335">1335</th><td>      OpdsMapping[<var>6</var>] = <b>nullptr</b>;</td></tr>
<tr><th id="1336">1336</th><td>      <b>break</b>;</td></tr>
<tr><th id="1337">1337</th><td>    }</td></tr>
<tr><th id="1338">1338</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_s_buffer_load&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_s_buffer_load</span>: {</td></tr>
<tr><th id="1339">1339</th><td>      <em>unsigned</em> RSrc = MI.getOperand(<var>2</var>).getReg();   <i>// SGPR</i></td></tr>
<tr><th id="1340">1340</th><td>      <em>unsigned</em> Offset = MI.getOperand(<var>3</var>).getReg(); <i>// SGPR/imm</i></td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>      <em>unsigned</em> Size0 = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1343">1343</th><td>      <em>unsigned</em> Size2 = MRI.getType(RSrc).getSizeInBits();</td></tr>
<tr><th id="1344">1344</th><td>      <em>unsigned</em> Size3 = MRI.getType(Offset).getSizeInBits();</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>      <em>unsigned</em> RSrcBank = getRegBankID(RSrc, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1347">1347</th><td>      <em>unsigned</em> OffsetBank = getRegBankID(Offset, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td>      OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>, Size0);</td></tr>
<tr><th id="1350">1350</th><td>      OpdsMapping[<var>1</var>] = <b>nullptr</b>; <i>// intrinsic id</i></td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>      <i>// Lie and claim everything is legal, even though some need to be</i></td></tr>
<tr><th id="1353">1353</th><td><i>      // SGPRs. applyMapping will have to deal with it as a waterfall loop.</i></td></tr>
<tr><th id="1354">1354</th><td>      OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(RSrcBank, Size2); <i>// rsrc</i></td></tr>
<tr><th id="1355">1355</th><td>      OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(OffsetBank, Size3);</td></tr>
<tr><th id="1356">1356</th><td>      OpdsMapping[<var>4</var>] = <b>nullptr</b>;</td></tr>
<tr><th id="1357">1357</th><td>      <b>break</b>;</td></tr>
<tr><th id="1358">1358</th><td>    }</td></tr>
<tr><th id="1359">1359</th><td>    }</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>    <b>break</b>;</td></tr>
<tr><th id="1362">1362</th><td>  }</td></tr>
<tr><th id="1363">1363</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_SELECT&apos; in namespace &apos;llvm::AMDGPU&apos;">G_SELECT</span>: {</td></tr>
<tr><th id="1364">1364</th><td>    <em>unsigned</em> Size = MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits();</td></tr>
<tr><th id="1365">1365</th><td>    <em>unsigned</em> Op1Bank = getRegBankID(MI.getOperand(<var>1</var>).getReg(), MRI, *TRI,</td></tr>
<tr><th id="1366">1366</th><td>                                    AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>);</td></tr>
<tr><th id="1367">1367</th><td>    <em>unsigned</em> Op2Bank = getRegBankID(MI.getOperand(<var>2</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1368">1368</th><td>    <em>unsigned</em> Op3Bank = getRegBankID(MI.getOperand(<var>3</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">*</span>TRI);</td></tr>
<tr><th id="1369">1369</th><td>    <em>bool</em> SGPRSrcs = Op1Bank == AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="1370">1370</th><td>                    Op2Bank == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> &amp;&amp;</td></tr>
<tr><th id="1371">1371</th><td>                    Op3Bank == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>;</td></tr>
<tr><th id="1372">1372</th><td>    <em>unsigned</em> Bank = SGPRSrcs ? AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPRRegBankID</span>;</td></tr>
<tr><th id="1373">1373</th><td>    Op1Bank = SGPRSrcs ? AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span> : AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>;</td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td>    <b>if</b> (Size == <var>64</var>) {</td></tr>
<tr><th id="1376">1376</th><td>      OpdsMapping[<var>0</var>] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</td></tr>
<tr><th id="1377">1377</th><td>      OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(Op1Bank, <var>1</var>);</td></tr>
<tr><th id="1378">1378</th><td>      OpdsMapping[<var>2</var>] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</td></tr>
<tr><th id="1379">1379</th><td>      OpdsMapping[<var>3</var>] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</td></tr>
<tr><th id="1380">1380</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1381">1381</th><td>      OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(Bank, Size);</td></tr>
<tr><th id="1382">1382</th><td>      OpdsMapping[<var>1</var>] = AMDGPU::getValueMapping(Op1Bank, <var>1</var>);</td></tr>
<tr><th id="1383">1383</th><td>      OpdsMapping[<var>2</var>] = AMDGPU::getValueMapping(Bank, Size);</td></tr>
<tr><th id="1384">1384</th><td>      OpdsMapping[<var>3</var>] = AMDGPU::getValueMapping(Bank, Size);</td></tr>
<tr><th id="1385">1385</th><td>    }</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>    <b>break</b>;</td></tr>
<tr><th id="1388">1388</th><td>  }</td></tr>
<tr><th id="1389">1389</th><td></td></tr>
<tr><th id="1390">1390</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_LOAD&apos; in namespace &apos;llvm::AMDGPU&apos;">G_LOAD</span>:</td></tr>
<tr><th id="1391">1391</th><td>    <b>return</b> getInstrMappingForLoad(MI);</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_XCHG&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_XCHG</span>:</td></tr>
<tr><th id="1394">1394</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_ADD&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_ADD</span>:</td></tr>
<tr><th id="1395">1395</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_SUB&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_SUB</span>:</td></tr>
<tr><th id="1396">1396</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_AND&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_AND</span>:</td></tr>
<tr><th id="1397">1397</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_OR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_OR</span>:</td></tr>
<tr><th id="1398">1398</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_XOR&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_XOR</span>:</td></tr>
<tr><th id="1399">1399</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_MAX&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_MAX</span>:</td></tr>
<tr><th id="1400">1400</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_MIN&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_MIN</span>:</td></tr>
<tr><th id="1401">1401</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_UMAX&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_UMAX</span>:</td></tr>
<tr><th id="1402">1402</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMICRMW_UMIN&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMICRMW_UMIN</span>:</td></tr>
<tr><th id="1403">1403</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_ATOMIC_CMPXCHG&apos; in namespace &apos;llvm::AMDGPU&apos;">G_ATOMIC_CMPXCHG</span>: {</td></tr>
<tr><th id="1404">1404</th><td>    <b>return</b> getDefaultMappingAllVGPR(MI);</td></tr>
<tr><th id="1405">1405</th><td>  }</td></tr>
<tr><th id="1406">1406</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;G_BRCOND&apos; in namespace &apos;llvm::AMDGPU&apos;">G_BRCOND</span>: {</td></tr>
<tr><th id="1407">1407</th><td>    <em>unsigned</em> Bank = getRegBankID(MI.getOperand(<var>0</var>).getReg(), MRI, *TRI,</td></tr>
<tr><th id="1408">1408</th><td>                                 AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>);</td></tr>
<tr><th id="1409">1409</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() == 1) ? void (0) : __assert_fail (&quot;MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp&quot;, 1409, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MRI.getType(MI.getOperand(<var>0</var>).getReg()).getSizeInBits() == <var>1</var>);</td></tr>
<tr><th id="1410">1410</th><td>    <b>if</b> (Bank != AMDGPU::<span class='error' title="no member named &apos;SCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SCCRegBankID</span>)</td></tr>
<tr><th id="1411">1411</th><td>      Bank = AMDGPU::<span class='error' title="no member named &apos;VCCRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">VCCRegBankID</span>;</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>    OpdsMapping[<var>0</var>] = AMDGPU::getValueMapping(Bank, <var>1</var>);</td></tr>
<tr><th id="1414">1414</th><td>    <b>break</b>;</td></tr>
<tr><th id="1415">1415</th><td>  }</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td>  <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj" title='llvm::RegisterBankInfo::getInstructionMapping' data-ref="_ZNK4llvm16RegisterBankInfo21getInstructionMappingEjjPKNS0_12ValueMappingEj">getInstructionMapping</a>(<i>/*ID*/</i><var>1</var>, <i>/*Cost*/</i><var>1</var>,</td></tr>
<tr><th id="1419">1419</th><td>                               <a class="member" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE" title='llvm::RegisterBankInfo::getOperandsMapping' data-ref="_ZNK4llvm16RegisterBankInfo18getOperandsMappingERKNS_15SmallVectorImplIPKNS0_12ValueMappingEEE">getOperandsMapping</a>(<a class="local col6 ref" href="#186OpdsMapping" title='OpdsMapping' data-ref="186OpdsMapping">OpdsMapping</a>),</td></tr>
<tr><th id="1420">1420</th><td>                               <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="1421">1421</th><td>}</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
