{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "importing Jupyter notebook from Generator_DotProduct_N_SI_HR_v4_6.ipynb\n",
      "importing Jupyter notebook from DotProduct_SoE_V4_5.ipynb\n",
      "importing Jupyter notebook from DotProduct_Systolic_V1_11.ipynb\n",
      "importing Jupyter notebook from DotProduct_noHR_M_V3_7.ipynb\n",
      "importing Jupyter notebook from RegisteredNto1Adder_V1_1.ipynb\n",
      "importing Jupyter notebook from DotProduct_noHR_C_V3_7.ipynb\n",
      "importing Jupyter notebook from AdderTree_ASm_V1_20.ipynb\n",
      "importing Jupyter notebook from SItoSoE_V1_10.ipynb\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "import math\n",
    "import import_ipynb\n",
    "import os\n",
    "from Generator_DotProduct_N_SI_HR_v4_6 import DotProduct_SI"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def DotProduct_SI_AXI_Stream(Parameters,Print_To_File,Files_Location,Is_Top,modules):\n",
    "    #N>=2\n",
    "    N = input('Enter N: ')\n",
    "    N = int(N)\n",
    "    if N<2:\n",
    "        N = 2\n",
    "    #HRR>=2\n",
    "    HRR = input('Enter HRR Upper Limit (>=2, <={}, empty for 2, not all HRR values are acceptable): '.format(N))\n",
    "    if not HRR:\n",
    "        HRR = 2\n",
    "    else:\n",
    "        HRR = int(HRR)\n",
    "        if HRR<2:\n",
    "            HRR = 2\n",
    "        if HRR>N: \n",
    "            HRR = N\n",
    "\n",
    "    NMult = math.ceil(N/HRR)\n",
    "    #print(\"NMult: {}\".format(NMult))\n",
    "\n",
    "    while math.ceil(N/NMult) != HRR:\n",
    "        HRR -= 1\n",
    "    print(\"HRR calculated value: {}\".format(HRR))\n",
    "    #MAMCS>=1\n",
    "    MAMCS = input('Enter Multiply-Add Max Component Size (empty for {}): '.format(NMult))\n",
    "    if not MAMCS:\n",
    "        MAMCS = NMult\n",
    "    else:\n",
    "        MAMCS = int(MAMCS)\n",
    "        if MAMCS>NMult:\n",
    "            MAMCS = NMult\n",
    "        elif MAMCS<1:\n",
    "            MAMCS = 1\n",
    "    #AdderSize>=2\n",
    "    if MAMCS<NMult:\n",
    "        AdderSize = input('Enter maximum size allowed for base adders (empty for 2): ')\n",
    "    ENABLE_INPUT_LATCH = input('Enable Input Latch? (empty or 0 to disable, 1 to enable): ')\n",
    "    #IN_WIDTH>=1\n",
    "    IN_WIDTH = input('Enter IN_WIDTH Default Value (empty for 10): ')\n",
    "    #INPUT_REG_DEPTH>=0\n",
    "    INPUT_REG_DEPTH = input('Enter INPUT_REG_DEPTH Default Value (empty for 1): ')\n",
    "    #MULT_PIPE_DEPTH>=0\n",
    "    MULT_PIPE_DEPTH = input('Enter MULT_PIPE_DEPTH Default Value (empty for 1): ')\n",
    "    NumOfComponents = math.ceil(NMult/MAMCS)\n",
    "    if MAMCS==NMult:\n",
    "        AdderSize = 0\n",
    "    else:\n",
    "        if not AdderSize:\n",
    "            AdderSize = 2\n",
    "        else:\n",
    "            AdderSize = int(AdderSize)\n",
    "            if AdderSize<2:\n",
    "                AdderSize = 2\n",
    "            if AdderSize>NumOfComponents:\n",
    "                AdderSize = NumOfComponents\n",
    "\n",
    "    if not IN_WIDTH:\n",
    "        IN_WIDTH=10\n",
    "    else:\n",
    "        IN_WIDTH = int(IN_WIDTH)\n",
    "        if(IN_WIDTH<1):\n",
    "            IN_WIDTH=1\n",
    "\n",
    "    if not INPUT_REG_DEPTH:\n",
    "        INPUT_REG_DEPTH=1\n",
    "    else:\n",
    "        INPUT_REG_DEPTH = int(INPUT_REG_DEPTH)\n",
    "        if(INPUT_REG_DEPTH<0):\n",
    "            INPUT_REG_DEPTH=0\n",
    "\n",
    "    if not MULT_PIPE_DEPTH:\n",
    "        MULT_PIPE_DEPTH=1\n",
    "    else:\n",
    "        MULT_PIPE_DEPTH = int(MULT_PIPE_DEPTH)\n",
    "        if(MULT_PIPE_DEPTH<0):\n",
    "            MULT_PIPE_DEPTH=0\n",
    "\n",
    "    if not ENABLE_INPUT_LATCH:\n",
    "        ENABLE_INPUT_LATCH=0\n",
    "    else:\n",
    "        ENABLE_INPUT_LATCH = int(ENABLE_INPUT_LATCH)\n",
    "\n",
    "    parameters={ \n",
    "        \"N\":N,\n",
    "        \"HRR\":HRR,\n",
    "        \"MAMCS\":MAMCS,\n",
    "        \"ADDER_SIZE\":AdderSize,\n",
    "        \"IN_WIDTH\":IN_WIDTH,\n",
    "        \"INPUT_REG_DEPTH\":INPUT_REG_DEPTH,\n",
    "        \"MULT_PIPE_DEPTH\":MULT_PIPE_DEPTH,\n",
    "       # \"ENABLE_INPUT_REGISTERS\":ENABLE_INPUT_REGISTERS,\n",
    "        \"ENABLE_INPUT_LATCH\":ENABLE_INPUT_LATCH,\n",
    "        \"IN_WIDTH\":IN_WIDTH\n",
    "    }\n",
    "    lgN=math.ceil(math.log2(N))\n",
    "    IN_DATA_LENGHT=2*N*IN_WIDTH    \n",
    "    OUT_WIDTH=2*IN_WIDTH+lgN\n",
    "    #OUT_DATA_LENGHT_HR=NAdd*OUT_WIDTH\n",
    "    OUT_DATA_LENGHT=OUT_WIDTH\n",
    "    #OUT_DATA_LENGHT_NE=NE*OUT_WIDTH\n",
    "\n",
    "    Print_To_File=0\n",
    "    Files_Location='DotProduct_GeneratedVerilogCodes/'\n",
    "    Is_Top=1\n",
    "    modules={}\n",
    "    GeneratedFileName=DotProduct_SI(parameters,Print_To_File,Files_Location,Is_Top,modules)\n",
    "    Files_Location+=GeneratedFileName+\"/\"\n",
    "    wrapperModuleName=GeneratedFileName+\"_AXIStream\"\n",
    "    of=open(Files_Location+wrapperModuleName+\".v\", 'w+')\n",
    "\n",
    "    # in this cell we will use the generated file and instanciate it in our new AXI wrapper module.\n",
    "    print(\"`timescale 1ns / 1ps\\n\",file=of)\n",
    "    print(\"module \"+wrapperModuleName,file=of)\n",
    "    print(\"#(\",file=of)\n",
    "    print(\"parameter IN_DATA_LENGHT= {}, \".format(IN_DATA_LENGHT),file=of)\n",
    "    print(\"parameter OUT_DATA_LENGHT= {} \".format(OUT_DATA_LENGHT),file=of)\n",
    "    print(\")( \\n\",file=of)\n",
    "    print(\"input aclk,\".format(),file=of)\n",
    "    print(\"input aresetn,\".format(),file=of)\n",
    "    print(\"input enable,\".format(),file=of)\n",
    "    print(\"input [IN_DATA_LENGHT-1:0]s_axi_data,\".format(),file=of)\n",
    "    print(\"input s_axi_valid,\".format(),file=of)\n",
    "    print(\"input m_axi_ready,\".format(),file=of)\n",
    "    print(\"output reg[OUT_DATA_LENGHT-1:0]m_axi_data,\".format(),file=of)\n",
    "    print(\"output reg m_axi_valid,\".format(),file=of)\n",
    "    print(\"output reg s_axi_ready\".format(),file=of)\n",
    "    print(\");\\n\".format(),file=of)\n",
    "    print(\"reg inready;\".format(),file=of)\n",
    "    print(\"reg [IN_DATA_LENGHT-1:0]indata;\".format(),file=of)\n",
    "    print(\"wire outready;\".format(),file=of)\n",
    "    print(\"wire earlyoutready;\".format(),file=of)\n",
    "    print(\"wire [OUT_DATA_LENGHT-1:0]outdata;\".format(),file=of)\n",
    "\n",
    "    print(\"////////////////instancing wrapping module///////////////////\".format(),file=of)\n",
    "    print(\"{} {}(\".format(GeneratedFileName,GeneratedFileName+\"_inst\"),file=of)\n",
    "    print(\".clk(aclk),\".format(),file=of)\n",
    "    print(\".reset(!aresetn),\".format(),file=of)\n",
    "    print(\".enable(enable),\".format(),file=of)\n",
    "    print(\".inReady(inready),\".format(),file=of)\n",
    "    for i in range (N):\n",
    "        print(\".A{}(indata[{}:{}]),\".format( i, IN_DATA_LENGHT-(i*IN_WIDTH)-1  ,  IN_DATA_LENGHT-(i+1)*IN_WIDTH), file=of )\n",
    "    for i in range (N):    \n",
    "        print(\".B{}(indata[{}:{}]),\".format( i, int((IN_DATA_LENGHT)/2-(i*IN_WIDTH)-1) , int(IN_DATA_LENGHT/2-(i+1)*IN_WIDTH)), file=of )\n",
    "    print(\".outReady(outready),\".format(), file=of)\n",
    "    print(\".DP(outdata),\".format(), file=of)\n",
    "    print(\".earlyOutReady(earlyoutready)\".format(),file=of)\n",
    "    print(\");\".format(),file=of)\n",
    "\n",
    "    #in this cell we will add Axi stream compatability codes to wrapp the generated module in the previeous cell\n",
    "    print(\"/////////////////Main body/////////////\".format(),file=of)\n",
    "    print(\"always @(posedge aclk)begin\".format(),file=of)\n",
    "    print(\" if(aresetn==0)begin\".format(),file=of)\n",
    "    print(\"  m_axi_data<=0;\".format(),file=of)\n",
    "    print(\"  m_axi_valid<=0;\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\" else begin\".format(),file=of)\n",
    "    print(\"  if(m_axi_ready==1 && m_axi_valid==1)begin\".format(),file=of)\n",
    "    print(\"   m_axi_valid<=0;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\"  else if(outready==1)begin\".format(),file=of)\n",
    "    print(\"   m_axi_valid<=1;\".format(),file=of)\n",
    "    print(\"   m_axi_data<=outdata;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\"end\".format(),file=of)\n",
    "    print(\"always @(posedge aclk)begin\".format(),file=of)\n",
    "    print(\" if(aresetn==0)begin\".format(),file=of)\n",
    "    print(\"  s_axi_ready<=1;\".format(),file=of)\n",
    "    print(\"  inready<=0;\".format(),file=of)\n",
    "    print(\"  indata<=0;\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\" else begin\".format(),file=of)\n",
    "    print(\"  inready<=0;\".format(),file=of)\n",
    "    print(\"  if(s_axi_valid==1 && s_axi_ready==1)begin\".format(),file=of)\n",
    "    print(\"   s_axi_ready<=0;\".format(),file=of)\n",
    "    print(\"   inready<=1;\".format(),file=of)\n",
    "    print(\"   indata<= s_axi_data;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\"  else if(m_axi_valid==1 && m_axi_ready==1)begin\".format(),file=of)\n",
    "    print(\"   s_axi_ready<=1;\".format(),file=of)\n",
    "    print(\"  end\".format(),file=of)\n",
    "    print(\" end\".format(),file=of)\n",
    "    print(\"end\".format(),file=of)\n",
    "    of.close()\n",
    "    return wrapperModuleName"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter N: 10\n",
      "Enter HRR Upper Limit (>=2, <=10, empty for 2, not all HRR values are acceptable): \n",
      "HRR calculated value: 2\n",
      "Enter Multiply-Add Max Component Size (empty for 5): \n",
      "Enable Input Latch? (empty or 0 to disable, 1 to enable): \n",
      "Enter IN_WIDTH Default Value (empty for 10): \n",
      "Enter INPUT_REG_DEPTH Default Value (empty for 1): \n",
      "Enter MULT_PIPE_DEPTH Default Value (empty for 1): \n",
      "HRR calculated value: 2\n",
      "`timescale 1ns / 1ps\n",
      "\n",
      "module DotProduct_10_SI_HRx2_C5_A0_NIL\n",
      "#(parameter\n",
      "IN_WIDTH = 10,\n",
      "INPUT_REG_DEPTH = 1,\n",
      "MULT_PIPE_DEPTH = 1\n",
      ")(\n",
      "input clk, reset, enable,\n",
      "output newInSeriesStart,\n",
      "output inSeries,\n",
      "input inReady,\n",
      "input signed [IN_WIDTH-1:0] A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, \n",
      "input signed [IN_WIDTH-1:0] B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, \n",
      "output outReady,\n",
      "output signed [(2*IN_WIDTH)+3:0] DP,\n",
      "output earlyOutReady\n",
      ");\n",
      "\n",
      "wire DPInReady;\n",
      "wire signed [IN_WIDTH-1:0] AS0, AS1, AS2, AS3, AS4;\n",
      "SItoSoE_10_HRx2_NIL_NOR #( .IN_WIDTH(IN_WIDTH) )\n",
      "SItSoEA (\n",
      "clk, reset, enable,\n",
      "newInSeriesStart,\n",
      "inSeries,\n",
      "inReady,\n",
      "A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, \n",
      "DPInReady,\n",
      "AS2outReady, //not used\n",
      "AoutSeries, //not used\n",
      "AS0, AS1, AS2, AS3, AS4, \n",
      "AS1earlyOutReady, //not used\n",
      "AS2earlyOutReady //not used\n",
      ");\n",
      "\n",
      "wire signed [IN_WIDTH-1:0] BS0, BS1, BS2, BS3, BS4;\n",
      "SItoSoE_10_HRx2_NIL_NOR #( .IN_WIDTH(IN_WIDTH) )\n",
      "SItSoEB (\n",
      "clk, reset, enable,\n",
      "RFNDSB, //not used\n",
      "ISB, //not used\n",
      "inReady,\n",
      "B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, \n",
      "BS1outReady, //not used\n",
      "BS2outReady, //not used\n",
      "BoutSeries, //not used\n",
      "BS0, BS1, BS2, BS3, BS4, \n",
      "BS1earlyOutReady, //not used\n",
      "BS2earlyOutReady //not used\n",
      ");\n",
      "\n",
      "DotProduct_10_S5E_HRx2_C5_A0\n",
      "#( .IN_WIDTH(IN_WIDTH), .INPUT_REG_DEPTH(INPUT_REG_DEPTH), .MULT_PIPE_DEPTH(MULT_PIPE_DEPTH) )\n",
      "DPE (clk, reset, enable,\n",
      "DPInReady,\n",
      "SA0, SA1, SA2, SA3, SA4, \n",
      "SB0, SB1, SB2, SB3, SB4, \n",
      "outReady,\n",
      "DP,\n",
      "earlyOutReady);\n",
      "\n",
      "endmodule\n",
      "`timescale 1ns / 1ps\n",
      "\n",
      "module SItoSoE_10_HRx2_NIL_NOR\n",
      "#(\n",
      "parameter IN_WIDTH = 10\n",
      ")(\n",
      "input clk, reset, enable,\n",
      "output reg newInSeriesStart = 1,\n",
      "output reg inSeries = 0,\n",
      "input inReady,\n",
      "input signed [IN_WIDTH-1:0] A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, \n",
      "output O0toO4OutReady,\n",
      "output reg ONOutReady=0, //not used\n",
      "output outSeries,\n",
      "output reg signed [IN_WIDTH-1:0] O0, O1, O2, O3, O4, \n",
      "output reg O0toO4earlyOutReady = 0, //not used\n",
      "output reg ONearlyOutReady=0 //not used\n",
      ");\n",
      "\n",
      "assign O0toO4OutReady = inReady;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\tnewInSeriesStart <= 1;\n",
      "\t\tinSeries <= 0;\n",
      "\tend\n",
      "\telse if(enable & inReady) begin\n",
      "\t\tif(inSeries==1) begin\n",
      "\t\t\tnewInSeriesStart <= 1;\n",
      "\t\t\tinSeries <= 0;\n",
      "\t\tend\n",
      "\t\telse begin\n",
      "\t\t\tnewInSeriesStart <= 0;\n",
      "\t\t\tinSeries <= 1;\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "\n",
      "always @(*) begin\n",
      "\tcase(inSeries)\n",
      "\t\t0: begin\n",
      "\t\t\tO0 = A0; O1 = A1; O2 = A2; O3 = A3; O4 = A4; \n",
      "\t\tend\n",
      "\t\t1: begin\n",
      "\t\t\tO0 = A5; O1 = A6; O2 = A7; O3 = A8; O4 = A9; \n",
      "\t\tend\n",
      "\tendcase\n",
      "end\n",
      "\n",
      "assign outSeries = inSeries;\n",
      "\n",
      "endmodule\n",
      "`timescale 1ns / 1ps\n",
      "\n",
      "module DotProduct_10_S5E_HRx2_C5_A0\n",
      "#(\n",
      "parameter IN_WIDTH = 10,\n",
      "parameter INPUT_REG_DEPTH = 1,\n",
      "parameter MULT_PIPE_DEPTH = 1\n",
      ")(\n",
      "input clk, reset, enable,\n",
      "output reg newInSeriesStart = 1,\n",
      "output reg inSeries = 0,\n",
      "input inReady,\n",
      "input signed [IN_WIDTH-1:0] A0, A1, A2, A3, A4, \n",
      "input signed [IN_WIDTH-1:0] B0, B1, B2, B3, B4, \n",
      "output reg outReady = 0,\n",
      "output reg signed [(2*IN_WIDTH)+3:0] DP,\n",
      "output reg earlyOutReady\n",
      ");\n",
      "\n",
      "reg signed [IN_WIDTH-1:0] SA0, SA1, SA2, SA3, SA4;\n",
      "reg signed [IN_WIDTH-1:0] SB0, SB1, SB2, SB3, SB4;\n",
      "\n",
      "wire signed [(2*IN_WIDTH)+2:0] DPpart;\n",
      "wire DPOutReady, DPEarlyOutReady;\n",
      "DotProduct_Systolic_5\n",
      "#( .IN_WIDTH(IN_WIDTH), .INPUT_REG_DEPTH(INPUT_REG_DEPTH), .MULT_PIPE_DEPTH(MULT_PIPE_DEPTH) )\n",
      "DPE (clk, reset, enable,\n",
      "inReady,\n",
      "SA0, SA1, SA2, SA3, SA4, \n",
      "SB0, SB1, SB2, SB3, SB4, \n",
      "DPOutReady,\n",
      "DPpart,\n",
      "DPEarlyOutReady);\n",
      "\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\tnewInSeriesStart <= 1;\n",
      "\t\tinSeries <= 0;\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tif(inReady) begin\n",
      "\t\t\tif(inSeries==1) begin\n",
      "\t\t\t\tnewInSeriesStart <= 1;\n",
      "\t\t\t\tinSeries <= 0;\n",
      "\t\t\tend\n",
      "\t\t\telse begin\n",
      "\t\t\t\tnewInSeriesStart <= 0;\n",
      "\t\t\t\tinSeries <= 1;\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "\n",
      "always @(*) begin\n",
      "\tSA0 = A0; SA1 = A1; SA2 = A2; SA3 = A3; SA4 = A4; \n",
      "\tSB0 = B0; SB1 = B1; SB2 = B2; SB3 = B3; SB4 = B4; \n",
      "end\n",
      "\n",
      "reg outSeries = 0;\n",
      "reg signed [(2*IN_WIDTH)+3:0] DPps = 0;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\toutSeries <= 0;\n",
      "\t\tDPps <= 0;\n",
      "\t\toutReady <= 0;\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tif(outSeries==1) begin\n",
      "\t\t\tif(DPOutReady) begin\n",
      "\t\t\t\toutReady <= 1;\n",
      "\t\t\t\tDP <= DPps+DPpart;\n",
      "\t\t\t\toutSeries <= 0;\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\t\telse begin\n",
      "\t\t\toutReady <= 0;\n",
      "\t\t\tif(DPOutReady) begin\n",
      "\t\t\t\tDPps <= DPpart;\n",
      "\t\t\t\toutSeries <= 1;\n",
      "\t\t\tend\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "\n",
      "initial earlyOutReady = 0;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\tearlyOutReady <= 0;\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tif(((outSeries==1) & (~DPOutReady) & DPEarlyOutReady) | ((outSeries==0) & DPOutReady & DPEarlyOutReady)) begin\n",
      "\t\t\tearlyOutReady <= 1;\n",
      "\t\tend\n",
      "\t\telse begin\n",
      "\t\t\tearlyOutReady <= 0;\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "\n",
      "endmodule\n",
      "`timescale 1ns / 1ps\n",
      "\n",
      "module DotProduct_Systolic_5\n",
      "#(\n",
      "parameter IN_WIDTH = 10,\n",
      "parameter INPUT_REG_DEPTH = 1,\n",
      "parameter MULT_PIPE_DEPTH = 1\n",
      ")(\n",
      "input clk, reset, enable,\n",
      "input inReady,\n",
      "input signed [IN_WIDTH-1:0] A0, A1, A2, A3, A4, \n",
      "input signed [IN_WIDTH-1:0] B0, B1, B2, B3, B4, \n",
      "output outReady,\n",
      "output signed [(2*IN_WIDTH)+2:0] DP,\n",
      "output earlyOutReady\n",
      ");\n",
      "\n",
      "wire signed [(2*IN_WIDTH)-1:0] M0;\n",
      "RegisteredMultiplier #(.IN_WIDTH(IN_WIDTH),\n",
      ".INPUT_REG_DEPTH(INPUT_REG_DEPTH),\n",
      ".MULT_PIPE_DEPTH(MULT_PIPE_DEPTH))\n",
      "Mult0(clk, reset, enable,\n",
      "inReady,\n",
      "A0, B0,\n",
      "MOR0, //not used\n",
      "M0,\n",
      "eMOR0); //not used\n",
      "\n",
      "wire signed [2*IN_WIDTH:0] psl1 [0:0];\n",
      "wire signed [(2*IN_WIDTH)+1:0] psl2 [0:1];\n",
      "wire signed [(2*IN_WIDTH)+2:0] psl3 [0:0];\n",
      "\n",
      "MultiplyAdd #( .IN_M_WIDTH(IN_WIDTH), .IN_A_WIDTH(2*IN_WIDTH), .OUT_WIDTH((2*IN_WIDTH)+1), .INPUT_REG_DEPTH(INPUT_REG_DEPTH), .MULT_PIPE_DEPTH(MULT_PIPE_DEPTH) )\n",
      "MA1(clk, reset, enable,\n",
      "inReady,\n",
      "A1, B1,\n",
      "M0,\n",
      "OR1, //not used\n",
      "psl1[0],\n",
      "eOR1); //not used\n",
      "\n",
      "MultiplyAdd #( .IN_M_WIDTH(IN_WIDTH), .IN_A_WIDTH((2*IN_WIDTH)+1), .OUT_WIDTH((2*IN_WIDTH)+2), .INPUT_REG_DEPTH(INPUT_REG_DEPTH+1), .MULT_PIPE_DEPTH(MULT_PIPE_DEPTH) )\n",
      "MA2(clk, reset, enable,\n",
      "inReady,\n",
      "A2, B2,\n",
      "psl1[0],\n",
      "OR2, //not used\n",
      "psl2[0],\n",
      "eOR2); //not used\n",
      "\n",
      "MultiplyAdd #( .IN_M_WIDTH(IN_WIDTH), .IN_A_WIDTH((2*IN_WIDTH)+2), .OUT_WIDTH((2*IN_WIDTH)+2), .INPUT_REG_DEPTH(INPUT_REG_DEPTH+2), .MULT_PIPE_DEPTH(MULT_PIPE_DEPTH) )\n",
      "MA3(clk, reset, enable,\n",
      "inReady,\n",
      "A3, B3,\n",
      "psl2[0],\n",
      "OR3, //not used\n",
      "psl2[1],\n",
      "eOR3); //not used\n",
      "\n",
      "MultiplyAdd #( .IN_M_WIDTH(IN_WIDTH), .IN_A_WIDTH((2*IN_WIDTH)+2), .OUT_WIDTH((2*IN_WIDTH)+3), .INPUT_REG_DEPTH(INPUT_REG_DEPTH+3), .MULT_PIPE_DEPTH(MULT_PIPE_DEPTH) )\n",
      "MA4(clk, reset, enable,\n",
      "inReady,\n",
      "A4, B4,\n",
      "psl2[1],\n",
      "outReady,\n",
      "psl3[0],\n",
      "earlyOutReady);\n",
      "\n",
      "assign DP = psl3[0];\n",
      "\n",
      "endmodule\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "'DotProduct_10_SI_HRx2_C5_A0_NIL_AXIStream'"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "DotProduct_N_SI_HR_v4_6_AXI_Stream()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
