.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000111000000000
000000000000000000
000000000000000000
000000000000000000
000001011000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000111000000010
000000001000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000100010
000000000000010000
000000000001000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000011011000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000001000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000000000000000000
000000000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001001111000100000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000010
000100000000000000
000000011000100000
000000001000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000011001100000
000000001000000001
000000000000000010
000000000000000000

.io_tile 13 0
000000000000000010
000100000000000000
000001110000000000
000000000000000001
000010000000010010
000000010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 0
100010000000000010
000110010000100000
000000000000000000
000000000000000001
000010000011000001
000000110001010000
001100000000000000
000000000000000000
000000000000000000
010100000000000000
000000000010110010
000000000001110000
000010000000000000
000000110000000001
000010000000000001
000010010000000000

.io_tile 15 0
100000000000000010
000100000000000000
000000000000000001
000000000000000001
000000000011100001
000000000011010000
001100000000000000
000001010000000000
000010011000000000
000110011000000000
010000000010100010
100000000011010000
000000000000000000
000000000000000001
000000000000000001
000001010000000000

.io_tile 16 0
000000000000000010
000100000000000000
000000000000000000
100000000000000001
000010000011011101
000010010001011100
001110000000000000
000010010000100000
010010000000000000
001110010000000000
000000000010100010
000000000011010000
000010000000000000
000010110000000001
000000000000000001
000011110000000000

.io_tile 17 0
000000011000000010
000100000000000000
100000000000011000
100000000000000001
000000011011100101
000000000011010000
001110000000000000
000000010000001000
000001010000000000
000100000000000000
000000000010010010
100000000011010000
000000000000000000
000000000000000001
000010000000000001
000000010000000000

.io_tile 18 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000111000000010
000100000000100000
000000000000000001
100000000000011001
000000000000100001
000000000001110000
001100000000011000
000000000000000000
100000111000000000
100100000000000000
000000011001110010
000000000001110000
000000000000000000
000000000000000001
000010000000000001
000000010000000000

.io_tile 20 0
100000000000000010
000100000001000000
000000000000000000
000000000000011001
000001010010110001
000000001001110000
001100000001000000
000000000000000000
000010000000000000
001110010000000000
010000000011100010
000000000001010000
000001010000000000
000000001000000001
000000011000000001
000000001000000000

.io_tile 21 0
000001011000000010
000100000000000000
000010000000100000
100010010000000001
000000000000000001
000000000001110000
001100011000000000
000000001001000000
010001011000000000
000100000000000000
100000000001010010
000000000001110000
000000000000000000
000000000000010001
000000000000000001
000000000000000000

.io_tile 22 0
000001011001000000
000100000000100000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000010
000000000000000010
000000000011010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 23 0
000000000001000010
000000000000000000
100000000000000000
000000000000000001
000000000011100001
000000000001110000
001000000001000000
000000000001100000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 27 0
000001110001000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000001110000000010
000000000000000000

.io_tile 28 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110001001100010110100100000000
000000000000000000000010101011110000010101011010000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011111001101101011010100000000
000000000000000000000010100011111111010110101010000000
010010100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000101101011010110110010000000
000000000000000000000000000000111001010110110010000000
111000000000000001100000001101111110111111110000000001
000000000000000000000011111101100000111101010000000000
000000000000000000000000010111111010100000000100000000
000010000000000000000010000000111111100000000000000000
000000000000000000000110011011111101111111010100000000
000000000001010000000011100001101011111111110000000000
000000000000000000000000001000011110000000100000000000
000010000000000000000000001001011111000000010000000000
000000000000001000000000011101100000101001010100000000
000000000000000001000010001101100000000000000000000000
000000000000000000000110000101101010101000000100000000
000000000000100000000000000000110000101000000000000000
000000000000000001100000000001101111100000000100000000
000000000000000000000011110000111011100000000000000000

.ramb_tile 8 1
000000000000000111000000000000000000000000
000000010000000000000000000101000000000000
111000000000110000000000000000000000000000
000000000000110000000010010101000000000000
110000000000000111100011100000000000000000
010000000000000001000100000011000000000000
000000000001010000000000001000000000000000
000000000000100001000011110011000000000000
000000000000000000000000000001000000000000
000000000000000001000011001101000000000001
000000000000000011100000001000000000000000
000000000000000001000000000101001110000000
000001000000000000000011000000000001000000
000000000000001011000010011111001001000000
110000000000000000000000000000000001000000
010000000000000000000000001111001011000000

.logic_tile 9 1
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000001011000000000010000000000000
000000000001010000000000000000000000000000000110000000
000000000000000000000000000001000000000010000011000101
000000000000010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000001000000000000000000000000000000000000
000000000000010000100011110000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000001010000000000110001000001100110100010001000001
010000000000000000000000001111001100111000100000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000100000000010000000000000000000000
000001000000101001100010010000000001000000100100000000
000010000000010011000011100000001011000000000000000000
000000000000000000000000000111101010110100010000000001
000010100000000001000000000000111101110100010010000000
000000000000000000000000001111100001101001010000000000
000000000000000000000000000011001111011001100001000010
010000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000110010000011001110100010000000000
000000000000000000000010001101001001111000100001000000
111000000000000001100000000111100001111001110000000001
000000000000000000000011100111101011100000010000100000
110001000000000000000111100000000001000000100100000000
010010000000000000000010000000001011000000000000000000
000000000000000000000010010000000001000000100100000000
000000000000000000000010000000001111000000000000000000
000000000000000000000000010111011100111000100000000000
000000000000000000000011000000001001111000100010000000
000000000000000001000010001000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000001001000000010000101000000000000000100000000
000000000001111011000100000000100000000001000000000000
010000000000100000000010000000001110111001000000000001
000000000000010000000010011001011110110110000010000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000011000000000110000000000
000010100010000000000000000000011100000000110000000000
000000000000000111100000001000011110010100000000000000
000000000100000000100000001001000000101000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 13 1
000000000000100000000000000011000000000000000100000000
000000000000000000000000000111100000101001011000000000
111001000000000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000001010001000000011100000011110001100000100000000
110000000000000001000100000000001110001100001000000000
000000000000000111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100100000000011001111011110010111100010000000
000000100000000000000000001011111011001011100000000000
000000000000000000000000000101101110000001010100000000
000000000000000000000010000000000000000001011000000000
000001000000001111100111010101101011010111100000000100
000010000000000111000110001101001101001011100000000000
010000000001000000000000011011101010010111100000000000
000000000001001001000011100001111110001011100010000000

.logic_tile 14 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000001000000100000000000010000001110000100000100000000
000010000000010000000011100000010000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000010111000000000000000100000000
000000000000000000000011110000000000000001000000000000
111000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000011100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 16 1
000000001010000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111000000000000000000000000000011100000011110000000000
000000000001000000000000000000000000000011110000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000010000000000000000011010000100000000001000000000000
000001001111001000000000000011000000000000000100000000
000010000000001111000000000000100000000001000000000000
000000000000000000000111100101000000010110100010000000
000000000001000000000011100000100000010110100010100000
010010001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000001101100001010110100000
100000000000000000000000000111001100010010100011100000
000001000000000000000000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
000000001000000011100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000000000000000000001000000001011111100100000010
000001001010001111000000001101001000101111010000000000
000000001010100001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000

.logic_tile 18 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000001000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000001010000111000000000000000000000000000000000000
000000000001001001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000001000011000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000010000000000000000000000000000
000000001100010000000011110000000000000000000000000000
111000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000001011111001010000000010000001
010000000000000000000000000101111110000000000000000001
000000000100000001000000000111100000000000000100000000
000000000000000000100000000000100000000001000000000010
000001001000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000011100011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 20 1
000000001000000000000110010000000001000000100100000000
000000000001011111000010100000001100000000000000000000
111010100001111000000111101111111001000010100000000000
000001000001111101000011111111011101000001000000000000
010000000000000000000111101011011100010110100000000000
110000000000001111000100000111111000000010000000000000
000001000000001000000111100001011110000110000000000000
000000100000001011000000001011101010000100000000000000
000000000000000000000011100001011000100000010000000000
000000000000000000000000000111111111010000010000000000
000000000000000001000011101000000000000000000100000000
000000000000000001000000000101000000000010000000000001
000000000000000001100110101011011111010100100000000000
000000000001000000000000001101111000101001010000000000
010000000000000001000000010000000001000000100100000000
000000000000100000000010100000001100000000000000000000

.logic_tile 21 1
000000000000000001100000001001011000000000000000000000
000000000000000111000000001011000000101000000000000000
111000000000000001100111001111111110010110100000000000
000000000000001111000110110101100000000010100000000000
110000001010000000000011100000000000000000000100000000
110000000001000000000000000001000000000010000000000000
000000000000000000000000000111101010110111100000000000
000000000000000001000011110011011111110111000000000000
000000000000000101100000010000000001100000010000000010
000010100000000000000010101011001100010000100000000000
000000000000001000000000011011011001000011100000000000
000000000000000101000010001101111111000011110000000000
000000000110000000000111100101111111010000000000000000
000000000001000000000011111101111000000000000000000000
010000000000000101100011111000000000000000000100000000
000001000000000000000110101001000000000010000000000000

.logic_tile 22 1
000000000000000000000000000111111101000000010001000001
000000000000000000000000000000001101000000010011000001
000000000001000000000000001011101011000000000000000000
000001000000000000000000000111001100010000000000000100
000000001010000001000000001000011110000001010000100000
000000000000000000100000001111010000000010100000000100
000000000000001000000111101111011111111111010000000000
000000000000000001000100001111011010010110100000000000
000000000000000000000000001111111100000000000010000000
000000000000000000000000000011001010000000010000000000
000010100000001001000000011101011101000000000000000100
000001000000000011000010000111001100000100000000000000
000000000000000001100000001000000001000110000000000000
000000001110000000000000000011001011001001000000000000
000000000000000000000111101000011101100000000010000100
000000000000000001000010000111011100010000000000000100

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000101111100000001000000000000000
000000010000011111100000000101000000000000
111000000000000000000010000000000000000000
000000000000000000000100000011000000000000
110000000000001000000000001000000000000000
110000000000010111000011111011000000000000
000000000000000111000000001000000000000000
000000000000000000100000001001000000000000
000000000000100111100000010111100000000000
000000000000010000100011000001100000010000
000000000000000000000000000000000000000000
000000000000000001000011111101001010000000
000000000000000000000010001000000000000000
000000000000000111000000000011001101000000
110000000000000111000000010000000000000000
110000000000000000000011000111001000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
100000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011100111101010010000000
000000000000000000000000000000000000111101010000000000
000000000000000001100000000000011010000011110100000000
000000000000000000000000000000010000000011111000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000010000000000000011101000000000000000
000000010000000000000000000111000000000000
111000010000000111000000010000000000000000
000000010000000000100011011101000000000000
110000000000101000000000001000000000000000
010000001000001111000011101001000000000000
000000000000100001000000000000000000000000
000000000000010000000000001001000000000000
000000000000000001000010010001100000000001
000000000000001001000011111111000000000000
000001000000001000000000000000000001000000
000000000000001111000000000101001111000000
000000000000000000000111100000000001000000
000000000000000000000000000011001010000000
110000000000000001000000000000000000000000
010000000000000000000010001011001100000000

.logic_tile 9 2
000000000000000000000010100000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000001100000101111010010000000
000000000000000000000010110000101001101111010000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000011100000000000000000100100000000
000000000000000000000011100000001111000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000001110111001000010000000
010000000000000000000000001101011001110110000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000000000111000000011110000100000100000000
000000000000000000000110110000010000000000000000000000
000000000000001000000000000111100000111001110010000001
000000000000000001000000001001001110010000100000000000
000000000000001000000011011000011011111001000000000000
000000000000000001000011100011011110110110000011000000
010000000000100001000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000

.logic_tile 11 2
000000000000100000000000000000000000000000001000000000
000000001001010000000000000000001101000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000011100000000000001000000000
000000000001010000000000000000100000000000000000000000
000001001100000000000110100111001000111100001000000000
000010100000000000000010000000100000111100000000000000
000000000000000111000010110000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000001010000000000010111001000111100001000000000
000000000000000000000011100000100000111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 12 2
000000000000010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000001000000000000000000001000000100000000000
000000001100000101000000000000001101000000000000000000
010000000000000111100011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000110000000000000000001101010110000000110000001
000000000000000000000000001011011001110011110011000001
000000001000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101011110110100010100000000
000000000010000000000000001101111010010001110010000001
010000001110000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 2
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000100000010000000001
000001000000000000000011110000101111100000010000000000
000000000110000000000000000000011011110000000000000001
000000000001010000000000000000001001110000000000000000
000000000110100000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000

.logic_tile 14 2
000000000000001000000000011011000000000000000100000000
000000000000001111000011011011000000010110101000000000
111000000000010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000111100000001111011010000110100000000000
010001000000000000000000001111001010001111110000000100
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001001110001011100000010011101110000110100000000000
000000000000010001000011110001101100001111110000000001
000000000000100000000110111011001011000110100000000000
000000000001000000000011001011101000001111110000000000
000000000100100111000000000000000000000000000000000000
000000001011010001100000000000000000000000000000000000
010010000001010000000110000111000000000000000100000000
000001000000100000000000000011000000101001011000000000

.logic_tile 15 2
000000001000000111100000001001001110000110100000000000
000000000000000000000000001111001100001111110010000000
111010000000000000000000001000011101001000000000000000
000001000000000000000011110011011011000100000000000000
010000000110100001100000010101100001001001000010000000
000000000001000001000011110101001001000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000001001010000000000000011101011010111110100110000000
000000000000000101000010000011000000101000000011000000
000000000000001001000000011011000000001001000010000000
000000000000000001000011011111101011010110100000000000
000001000000001000000000001101111100010100000000000000
000010000000000101000000001011100000000000000010000000
010001000000010000000110001101011000000000000010000100
000010100000100000000010000101010000000001010010000110

.logic_tile 16 2
000000000000000000000000000011100000101001010100000000
000001000001010000000000001011101110011001101000000000
111000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000001000001101000010100000000000000000000000000000
000001000000000001100111100101111010010111100000000000
000010000000000000000000001101011010001011100000000100
000000001000000000000110111000001110101100010100000000
000010000000000000000010100011011110011100101000000000
000000000000001011000010000000001111000000110100000000
000000000000000101000000000000001100000000111000000000
000000000000000011100111000011000001111001110100000000
000000000000000000100010000111101110100000011000000000
010001000001010001000000000000000000000000000000000000
000010100000100000100000000000000000000000000000000000

.logic_tile 17 2
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000010110000000000000000000100000000
110000000000000000000111101011000000000010000000000000
000010000001010000000000000000011100000100000100000000
000001000000100000000000000000010000000000000000000000
000000000101010000000000010000001110000100000100000000
000010000001110000000010100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000001000000110111111001011010111110000000000
000000000000000101000011000011111000101111110000000000
010010000000000000000000000111000000000000000100000000
000000000001010000000000000000100000000001000000000100

.logic_tile 18 2
000000000000000101000000010001000000000000000100000000
000000000000000000100010000000000000000001001000000000
111000000000000000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
110000001010001000000110001000000000000000000100000000
110010100010000001000000001001000000000010001000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000000101000000000010001000000000
000000001010000000000000000000000000000000100100000000
000000100000000000000000000000001001000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000111100000000000000000000100000000
000000000000000000000000001101000000000010001000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
111000000000001000000011101001011011101111000000000000
000000000000011011000100000101001001011001000001000000
110000000000000000000000000000000001000000100100000000
010010100000000000000000000000001110000000000010000000
000000000000000101000000000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100111100000010111100000000000000100000000
000000001110010000100010000000000000000001000001000000
010000000000100001000000000001101111001001000000000000
000000001100011001000000001111001001001010000000000100

.logic_tile 20 2
000001000000010001100000000011001011101000000000000000
000010000101101001000010101001111100111000000000000000
111001001100000000000000001101011111010000100000000000
000010100000000101000010100101101111010000010000000000
110000000000101111000110111101011110001011100100000000
100000000100011001100111101111001100010111100000100100
000000001100111000000000010000000001000000100100000011
000000000000001111000011110000001100000000000011000101
000000000000101000000011100000011010010110000000000000
000000000001000001000000000001011010101001000000000000
000000000000001001000000001001101110000000000000000000
000000000000000001100010001111101011000000100000100000
000001000000000111100011100101101101000111000000000000
000010000000000000000100000101111101001101000000000000
010000000000000111100011110001101111010110000100000000
000000000101000001100110000001011110111111000001100000

.logic_tile 21 2
000010101001011101000000001001001111001000000000000000
000001001110000111000000001111011010000000000000000000
000000000000001111100000001101111000000100000000000000
000001000000000001100000001101001110000000000001000000
000000000001010001100000000101100000001111000000000000
000000100000001001100000001111001000000110000000000000
000000000001011001100110000111100000001001000000000000
000000000000100111000110011111101101000000000000000000
000010100000011000000110100101011001100110110000000000
000001000000100001000000001111001110011011110000000000
000000000000000000000000010011111010101000000000000000
000000000000000000000010100000110000101000000000000000
000000000000001001000111110000000000010000100000000000
000000000000000101100010000111001010100000010001000000
000000000000001001000110100001101101011111110000000000
000000000000000101100000000000001110011111110001000000

.logic_tile 22 2
000000000000000000000000001101111100000011110000000000
000010100000000101000000001111000000000001010000000000
000000000000000000000000001111100001001001000000000000
000000000000010000000010101011001111101001010001000000
000000000000000000000010111000001101100000000000000001
000000000000000001000010001011011001010000000000000000
000000000000000000000000000011111000000000000010000000
000000000000001101000010111111111010100000000000000100
000000000010001000000110100011111010110000010000000000
000000100000000101000000001111011011100000010000000000
000000000000000111000110111011011100010111010000000000
000000000000000000000011110011011110000111100000000000
000000001000001000000110000000011101110000000000000000
000000000000000111000011110000001101110000000000000110
000000000000000001100110010001011100000111000000000000
000000000000000000000010000000011011000111000000000000

.logic_tile 23 2
000010000000000000000011100011101000000001010001000000
000001000000000000000100000011010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000011100011101110000001010000000000
000010000000000000000100001101000000000000000001000000
000000000000001000000000000000000000000110000000000000
000001000010001011000000001001001110001001000000000100
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000001000000001100000010000000100
000000000001010000000000001111001010010000100000000000
000010100000011000000000000000000000000000000000000000
000001000000101111000000000000000000000000000000000000
000000000000000000000010001101011110000000000000000001
000010000000100000000010000101111110100000000000000010

.logic_tile 24 2
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 25 2
000000010000000111100111101000000000000000
000000010000000000000111100011000000000000
111000010000000011100000000000000000000000
000000011000000000100000000111000000000000
110000000000000000000000001000000000000000
110000000000000000000000001011000000000000
000000000000000111100000001000000000000000
000000000000000000000000001011000000000000
000000000000000000000000000111100000000000
000000000000000000000000000111100000010000
000000000001000101100111101000000001000000
000000000000000001100110000011001000000000
000000000000000001000111101000000000000000
000010100000000001000100000101001001000000
110000000000000111000000010000000000000000
110000000000000000000011001001001000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000111000000010110100100000000
000000000000000000000000000000000000010110100000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000001000000000011001100100000000
000000000000000000000000000011001110100110010000000000
000000000000001000000000001011101110010111110001000000
000000000000000001000000000111000000101001010000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000011000100
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000010000001111000000000111000000000000
111010100000000000000010000000000000000000
000001000000000000000100000011000000000000
110000000000000000000111110000000000000000
110001000000100000000011110011000000000000
000000000000010000000000000000000000000000
000000000000100000000000001101000000000000
000000000000000001000000000011100000000001
000001001000001001100000000001000000000000
000010000000000001000000001000000001000000
000001000000000001100000001001001110000000
000000000000000011100011101000000000000000
000000000000000001100110001111001011000000
110000000001010000000110100000000000000000
010000000000100011000100001111001110000000

.logic_tile 9 3
000000000000000001100000000000011101110011110000000001
000000000000000000000010010000011100110011110001000001
111000000000001000000110001101001101000010000000000001
000000000000000111000010111111101011000000000000000001
010000000000001001000111100101000000000000000000000000
010000000000000001000110000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000010000000000000001001011000000010000000000
000010100000001111000011110101011001000000000000000100
000000000000001000000010010011011101111000100000000000
000000001110000001000010100000111001111000100010000100
000000000000000000000000000001001011000000000000000000
000000000000100000000000000101011001000000010000000000
010000000000000000000000000001100000000000000100000000
000000000000000000000011110000000000000001000000000000

.logic_tile 10 3
000000000001000101000000001101011010111000100100100000
000000001000000000100000000011011100011101000011000000
111000100000000000000010101111100000111001110000000001
000010100000000000000100000101101000010000100000000000
010000000000001111100000000001111101111001000000000000
000000000000000001100000000000101111111001000010000000
000000000001011000000000000000000000000000000000000000
000010100000100001000010000000000000000000000000000000
000000000000001111100000001101101110110100010100000000
000001001100000101000010010011011010010001110000000000
000000000000000001100000010011111101101001100100000000
000000000000001111000010100011101100010101100000000000
000000000000000000000000010111111111100101010100000000
000000000000000000000010101011011100010101100000000000
010000000001011000000111110000000000000000000000000000
000000000000100101000010000000000000000000000000000000

.logic_tile 11 3
000000000011011001100000000001001000111100001000000000
000000000001100101100000000000000000111100000000010000
000001000000000101100000010001000000000000001000000000
000010101110000000000010100000000000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000000100001010000000000000001001000111100001000000000
000001000000100000000000000000000000111100000000000000
000001001000000000000000000001100000000000001000000000
000010100000000000000000000000100000000000000000000000
000001000000000000000000000001001000111100001000000000
000010100110100000000000000000000000111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 12 3
000000000000001101000000000001011010100000000000000001
000000000000001111100000000000011011100000000010000000
111001000110001101000000000000000000000000000000000000
000010000000000111100011110000000000000000000000000000
010000000000001111000110000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000001000110100101100010010001111010000010000000000000
000010100000011101100010001011111111000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000011001100000001100110011011011010111110100100000000
000011000000000000000010010001000000101000000000000100
000000000000100000000000000101111101000010000000000000
000000000000010000000010000001001000000000000000000000
010001000000100000000000001011101010110000000110000001
000010100000010000000000001011101010110011110010000000

.logic_tile 13 3
000000000000000000000000010011001110000010100010000000
000010000000000000000011111011001001000001000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000100000010000000001
100000000000000000000000000111001001010000100000000000
000000101100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111100000000011100000000000000101100100
000000001010000000000010100000100000000001000010000001
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001001100010111100000000000000001000000100100000111
000010000000001001100000000000001010000000000001000011
010000000000100000000000000011100000000000000100000010
000000000001010000000000000000000000000001000011100001

.logic_tile 14 3
000001000000100001000000010000011110110000000010100010
000010000001010000100011110000011101110000000001000000
111000001110001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000010000000000000000111011011011100111110100000000000
000010000000000000000010111001010000101000000000000000
000000000000000000000000000111111000100110110000000000
000000000000010000000000001101101000010110110000000000
000001000000000001000000010000000000000000100100000000
000000100001010000100010000000001001000000000001000010
000000001110000000000111001000001000101000000010100010
000000000000000000000000001111010000010100000011000000
000000000000000000000110000001001010001001010000000000
000000000000000000000000001111011011010110100000000000
010000000000000000000110010011000000000000000110000000
000000000000000000000011000000100000000001000000000000

.logic_tile 15 3
000000000000000111000111111011001110000111010000000000
000000000001000000000111110101111010101111010000000000
111000000000000001100000000001001010101001010101000000
000000000000000111000010100011110000111101010000000000
110000000000001011100011000101101000111110110100000000
100000000000100111100010101111011100111101010000000001
000000000000001101100111110011100000010000100000000000
000000000000001001100010011101001110110000110000000000
000000000001001111100111101111101010000001010000000000
000000000000100101000010110001110000101001010010000000
000000000000000000000111001011001101000110000000000000
000000000000000001000000000111101101000010000000000000
000000001010000000000110001101101010101011110100000001
000000000001011111000010001101101100110111110000000000
010000000000101001100000001111111000110110100100000001
000000000001010101100010000001011000111111110000000000

.logic_tile 16 3
000010000000001001000000000011111110100000000010000000
000001000000000001000010000000111100100000000000000001
111000001010000011100000010101001010110000110000000000
000000000000000111100010001101101010010000110000000000
110000001100001001000011111000000001010000100100000000
110000100000000101000111110001001100100000011000000000
000000000000000001000000000011001000101011110000100000
000000000000000000000011110001110000000011110000000000
000000001010000001100000011101100001101001010100000000
000000000000000001000010101011101000011001101000000000
000000000011010001000010010011011010101010100000000000
000000000000100001100010100011100000101001010001000000
000000000001010000000011111000011100010100000100000000
000000001001100000000110010001000000101000001000000000
010001001000000000000000011001011000010111100000000000
000000100000000000000010010001011111000111010000000000

.logic_tile 17 3
000000000000010000000000000011000000000000000100000000
000000000010000000000011110000000000000001000000000000
111000000000001000000000000011100001110110110000000000
000000000010001001000000000000101111110110110010000000
010001001011000111000000000000011100000100000000000000
010000000001000000100000000000010000000000000000000000
000001000000000000000000000111000000000000000000000000
000010000000000000000000000000000000000001000000000000
000000000001010101100000000000000000000000100100000000
000010101000000000000000000000001010000000000000000000
000000000000000000000010110001100000000000000101000000
000000000000000000000011000000000000000001000000000000
000010001000000001100000010111000000000000000100000000
000001100000000000000010100000100000000001000000000000
010000000000100000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000

.logic_tile 18 3
000010100110000101100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000101000000000001000000000010001000000000
010000001010000000000010001000000000000000000100000000
110000000000000000000000000001000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 19 3
000000000110000111100000001011100000000000000000000001
000000000000000000100010010111000000101001010010000000
111000000000000000000111000111011010000000000000000001
000000000000000000000100001111111000000000010010000000
010000000001010000000111101001001111000000000000000000
110001000000101001000100001101011110001000000010000000
000000100000000000000011110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000001011010011100000010000000000000000000000000000
000010000000000000100010000000000000000000000000000000
000000001010000001000000001001000001100000010100000000
000000000000000000000000001001101011111001111000000000
000000001010000000000011111101001100111110000000000000
000000000000000000000011100111001101111111000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000011100111101111000001000000000000000000
000000000000000000000100001001101100100000010000000000
111000000000011011100111001001111110110110110100100000
000000000001100111100111111101011000100010110011000100
110000000001011101100111111011101111000111010100000001
100000000000101111000111010111001000101011010000100000
000010000000100111100011110001111100001111110111000000
000000000001010101100110101101011100000110100000100101
000000000001011111100000001011001010000000000000000000
000000000000000101000000000101001010001001010000000000
000001000001011001000000011011001110101000010000000000
000010100000100001000010000101001001001000000000000000
000000000110001101100000001001101011000111000000000000
000000001111000001000010001101001001000011000000000000
010010001110000001100110001101101011000110000000000000
000000000110000000000010001111011001001010000000000000

.logic_tile 21 3
000000000000000000000010001011101001011110100000000000
000010000001010000000110100111011001000111110000000000
111001000110000001100000001011001100000010100000000000
000010100000000000000010010111010000000000000000000000
110010101100000001000010110111000001111001110100000000
100001000000000000000010010101101011110000110000000100
000000000000000000000110000011011111000110000000000000
000000000000000111000010000011101011000101000000000000
000001000110100101000000000001101000001001010000000000
000010000100011111000010001001011111000000000000000000
000000001100100001000000000011101101000110000000000000
000000000001010001000000001101011110000001000000000000
000010000000001111000010110111011011000110100000000000
000001000000000101100011100000111100000110100001000000
010000000000000011100000000101001111000011100000000000
000001000100001111100000000111101010000011110001000000

.logic_tile 22 3
000000001000000111100000011011011011000000000000000000
000000000000001101100010000101101001000000010000000000
111000000000001001100111111001011100010110110100000000
000100000000001011000010001011111000010001110000000001
110000001010001000000010101001101100000100000000000000
100000001100001001000110000001011000010100000000000000
000000000000001101000011111011001101011110100000000000
000000000000000001100111001111101011000111010000000000
000000000110001001000110010111011001010000000000000000
000000000000001011000011000111111011001000000000000000
000000000000000000000111111000000000010000100000000000
000000000000000000000110100111001100100000010000000000
000000001010000001000000010000001010001011000000000000
000010100000000000100011110111011011000111000000000000
010000100000001000000000000000001110000001010010000000
000000000000000011000010010101000000000010100000000000

.logic_tile 23 3
000000000000010011100000001000011010000001000000000000
000000001110110101000011110001011000000010000000000000
111000100000001000000000000000000000000000100101000000
000000000000000001000000000000001111000000001001000000
010000000000000111100010110000000000000000100100000000
010000000000000000000011110000001010000000001000000000
000001000000000011100010101101101010010000000000000000
000010100000010000100011111111111011101001010000000000
000000000000001000000110001001001011110101110000000000
000010100000000001000000000101011101111001110000000000
000000000000100001100000010011111010111110110000000000
000000000000000000000011011101101000011111100000000000
000000000000000011100000010011011100000000000000000000
000000000000000000000010000011101110010100100000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000010100001010000000011100000000000000000
000000010000110000000111110011000000000000
111000000000000000000000000000000000000000
000000000010001001000000001011000000000000
010000000000000000000111101000000000000000
010010000000000111000000000001000000000000
000000000000000111000000001000000000000000
000100000000000000000011110111000000000000
000010100000001000000111000011100000000010
000001101100000011000100001111100000000000
000000000000000000000111101000000001000000
000000001000000000000100001101001111000000
000000000000100000000010001000000000000000
000000000000010000000000000111001011000000
010000000000001001000000010000000000000000
110000000000001111100011000101001001000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 4
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111011110101011110000000000
000000000000000000000000000000100000101011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000

.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000001000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000100000000000101100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000001011111000000000000000000
000000000000000000000000000001111010100000000000000000
000010100000000000000010000001111110111110100000000000
000001000000000000000000000111010000101001010000100000
000000000000000000000000000101011101000000000000000000
000000000000000001000000001101011000010000000000100000
000000000000000000000110000101000001001001000000000000
000000000000000000000010000101101101000000000000000000

.ramt_tile 8 4
000000010000000111100000010000000000000000
000000010000000000000011101001000000000000
111000010000001011100111101000000000000000
000000010000001011100100001101000000000000
110000001000000000000110101000000000000000
110000000000000000000100000001000000000000
000000000000000000000000011000000000000000
000000000000000000000011110011000000000000
000000000000000000000010001111000000000000
000000000000000000000110010111100000010000
000000000000001011100000001000000000000000
000000000000000111100000001001001000000000
000000000000000000000011110000000000000000
000000000000000000000111011101001101000000
110000000000000111000000000000000001000000
010000000000000000100000001011001000000000

.logic_tile 9 4
000000000001000000000011100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000010000000010000000110100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000111000001011001010000000000000000
000000000000000000000100001111111101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000110011001011100101001010000100000
000000000000000000000011101001100000010101010010000000
111000000000000111100000010000001010000100000100000000
000000000000000000100011110000010000000000000000000000
010000000000000001000111100011111111111000100010000000
010000000000000000000100000000011101111000100001000000
000000000001000000000010000111100000000000000100000000
000000100001000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000001000000001011100000011000011101110100010010000000
000000000000000001100010000011001110111000100000100000
000000001111010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010100000000000000000011101000000000000000000100000000
000100001110000101000010100001000000000010000000000000

.logic_tile 11 4
000001000000000000000000000011101000111100001000000000
000010100010000000000000000000100000111100000000010000
000000000000000000000000000111100000000000001000000000
000010101110000000000000000000100000000000000000000000
000001000000000000000000000011101000111100001000000000
000000100000000000000000000000100000111100000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000011101000111100001000000000
000000000010000000000000000000100000111100000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000101000000110100011101000111100001000000000
000010100000000101000000000000100000111100000000000000
000000000110100000000110110111000000000000001000000000
000000001111000000000010100000100000000000000000000000

.logic_tile 12 4
000000000000101001000111100001101010100101010100100000
000010100000000101100000000011011011101010010000000000
111000000000000111000110001111011000000000000000000000
000000000000001001000000000001001000000001000000000000
010000000000000101000010010000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000001011000000000011101001110110100010100100000
000000000000100101000010101101111000100010110000000000
000000000000001000000011110000001010000011000100000000
000000000000000001000011000000001010000011000000000000
000000000000000000000000000011011100000011100000000000
000000000000000001000000001111101001010011110000000000
000000001011000001000110011101111110100101010100000000
000010000000000000000010110001011011010101100000000100
010001001110000000000000010001001011101001100100000000
000000100000000000000010001011011001010101100001000000

.logic_tile 13 4
000000100010000111100011100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
111000000000001000000111110011011101110111110100000000
000000100001000001000111011001001001101011110000000000
110000000000000011100000000011101010110111110100000000
100000000000000011100010010011001111010111110000000000
000001000000101101100000001011101101111111100100000000
000010000001001101100011100101101101101111010000000000
000000000001001001000111000111101100101000000000000000
000000000100000011100100000001010000000000000000000000
000000100000100011100010010101011000110111110100000000
000001100000010001100011011101011100010111110000000000
000000001110000000000011101111001111000000010000000000
000000000000001101000110000101011110000001110010000000
010010000001011001100010001001111110111110110000000101
000001000000000101000000001101011000111001110010000001

.logic_tile 14 4
000000000000100111100000000000000000000000000000000000
000000001001010000100000000000000000000000000000000000
111000000000000000000000010011111001000000100000000000
000000000000000000000011100111111011010000100000000000
110001000000000001100110101000000000100000010010000001
100010000000000000000011101101001010010000100000100001
000101001000000000000111110000000000000000000000000000
000110100000010000000111110000000000000000000000000000
000011100000000111100000001001000000101001010000100000
000010100000000001000010001111000000000000000000000001
000000000000000000000000000011100000000000000101100111
000000000000000000000010000000100000000001000001000000
000011100000000000000000001111101110101111110100000000
000010000000001111000011110111111101001111110000000010
010000000000000111100010000101001100001001000000000000
000000000000000000000010000011101011001010000000000001

.logic_tile 15 4
000000000000000000000011111101111011110111110100000000
000000000000000111000110001011101001101011110000000100
111000000000000101100110011001001110000100000010000000
000000000001000000000111000111101001101000010000000000
110000000000001111100000011011101101111011110100000000
100000000010001001000010010101011011110011110000000000
000010001010001111000111110000011110011100000000000000
000001000000001111100011101101001010101100000000000000
000000001011000000000110000111100000000000000111100011
000000000000000000000010000000100000000001000010000001
000010100000000001000000001001001100110111110100000100
000001000001010000000010000011011110010111110000000000
000000000000001001000000000000011000000100000000000000
000000101000000111000011000000000000000000000000000000
010000000000000111100000011101011000111111100100000000
000000000000000001100011001001011111101111010000000000

.logic_tile 16 4
000001000000000001100111100000000000000000000000000000
000010000000000000000011110000000000000000000000000000
111000000000001001100000010011111001111111100000000000
000000001000000011000011101011001111101001000000000000
000010000000100111100010000111001011010000000000000000
000001000011000000100111101101111001010110000000000100
000000001000000000000000000000000001000000100100100000
000000000000000001000011100000001110000000000001000000
000001000000000000000110000001111010110010100000000000
000010001000000000000000000000001001110010100000000000
000001000000100001000010000111111100010000110000000000
000010100001010001100000001001001000110000110000000000
000000100001000000000110000111111100101000000011000110
000010101010100000000010000000010000101000000000100000
010000000000011001000000001101001111010100000000000000
000000000001100001000011110011011011111100100001000000

.logic_tile 17 4
000000000001000011100000000000000000000000000000000000
000010000110000101100010010000000000000000000000000000
111000000000000011100000011011001001010111100000000000
000001000001000000000011000001011111001011100001000000
010001000110001111100111110001011010010111100001000000
110010100010001111100111110011001001001011100000000000
000000001010101000000000000000000000000000000000000000
000000000001000111000011110000000000000000000000000000
000000000000001000000000000011101010000110100000100000
000000000000001001000000000011001001001111110000000000
000000001010100001100000000101011000111000100100000000
000000100000010000000000000000011011111000101000000000
000000000000000000000000000101100000100000010100000000
000000000000000000000000000101101000111001111000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000001101101101100111010100100011
000010100000000000000011110001111101101011010000100011
111000001010001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000100001111000000000000000000000000000000000000
000000100000000000000011110001011100101010100101000000
000001000000000000000111100101110000010110100001100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000001001100010010000000000000000000000000000
000001000000000000000000000000000001000000100000000000
000010000000100000000000000000001100000000000000000000
010000000000000000000000001101111100101010100100000000
000000000000000000000000000011110000010110100000000000

.logic_tile 19 4
000000000001001101000110001001101000001001010000000000
000000000000001111000100001101111101010110100000000000
111001000000100000000111000001111100111110100000000000
000000100001010111000111100111100000101000000000000000
110000000000000111100000000101100000111001110100000000
110000000000000101100000000001101110100000011001000000
000000000110100000000110010001101100010110000000000000
000000001010000000000010100101001000011111010000000000
000000001000001001100000010000000000000000000000000000
000000000001001011000011100000000000000000000000000000
000000000000000000000000001000000000100000010011100110
000000000000000001000010001111001100010000100000000001
000000000000001001000111100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
010000000000000000000000001101011100110111110000000000
000000000000010000000010001001011001010010100000000000

.logic_tile 20 4
000000000000000000000011111001100000001001000000000000
000000000000100001000011100011001011010110100000000000
111000000001001001000010101111101100100000000000000000
000000000000011001100000001001101111000000000000000000
000001001100000101100011101101011100000000000000000000
000010000000001001000011110001111111010000000001000000
000000000111011011100111010001001001101111010000000000
000000000000100001100111101001011000001011100000000010
000001001110001001100000000011001000010110110000000000
000000100000000001100000001001011000010001110000000010
000000001110001000000110001011001011000000010010000000
000000000000000101000000001101011010100000010000000000
000000000000000000000110010000000000000000100110000000
000000001000000000000010100000001010000000000011000110
010000000000110000000110000101111010011111110000000000
000000000000100000000000001001011010001111100000000000

.logic_tile 21 4
000001000000001111100010101111000000000110000000000000
000000000000000001100000001011001011101001010000000000
111000000000000111100110010111100001100000010000000000
000000000000000101000110000101101010000000000000000000
110000001000101001100111111111011010111100000000000000
100000000000010001000111110111001011101100000000000000
000000000000100000000010001101011000010110110110000000
000000000000001101000000000111001011010001110000100101
000000000000001000000000001001101111111110100000000000
000000000001010101000000001101001110111100100000000000
000001000000100000000110000111011001000100000000000000
000000100000000000000010000001111001000000000001000000
000000000000001000000110101001011100100000000000000000
000000000000100011000100000111111000111001010000000000
010000001110100001000110101000001100000010100000000000
000000000001000111000000000001000000000001010000000000

.logic_tile 22 4
000000000000000000000111000011111010101000000000100000
000000100000000000000100000000010000101000000000000000
000000000000001000000000001011111100000000000000000000
000000000000000011000000000011100000101000000001000000
000000000000000001100011101011011010000010100000000000
000000000001011101000000001101111010001001000000000000
000000000000000000000111010011100001001001000010100000
000000000001011001000010001111101010000000000001000000
000000000000000000000010000001001111000110100000000000
000000000000000000000100000000111101000110100000000000
000000000000000001000000001000000000100000010010000000
000000000000000111100010000101001110010000100000000000
000000000000001000000000001000000001010000100000000000
000000000000000001000010000011001101100000010000000000
000000000000000000000000000101011000010111100000000000
000000000001010000000000000111101010000111010000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001001100110000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000001010000000000000000001100000100000010110100000
000000000000000000000000000000101110100000010001100000
000000000000001101000000000000011001001100000000000000
000000000000000111100000000000001010001100000000000000
000000001000000111000110000101101111111110110100000000
000000000000000000000000000111011000111101010000000000
000000000000000000000011101111011010100001010100000011
000000000000000000000000000001001101100000010000000000
000000000000000001000011110011011100101111000000000101
000000000000000000000010001111011110001111000000000000
000000000000000000000000000101101111100000000100000000
000010000000000000000000000000001000100000000010000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000010000000101100000000000000000000000
000000010000000000100011101101000000000000
111000010000000000000000001000000000000000
000000010000000000000000001011000000000000
010000001000010000000111101000000000000000
010000000000100000000110011011000000000000
000000000000000111000000000000000000000000
000000000000101111000000001101000000000000
000010100000011011100000000011100000001000
000101000000101111000011100011000000000000
000000000000000001000011100000000001000000
000000000000001111000110010001001010000000
000000000000001000000000001000000000000000
000100000000001011000000000011001101000000
010000000000000000000000000000000000000000
110100000000000000000000000111001100000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011101001010101010100000000
000000000000000000000000001011001100101000101000000000
000000000000000000000000000011100001000110000000000000
000000000000000000000000001111001100000000000000000100
000000000000000000000000010111011101001110000100000000
000000000000000000000010000000101100001110000000000000
000000000000001001100000001000011100010101010100000000
000000000000000001000000000011001111101010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
111000000000000000000000001111011000110111101100000000
000000000000000000000010111011011110101101110000000000
010000000000000000000000011111001000110111101100000000
100000000000000000000010001111001101101101110000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000000000110010111000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000111000111101001110000000100000000
000000000000000101000100000111001101000000110000000000
000000000000000001100000001000001011000010000000000000
000000000000000001000000000111011011000001000000000000
010000000001000001100111000011111011101001100100000000
000000000000100000000100001011011101011001010000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000111110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
111000000000000101100110010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000001110000000000000001000011000101000000100000001
000000000000000000000000001101010000010100000000000100
000000000000000000000010111000000000000000000000000000
000000000000000000000011110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010101000000100000001
000000000000000000000000001111010000010100000000000001
000000000000000000000000000101101001000001000000000000
000000000000000000000000001001111001000000000010000000
010100000000000000000000010001011001000000010000000000
000100000000000000000010001001111011000000000000000000

.ramb_tile 8 5
000000100000000000000011101000000000000000
000000011000000000000111100101000000000000
111010100000000000000000000000000000000000
000001000000000000000011110011000000000000
010000000000000000000111110000000000000000
010000000000000000000110111101000000000000
000000000000000111100010000000000000000000
000000000000000000100100001011000000000000
000000000000000001000111001011100000000000
000000000000000000000100001001000000000000
000000000001000001000010000000000000000000
000000001110100001000100001101001110000000
000000000000000000000000001000000001000000
000001000000100011000000000011001011000000
110100000000000001000000001000000000000000
110100000000000000000000001011001001000000

.logic_tile 9 5
000000000000000111000011111101011110010110100000000000
000000000000000000000010001101101001000000010010000000
000010100000010000000111001011101010100000000000000000
000001000000100000000100000101001001110000100000000000
000000000000000101000000000000001011000010000000000000
000000000000001101100011110111001101000001000000000000
000000000000001011100010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000000000011011111000100000000000000000
000000001000000000000011000101011101110000100000000000
000000000000000101000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000101110000001100000000001001111100000010000000000
000000000000000101000000000101001110010000010000000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001100111110000000000000000000000000000
000000001100001101000110000000000000000000000000000000
000000000110000000000110001011111000100000010000000000
000001000000001101000011110101011011101000000000000000
000000000000001101000010100111100000000000000100000000
000000000000000001100100000000100000000001000000000000
000000000000000001000000001001100000000110000000000000
000000000010010111000000001001001001000000000000000000
000000000000000001000000000101001100101000010000000000
000010100000000000000000000011101010000100000000000000
000000000000100000000000001001011110100000000000000000
000000000000000000000000000001111011111000000000000000
000000000000100101100010000111111011010110100000000000
000000000000000000000010001101011010000000010010000000

.logic_tile 11 5
000001000000000000000000010101101000111100001000000000
000000000000000000000010000000100000111100000000010000
111000000000001000000110010001100000000000001000000000
000000000000001101000010000000100000000000000000000000
010000000000000111000000000101101000111100001000000000
000000000000000000000010000000100000111100000000000000
000000000000011000000000010000000001000000001000000000
000000000001111001000011110000001001000000000000000000
000001000110000000000000001101101000100101010100000000
000000000000100000000000000011001010101010010000000000
000001000000101000000000000000011001000010000010000100
000010100001010001000000001101001010000001000000000001
000000000000001000000000001111011110100101010100000000
000001000100000001000000000001011010010101100000000000
010000000000000000000000011001001010110000000100000000
000000000000000000000010001001101011110011110000100000

.logic_tile 12 5
000000100100000000000111100000001010000100000100000000
000001000000000000000100000000010000000000000000000010
111010101100010101100111111111101011011110100000000000
000000000000100101000011111101001010000110100000000000
110000000000000101100011110111000000000000000100000011
100000000000000000100011000000100000000001000010100101
000101000000001000000000010011011001110000010000000000
000110100000001011000011011001011001100000000000000000
000100000000001000000000000000000000000000000000000000
000100001000101011000000000000000000000000000000000000
000000000110001000000000000000011000000100000100000000
000000100000000011000000000000000000000000000000000000
000000000000010000000110000000000000000000000100000111
000000000000000000000010011101000000000010000010000001
010001000000000001100000001011101111000111000000000001
000010100001001001000000000001011110001001000000000000

.logic_tile 13 5
000010100000001000000000010001101101000010000000000000
000000000000000101000010100001011001000000000000000000
111000000000001101100110011001100000000000000001000001
000000001110101001000010001001101101000110000010100000
110010000000100101000000000101011010000000000000000000
100001001000010111000010100111011001000010000000000000
000000001100000101000010010000001100101000000011000000
000000000000000001100010100111010000010100000001000000
000010100000000101100110110101111001001101000000000000
000001000000000000000010000101001011000100000001000000
000001001000000000000000000111111011000001010000000000
000010000000000000000000001101111010000001100010000000
000000000000001101100000000000000001000000100100000000
000000000000000001000000000000001010000000000000000010
010010000000010000000010000001011001000100000000000000
000001000000000000000000000011001000000000000000000000

.logic_tile 14 5
000000000001010000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000110000000000110110000011010000100000100000000
000000001110010000000010100000000000000000000010000000
110000000000000001000010100101111010110111110100000000
100000001000000000000100001111101010101011110000000000
000000000000000111000000000101000000000000000100000000
000000001110000001100011100000100000000001000000000000
000000000001100000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000001000011000001000000011100000
000000000000000000000000001001011001000100000000000100
000000000000000000000011100001011001001000000001000100
000000001110000000000000000000111001001000000010100000
010010000010010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000

.logic_tile 15 5
000000001000000101000110000101101101000000010000000001
000000100000001101100011100101101011000010110000000000
111000000000101000000000001111001000100001010000000000
000000001001001111000010110101111111100000000000000000
110000000000000101100010101101001110111111100100000000
100001000000000001000100000101001000101111010000000000
000000000000001011100010110111101110000010000000000000
000000000001010111100011110000001000000010000000000000
000001001000000001000111010000000000000000000000000000
000010101010000001000110010000000000000000000000000000
000000000000100111000010000001101011101001000000000000
000000000000010000100000001011011101010000000000000000
000000000000001001100010001011101000000110000000000000
000001001000001101000010001001011101001110000000000001
010001000001000001100011101111101100110111110100000000
000010100000110000000010001111101010010111110010000000

.logic_tile 16 5
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100110010101111011011110100000000000
000000000000001111100011111111101100001001010000000000
000000000110000011100000001001011110110000110000000000
000000001100000000100010010101011111010000110000000000
000000000000001111000111101101111010011110100000000000
000000000000001111000110001001011011011101010000000000
000000001110000000000000010101100001110110110000000000
000000000000000000000010001011001001100000010000000000
000000001110100001000110101000000001100000010000100011
000010001111010000000000000111001011010000100011000111
000000000001100000000110001001111100001001000000000000
000000000101010000000011110001011010001010000000000000
010010100001011000000000010000000001000000100100000000
000001000000100001000010010000001110000000000010100000

.logic_tile 17 5
000000000000000101100110000001011101001101000000000000
000000001000000000000100001011101000000100000000000000
111000000000010000000000010001101011010100000000000000
000000000000000111000010101001001111010000100000000001
010000000111010001000110011001001010000001110000000000
000010000000000000100111011011111110000000100000000100
000000101011011000000000010000000000000000000000000000
000010100000100111000011110000000000000000000000000000
000000000001010111100000011001001100101010100100100000
000000000000000000000010110011000000010110100011000000
000010100000000011100000011000011000010101010000000001
000001001110001111100011100101010000101010100000000000
000001001010000111000000001101101001000000100000000001
000000000000000000100000000001111110101000010000000000
010000000000000001000000000000001010000100000000000000
000010100000000000000011110000010000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001010000000000000010000000000000000000000000000
000000000010000000000011110000000000000000000000000000
010000000010000000000000001000000000000000000000000000
000000000000000101000000000011000000000010000000000000
000000000010011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000111101111111000100111000001
000000000110000000000000000111011110011101000011000010
000000001010001000000000000011111001000000100000000000
000000000000000101000000000101011010101001000000000000
000000000000000001000000001101100001100000010000000100
000000000000000000000010000011001001011111100000000000
010011000110101001000000000000000000000000000000000000
000011000000000001000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
111010100000010000000011100000000000000000000000000000
000001000000100000000000000000000000000000000000000000
110000000000000001100000000001101100110010100110000101
100010100000000111100000000000111100110010100001000101
000000001000000000000011100111111010000111010100100000
000000000100000000000100000101111101010111100000000000
000000000000001000000111000111001100000010100110000100
000000000000001101000000000101010000101001010011000001
000000000000010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010001001010000000000010000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010101000010000000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000001000000000001100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
111000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000110100000000000010001001110000010000000000000
000010100001010000000010101011001111000011000000000000
000000000010001000000000001101011100101000000110100000
000000000000000101000000000101000000000000000011000100
000000000000001000000011100000000000000000000000000000
000000000001011101000100000000000000000000000000000000
000000000000110000000000001011100000000000000010000100
000000000000000000000000000101000000101001010001000100

.logic_tile 22 5
000000000000000111100000000000000000001001000000000000
000010100000000011000000000111001000000110000000000010
111000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001010000000000000000000000000000110000000100000
000000000000000000000010100001001110001001000000000000
000000100000000000000000010000000000000000000000000000
000001000001000101000011100000000000000000000000000000
000000000000010000000000000001011010101000000100000000
000000000000100000000000000000010000101000000000000000
000000000000000000000000000111011001100001110000000000
000000100000000000000000001101001010010100100001000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000100000000000000111100000000000001000000000
000000000001010000000011110000100000000000000000001000
111000000000000000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
010001000000000000000000000000001000001100111100000000
010010000000000000000000000000001101110011000000000000
000000000010000000000110000000001000001100110100000000
000000000000000101000000001011000000110011000000000000
000010100000000000000110011111011011111100010000000000
000001000000000000000010001011101100111100000000100000
000000000000001000000000011101101100000000000000000000
000000000000000011000011001111111101000000010000000000
000000000000000000000000010000011110000011110100000000
000000000000000000000011010000010000000011110000000000
010000000000000000000000011000011010001100110100000000
010000000000000000000010001111010000110011000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000010100000000000000000000000100000000001000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000010100000000000000111100000000000000000
000000010000000000000000000101000000000000
111000000000001000000111110000000000000000
000000000010000011000111101001000000000000
010000000000001111100011100000000000000000
110000000110000111000010011111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000010100000010000000000001011100000100000
000001001101010000000000001001000000000000
000000000000000011100000001000000000000000
000001000000000000000000001001001010000000
000000000000010011100011111000000000000000
000010000001100111000111010111001110000000
010000000001000001000000000000000000000000
010100000000000000000000000111001111000000

.logic_tile 26 5
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000011000011110000010100000000100
000000000000000000100010001111000000000001010010000001
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111101100010111110100000000
000000000000000000000000000001110000010110100000000000
000000000000000000000011101101101001111001010100000000
000000000000000000000100001001011110101011110000000000
010000000000000001100110010001111111000011000000000000
000000000000000000000010001001101010000111000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000101000000000101100001000000000000000000
100000000000000000000000000101101001001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001011111100100000000
000000000000000000000000001111001001101111010000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001101100001010000000000
110000000000000000000000001011011010010010100001000000
000001000000000111100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000110100000001100000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000001100001000110000000000000
000000000000000000000110010000001000000110000010000000
000000000000000000000000001011111010000000010100000000
000000000000000000000000001101111010000000000000000000
000000000000000000000010001101101011000000000100000000
000000000000000000000000001101101101000000010000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011101101001000101001010100000000
110001000000000011000000001101010000101010100000000000
000000000000000001000011100111011010101000000100000000
000000000000000000000000001001000000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000100010010000000000011101000000000000000
000100010000000000000011100111000000000000
111000010000000111000000011000000000000000
000000010000000000100011110101000000000000
110000000000000000000000001000000000000000
110000000000100000000011111001000000000000
000100000000001000000010010000000000000000
000100000000001111000011101001000000000000
000100000000000000000010001001100000000000
000100001000000000000010001101000000010000
000000000000101000000000001000000000000000
000000000000001111000000001101001110000000
000000000000000000000110000000000000000000
000000000010000001000100001001001101000000
110100000000000001000000000000000000000000
010100001100000000000000001011001011000000

.logic_tile 9 6
000000100000001111100111101011011111100000010000000000
000000000010000111000000000011011011100000100000000000
111000000000001000000011110000000001000000100100100000
000000000000000111000110000000001001000000000000000000
000000000000000000000111100000011011000010000000000000
000000000000000001000100001111001001000001000010000000
000000000010001111100010000101011010100001010000000000
000000001110000001000100000001101001100000000000000000
000000100001011001100000000001001010111000000000000000
000010000010100101000000000011101110100000000000000000
000000000001010000000000000001000000000000000000000000
000000000000101101000000000000000000000001000000000000
000001000000000011100110001001011111101000010000000000
000000001000000000100000001101111000000000100000000000
000000000001010000000000011000000000000000000000000000
000000001100100000000010101001000000000010000000000000

.logic_tile 10 6
000000100000000000000111111000000000000000000110000001
000000000000000000000110111001000000000010000011000100
111000000001010000000111100011000001100000010000000000
000000000000101111000011111101101001000110000000000000
000000000000000000000010111101111101100010000000000000
000000000000000000000010000011101000000100010000000000
000000000000000111100111001000000000011111100000000000
000000000000001101000111100101001100101111010000000010
000010100000000001100000010000000001000000100110000100
000001000000000000000011010000001011000000000011000001
000000000000000001000000000000011010000100000100000100
000000000000000101100000000000000000000000000010000001
000000000000000000000000000000000000000000100110000101
000000000000000000000000000000001001000000000000100000
110010100001000111100111011111101010101000000000000000
110001000000000000000010001111111001100000010000000000

.logic_tile 11 6
000000101010001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001101000000000010000000000000
000000000000000000000000010000000000000000100000000000
000000000010000000000010010000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000011100000100000000000000000000000000000000000000000
000011100001010000000000000000000000000000000000000000

.logic_tile 12 6
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000111100000010111011101100000000000000000
000001000000000000100010000101111011110100000000000000
000010000001010000000110000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000001100110000001000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000001001011010000000010000111111110000010100000000000
000000100000100000000000000011100000101001010000000100
000000000000000111100000011101001100000010100000000000
000000000000000000100011100111101110000001110000000010
000000101000000001100010000000000001000000100100000000
000000000000000001100000000000001110000000000001000000

.logic_tile 13 6
000100000000000111100010001111101000001001010000000000
000110000000000000100100001101011110101001010000000000
111000001110000001100110001011100000010110100001000011
000010001110010000000010101001101000011111100000000010
000000000000000000000000010101100001010000100000000000
000001000010000000000011100000001111010000100000000010
000000000000000000000011100000011101010000000010000010
000000000000101101000100000001011001100000000010000100
000000000000000000000000000101011001101011110000000000
000000000000000000000000000111101001000111010000000000
000000000110100000000000001000000000000000000100000000
000000000000011001000011101001000000000010000000100000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
010010000010001000000111001000011100101011000000000000
000000000000000001000110011111001110010111000000000000

.logic_tile 14 6
000000000110000000000010100001101010001001010000000000
000000000000000000000010100111011101101001010000000000
111000000000000001100111100111111100100000000001000010
000000000000000000000000000000111001100000000011000000
000001001010000000000010010001011000000001010010000000
000010000000000111000111111001111011000001100000000000
000001000101000000000000000000000001000000100110000000
000010000000000000000000000000001111000000000000000000
000001000000101000000000010000000000000000000000000000
000010100001000001000011010000000000000000000000000000
000000001100001000000000010111001110110110100000000000
000010000000101011000010011001101011111010100000000000
000000001100000111000110000000001011110110000010000000
000000000000000000000000000011001100111001000000000000
010000000000000000000110010000000000000000000000000000
000000001000000000000110000000000000000000000000000000

.logic_tile 15 6
000000000000000000000010111001101000010110100000000000
000000000000000111000110001111011001000000100000000000
111100000000001011100110010011011100100000010000000000
000100000011000111100011100111101101010100000000000000
000000000000000111100111101000011001000010000000000000
000000000000001101100111100111011011000001000000000000
000001000010001101000010100001000000000000000100000000
000000000000001011100111110000000000000001000000000010
000000100000100000000110010101001110000001010000000000
000000001111001111000011111101111111000010010000000001
000000001100000101000000001011001010100001010000000000
000000000000000111100000001101001010100000000000000000
000001000000001111000111001101101101100000000000000000
000010100000001011100011110001011010110000010000000000
000000000110000001100111001001101110100000010000000000
000000000001000000000000000011101010010100000000000000

.logic_tile 16 6
000000000001011000000011100001001111001001010000000000
000000000000100111000100000111111111010110100000000000
111000001110001000000110010001101010110111110000000000
000000000011011111000110001111101001010010100000000000
000000000000000111000000001000000000011001100000000001
000000000000000000000000001011001000100110010000000000
000000000000000001000000000000011011110110000000000000
000000100000000000000000000111001111111001000000000000
000010001111000001000000010000011100110000000011100100
000001000000000000000010010000011111110000000001000001
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000001110001001100110000000000000000000100100000000
000000000000000001000010010000001111000000000010000010
010010100000000000000011101011011000001101000000000000
000011100000000000000010001001101100001000000000000000

.logic_tile 17 6
000000000000000011100000010000000000000000000000000000
000001000110000000100010010000000000000000000000000000
111000001001000111100110100101001110100000000000000000
000000000000011101100000000000101011100000000010000000
110000000000000000000010110001111000010101010000000000
000000000000000101000111100000100000010101010000000000
000000001010001000000010101011001000010100000000000000
000000100000001011000000001011111111010010000000000000
000000000000001000000000000101011110010101010000000000
000000100110000111000011110000000000010101010000000000
000000001000000000010110000101101101010000100000000000
000000001100000000000000000001101010101000000000000101
000001000000000011100000000111011100111101010000000000
000000000000000000100010001001110000000010100000000000
010000000110000000000000000001100000000000000100000000
000000000000001001000000000000000000000001000000000000

.logic_tile 18 6
000000000000000000000000010000000001011001100000000000
000000000000000000000010011001001100100110010000000001
111000000000001001100111011001100001111001110000000000
000000000000001001000110001001001000001001000000000000
110000000000100000000000011111101011000110100000000000
000000000000010000000010010011111010010110000000000000
000000000000000101000000000001000000000000000000000000
000000000000000000000000000011100000111111110000000000
000000000000010001100000001001100001111001110000000000
000010100001110000100000000001101001000110000000000000
000000000000001000000000000111000000000000000100000000
000000000000001011000000000000000000000001000000000000
000000000000100001000000010000000001000000100100000000
000000000000010000000011100000001110000000000000000000
010000000000000001000000010001000000000000000000000000
000000000000000000000011011111100000111111110000000001

.logic_tile 19 6
000000000000000000000000000000000000000000100101000000
000000000000000000000010100000001111000000000001000110
111000000000000001000000011111111110000100010000000000
000000000000010101100010001111101011000000000001000000
000000000000000011100000010111100001100110010101000100
000000000010000000100010100000101110100110010011000100
000000000000000000000000000000011110110011000000000000
000000000000000000000000000000001011110011000000000000
000000000000000101100111001000000001100110010111100010
000000001110000000000100001111001110011001100000000100
000001000110000000000111100001100001100000010000000000
000010000000000000000100000011001000101111010000000000
000000000000001000000110001001101110001101000000000000
000000100000000101000000000001001010000010000000000000
010000000000000001000110010001101001010110100000000000
000000000001000000000011001011111101100001000000000000

.logic_tile 20 6
000000000000000000000110100101100000000000000100000000
000000000000000000000000000000000000000001000000000100
111000000000000001100000010000000000000000100100000000
000000000000000111100011010000001010000000000000000000
110001000000000000000000010000001000101000000000000000
000000100000001101000010001111010000010100000000000000
000001000000001001100000001101111110101001010010100000
000000000000000101000000000001011011010100100001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000111111001101111100000000000000000
000010000000000000000010001011101111000000000000000000
000000000110000101000110000000001001000000110000000000
000000000000000000100100000000011000000000110000000000
010000000000000000000110001111011101011100000000000000
000000000000000000000010001111011101111100000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101011110111101010100000000
000001100000000000000010001001000000010100001000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 22 6
000000000001010000000000010000011100111101010100000000
000000000001110000000011010011010000111110101010000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
010000000000000000000000000001101100000001010100000000
000000000000000000000000000000000000000001011000000000

.logic_tile 23 6
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000000001000011110000100101100000000
000000000000000000000010111101011100001000011000000000
000000000000000000000000001111001000010100001100000000
000000000000000000000000001001100000000001010000000000
000001000000000101100110001000001000000100101100000000
000010000000000000100010111101001101001000010000000000
000000000000000001100110001111101000010100001100000000
000000000000000000000000001001000000000001010000000000
000000000000000001100010101000001001000100101100000000
000000000000000000000000001101001100001000011000000000
000000000000000000000000011111101000010100001100000000
000000100000000000000010001001100000000001011000000000
010000000000001000000010111101101000010100001100000000
110000000000000001000010001101100000000001010000000000

.logic_tile 24 6
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000011000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000001111000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000101000000010110100001000000
000001000000000000000000000000100000010110100000000000

.ramt_tile 25 6
000000010000000111000000001000000000000000
000000010000000000000011100011000000000000
111000010000000111100000001000000000000000
000000010000000000000000001111000000000000
110000000000000000000000000000000000000000
010000000000000000000000000011000000000000
000000000000000000000111101000000000000000
000000000000010000000100001011000000000000
000010000000000111100000011111000000000000
000001000000001101000010011011000000010000
000000000000000000000111110000000000000000
000000000000000001000011110011001000000000
000000000000000000000000011000000000000000
000000000000001001000011011101001001000000
110000000000000111000000001000000000000000
110000000000000000000010000001001111000000

.logic_tile 26 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000001000011011000000010100000010
000000000000001001000000001001011010000000100000000000
111000000000000001100000010001011011110110110000000000
000000000000000000000011011101001000110110100000000110
010000000000000000000110010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000101000000000101111001011110100000000000
000000000000000000000010101011011011111001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100001100000010000000100
000000000000000000000000000000101011100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100001011111100000000001
000000000000000000000000000000001000011111100010000011

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000100000000110000000000000000000000000000000
000000000001010000000111110000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111010000000001000000100100000000
000000000000000000000110010000001000000000000000000000
000000000000000000000000000001011011111111100011000111
000000000000000000000000000000111011111111100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000001000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000001000000110010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
010000000000000000000010100000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000100000000000000000000010011011000111110100000000100
000100000000000000000010001011000000010110100000000000
000010100000000000000110000000000000000000000000000000
000001000000001001000100000000000000000000000000000000
000000000000010000000000000000011001110001010100000000
000000000000100000000000001101011011110010100001000000
000000000000000011100000000001100001101001010100000000
000000000010000000000000001101101001100110010000000000
010000000001010000000000000111011000101001010100000000
000000000000100000000000001001010000101010100000000000

.ramb_tile 8 7
000000000000000111000011100000000000000000
000000010000001111100100000101000000000000
111010000001000011100110001000000000000000
000000001110100000000100000101000000000000
010000000000000111100111110000000000000000
110000001000000000100111110011000000000000
000000000000010001100010001000000000000000
000000000000001001100000000001000000000000
000000000000100000000000000001100000000000
000000001000001001000000000001100000000000
000000000000000000000000000000000001000000
000000000000000001000000001001001110000000
000001000000000000000000001000000001000000
000010100000000000000000000101001011000000
110000000000001000000000000000000000000000
010000000000001101000000001101001000000000

.logic_tile 9 7
000000000000001111100000001001111100100000000000000000
000000000000101001100011110101001001110000010000000000
111000000000011111000110010001001011100000010000000000
000000000000100001000010010101011100010100000000000000
000000000000001111000011101001101110000010000000000000
000000000000101111000000000001101110000000000010000000
000010000000011001100000000000000000000000000000000000
000001000000101001100000000000000000000000000000000000
000000000000000000000000001011111010101000010000000000
000000000000100000000000001011001010000000100000000000
000000000000010001100111010000000000000000100100000000
000000000100100000000111010000001000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000010100000000001100000001001111110100000000000000000
000001000000000000000000001011101111110000100000000000

.logic_tile 10 7
000100001100000001100111110000000000000000000000000000
000100000000101111100110010000000000000000000000000000
111000000001011011100111110011111111100010000000000000
000000000000100111000110000001011101001000100000000000
010000000000001001000011000101001011100010000000000000
110000000000001111000010010011011000000100010000000000
000100000000000000000010010000001001111001000100000000
000100000000000000000011101001011111110110000001000000
000000000000001001100110101111001101100000000000000000
000000000000000101000000001001101110000000000000000000
000010000000000000000010011101101011110011000000000000
000001000000000111000011001001101000000000000000000000
000000000000000000000000010011011011100010000000000000
000000001000000000000010000001111101000100010000000000
010000000000000001100010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 11 7
000000000000000000000111000000000000000000100111100011
000000000000100000000000000000001101000000000001000100
111000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000001110010000000000000000011100000100000111100101
000000001011100000000000000000010000000000000000100110
000000000001010000000000010001000000000000000101000101
000000001000000000000011010000100000000001000000000010
000010101000000000000000000000000000000000000000000000
000001100001010000000010100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111001001100001000000111101111011001101000000000000000
000010000000000001000100000011101101100000010000000000
000010000000000000000111101000001000000010000000100000
000000000001010000000011110101011110000001000000000000
000000000110100001100000000011111000101000000000000000
000010100000010000000010000011001110010000100000000000
000000000000100101000110100101100000000000000100000000
000000000000000000100000000000100000000001000000100000
000000000110000011100111001001011000100000000000000000
000000000000000111100000001001001011110000010000000000
000000000000101001100011100000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000000000000000000000000001111001010100000010000000000
000000000000000000000000000011111101101000000000000000

.logic_tile 13 7
000000000000000000000000011000011110010100000000000010
000000000000100000000010001101010000101000000011000010
111000001000000001100110111011001010100000000000000000
000000000111000000000011100111011111110000010000000000
000000000000001000000110000101001111101000010000000000
000000000100010111000011111101101111001000000000000000
000100000000100000000010110000011000000100000100000000
000100100000000000000010010000010000000000000000000000
000000000000000000000111010001111000000010000000000000
000001000000000001000111101001101110000000000000000000
000000000000000101100000000011001011100000000000000000
000000100000000000000000000101111100110000100000000000
000000000000101001100000000011011010101000000000000000
000001001111010011000010000000110000101000000000000000
000000001000001000000010011101100000101001010010000011
000000000000000111000110001111100000000000000000000000

.logic_tile 14 7
000001001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000110000101
000010100001100000000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000011100000001010000100000100000000
000000000010000000000000000000010000000000000000000000
111000000000100111100000000000000000000000100100000000
000000100000010111000000000000001001000000000000000000
000000001111000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000100000000111000000000111011010101000000000000000
000000000001010000000000000111001010011000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000001100000001000000000000000000110000100
000000000000000000000000000001000000000010000000000100
000000000000001111000010000000001110000000110000000000
000000000000000001000010110000011111000000110000000100
000000000000010000000000011011011001110000010000000000
000010000000100000000011001111001100100000000000000000

.logic_tile 16 7
000000001010100011100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000110000000000000000111100000111111110100000110
000000000000000000000000000101000000000000000001000001
000000000000001111100000000000000000000000000000000000
000000000000011011100000000000000000000000000000000000
000000000101010000000000000011000000000000000000000000
000010100100000000000000000000100000000001000000000000
000000000000000000000000000001011100010101010000000000
000000000000000000000010000000010000010101010010000000
000000000010000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010001000000000101000000000000001011001100110000000000
000000000000000000000000000000001101001100110010000000

.logic_tile 17 7
000000001010100000000010100001100000111111110101000001
000000100001010000000010011011100000000000000000100100
111000001100000101000010100111101100101010100100100100
000000000000000000100100000000010000101010100001000001
000000000000000000000000000000001101001100110000000000
000000000000000000000000000000001010001100110000000000
000001000000000001000000011011000001000000000000000000
000000000000000000000010001001101000011001100000000000
000000001010000001000110100000011010101010100110000000
000000000000000000100010001011010000010101010010000110
000001000000100000000000010011111110010110100000000000
000010000000010000000011011111111100100001000000000000
000000000001000000000000011011001000000110100000000000
000000000000000000000010100101111001010010100000000000
010000001000000001100110000111101101000100010000000000
000000100000000000000100000000011011000100010010000000

.logic_tile 18 7
000000001000000101000010110111000001000000001000000000
000000001110100000000010100000001010000000000000000000
000000100000000000000111111011101001011110111000000000
000000000000000000000011111101001010011011000000000001
000001000000100000000111000111001001100001001000000000
000010001111010000000000000111101011000100100000000000
000001000000100001100011111001001001100001001000000000
000010000000010101100111011101101111000100100000000000
000000000010000000000000010001101001011110111001000000
000000000010000000000010100111101001011011000000000000
000000000000001101100000011101001000011110111000000000
000000000001001001000011101101101000011011000010000000
000000000000001001000000010001001000100001001000000000
000000000001000111000010010111101101000100100000000000
000000000000000000000000011011101001100001001000000000
000000000000000000000010011101101100000100100000000000

.logic_tile 19 7
000000100000001101100110000001101011000110100000000000
000000000000001111000010110011111000010110000000000000
111000000000000000000110100011011101000000000000000000
000000000000001101000000000001111111010000010000000000
110000000000000111000000010101101110110001100000000000
000000000010000000000011010000001110110001100000000000
000000000000001101000000011101001110010100000000000000
000000000000000001000010100101001110010010000000000000
001000000001011101100000000000001100000100000100000000
000000000000001101000010000000000000000000000000000000
000000000100000000000111010111001000100101010000000000
000000000001010000000010000000011110100101010000000000
000000000000000001000000001000011101100111100000000000
000000001110000001000000000111011010011011010000000000
010000000000000111100000010001001101001110000000000000
000000100001000000100011101001001011001011000000000000

.logic_tile 20 7
000000001010001111000000000101101010101010100100100001
000000000000000101000000000000110000101010100001000100
111000000000000000000110100000000001100110010110000011
000000000000000000000000001101001001011001100010000100
000000000000000000000010010101000000100110010111100011
000000000001011111000011000000101000100110010000000001
000000000000001000000000010011000000111111110110000000
000000000000001101000010101101100000000000000001000110
000001000000000000000000010001101010010101010000000000
000000100000000000000011100001110000000000000000000000
000000001110001000000000001011011100011000000000000000
000000000000000001000000000101101011000000000000000010
000000001010000000000000000101101010101010100100100100
000010100000000000000000000000010000101010100011100011
010000001010000000000000000101000000111001110000000000
000000000000000000000000000001101010000110000001000000

.logic_tile 21 7
000000000000000000000010000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010001000110001000000000000000001010000100000100000000
010010000000000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000011000110000000000000000
000000001010000000000000000000001001110000000000100000

.logic_tile 22 7
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100110000000
000010000000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000101000010101000001000000100101100000000
000000000000000000000010101011001100001000011000010000
111000000000001101000110000011101000000100100100000000
000000100000001001000000000000101100000100101000000000
000000000000000001100000001101111010000000000000100000
000100000000000000000000001101101010000100000000000000
000000000000000000000010100001011111000000100000100000
000100000000000101000010101001111100000000000000000000
000000000000001001100000000001011011010000000000000000
000000000000000001000000001001111111000000000000000000
000000000000001101100000011000001100100000000000000000
000000000000000001100010000001001000010000000000100000
000000000000000000000000000000011001110000000000000000
000000000000000000000000000000011110110000000000000000
010000000000000001100110101101111100010000000000000000
010000000000000000000000000101101100000000000000000000

.logic_tile 24 7
000000001010000000000110100000001000000100000000000000
000000000000000000000100000000010000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000001000000000000001000000000010110100100000000
010000000010000000000000001001000000101001011000000000

.ramb_tile 25 7
000000000000000000000111101000000000000000
000000010000000000000100000011000000000000
111000000000101011100011100000000000000000
000000000011010111000100000111000000000000
110000000001010011100000000000000000000000
110000001110100111000010000011000000000000
000000000000001011100000000000000000000000
000001001010001111100000001101000000000000
000000000110000000000000001001100000000000
000000000000001001000000000001000000010000
000000000000001000000000000000000001000000
000000000000000011000000001001001010000000
000010100000001000000111101000000000000000
000001001110000011000100001111001010000000
010000000000000000000111000000000001000000
110000001000000000000000000101001001000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 8
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000001100000000111000000101001010100000000
000000000000000000000000001111001100011001100000000000
111000000000000000000000000000001100000001010100000000
000000000000000000000000000011000000000010100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111101101110001010100000000
000000000000000000000000000000001110110001010000000000
000000010000001101100000001001000000101001010100000000
000000010000000111000000001111001100100110010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000110000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
010000010000001101100110100000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000101100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000111000000000111000000000000000100000000
000000010000000000000000000000000000000001000000000000

.ramt_tile 8 8
000001010000000111100110101000000000000000
000010110000000000000111100111000000000000
111000010000000000000000000000000000000000
000000011100001001000000001101000000000000
110000000000000000000010010000000000000000
010000000000000000000011101001000000000000
000000000000001000000000000000000000000000
000000000000000111000011111011000000000000
000000010000000000000010010001000000000010
000000010000001001000011010011100000000000
000000010000001001010000001000000000000000
000000010000000111000000000101001000000000
000000010000000000000000000000000001000000
000000010000000000000000001101001000000000
110010010000000001000000001000000001000000
010001010000000000100000000011001011000000

.logic_tile 9 8
000000000000000000000110011011011010000111000000000000
000000001100000000000011101101001010001001000000000010
111010100000000000000110000011000001000110000000000000
000001000000000111000000001001101001000000000000000000
000000000000000111100000000011001111100001010000000000
000000000100000000000011100111101110100000000000000000
000000000000001001000111001111101000111000000000000000
000000000000000001100100000111011011100000000000000000
000010010001000001100111011111011101100000000000000000
000000010000100001000010000001101111110000100000000000
000000010001010001100011100111000000000000000100000000
000000011110000000000000000000100000000001000000000000
000010010001000111000010000000000000000000000000000000
000000010000000001000110000000000000000000000000000000
000000010000000001100111001101101101101000010000000000
000000011100000001000100000011001101000000010000000000

.logic_tile 10 8
000000000000100000000110000001001110101000000000000000
000000000001010000000000000111111111100100000000000000
111010000000001111100000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000001110000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000010100000000000000000000000000000000
000000010000001111000010000000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000000000001111011010010100000000000
000000011110000000000000000111011101000010100000100000

.logic_tile 11 8
000000000001000000000000000000000001000000100000000000
000000000000000000000011100000001010000000000000000000
000000000100001000000000001001101000000010100010000001
000000000000001011000000001101010000000000000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000010010000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000001000000000111100110001001111111010000110000000000
000010100000000000100000000111001010110000110000000000
111000000100000011100000001001101010000110000000000000
000000000000001111000010111101111100001101000010000000
000001000000000011100010101000011110101000000010000010
000010000000000000000100001111010000010100000001100111
000000000000000001100000010111100000000000000100000000
000000000000000001000011000000100000000001000000000110
000000011110001001000000000000000000000000100000000000
000000010000000001000000000000001111000000000000000000
000000010000000000000000000001101011100110110000000000
000010011010000000000010101001001110101001110000000000
000000011110000000000110000000000001000000100000000000
000000010000000000000100000000001101000000000000000000
010011110100000001000110001011000000110110110000000000
000000010000000001000010000101001000010000100000000000

.logic_tile 13 8
000001000010000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000001011101100101000010000000000
000000000000000000000000001011101000000000100000000000
000000010000000000000000000000000000000000000000000000
000010110000001001000000000000000000000000000000000000
000001010000000000000111010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001110000000000000000000
000001010000010001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000110111001111011101000000000000000
000000000010000000000011110111011011100000010000000000
000000000000000101000011100101000000000000000000000000
000010100000000111000110110000100000000001000000000000
000000000000101000000110101001011110000010000000000000
000000000000011111000110110011111100000000000000000000
000000001010000001100111110001111000000011000000100000
000000001110000000100110101101101110000011010000000000
000000011000001000000000010101011011100000000000000000
000000011100100001000011011011011010110000010000000000
000000010000001000000000010000000000000000000000000000
000000010000000001000011110000000000000000000000000000
000100010000000000000000001101111000111000000000000000
000100011000001111000000001011111001100000000000000000
000110011000000011100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 15 8
000000000000001101000111110001001100101000000000000000
000000000000000001000010000011011110100100000000000000
000000000000000011100010101111101001000110000000000100
000000000000000000100110111011011011001110000000000000
000000000001011101000110000111111110000010100000000000
000000000000101111000110110001010000000000000000000000
000100000110000101000011101111111001010110100000000000
000000000000000000000011101101011001001000000000000010
000000010001010000000111000011101010101000010000000000
000000011100100111000110100101001101000000010000000000
000000010000000001100110001111111010010110100000000000
000000010000000000100011111101011011001000000000100000
000000110000000011100000000111011001100000010000000000
000000010001000000000010010101101010010000010000000000
000000010000001111100000010011101010101000010000000000
000000010000000001000010000001111001001000000000000000

.logic_tile 16 8
000000000110011111000000000001100001100110010100100010
000000000000101111000011100000101000100110010001000101
111000000000000000000110000001100001100110010101000010
000000000000000111000000000000001110100110010001000001
000000000000000011100000000000000000011001100000000000
000010100000000000000011101001001010100110010010000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011110000000000000000001111111000000000000000000000
000011010000000000000000000001011110100010000000000010
000000010000000000000000000000001000001100110000000000
000000010000000101000000000000011000001100110010000000
000000010000000101100000001000000000100110010111000011
000000010000000000000000000001001110011001100000100100
010000010000001000000000000001011100000110100000000000
000000010000000101000000001101001000010010100000000000

.logic_tile 17 8
000001000000001011100000000000011110001100110000000000
000010100000001111000000000000001010001100110000000000
000000000000001000000000000001101100000010110000000000
000000000000001111000000000101011000000011100000000000
000000000010001011100010110000011111001100110000000000
000000000000001111000111000000001011001100110000000000
000000000000000101000010001000000000011001100000000000
000000000001010000100000000111001111100110010000000000
000001010000000000000110110011001110000110100000000000
000010110111010101000010100001111100010110000000000000
000000011000000000000000001101001110000010110000000000
000100010000000000000000000111101011000011100000000000
000000010000001101100010010000011110010101010000000000
000000010000000101000011001111000000101010100000000000
000000011000000000000000000101111011010110100000000000
000010110001000001000000000111011110100001000000000000

.logic_tile 18 8
000000000000001011100110110111101000100001001000000000
000000000000000101100010100111101001000100100000010000
000000000000000000000000000101001001100001001000000000
000000000000000000000010110111101011000100100000000000
000000000000001101000010100011101000100001001000000000
000000000000000111100100000011001000000100100000000000
000000000000000000000000010101001000100001001000000000
000000000000000000000010100111001001000100100000000000
000000010110000001000000000111001001100001001000000000
000000010000000011000000000011101001000100100001000000
000000010000000101100110100111101000100001001000000000
000000010000001111000000000111101010000100100000000010
000000010000000001000000010011101001100001001000000000
000000010000000011000011100111101100000100100000000000
000000010000000000000010000111001000100001000000000000
000000011000000000000010110011001000001000010000100000

.logic_tile 19 8
000000000000000000000000010000011010000100000100000000
000000000000000000000010010000000000000000000000000000
111000000100001000000000000001111010000100100000000000
000100000000000011000000001011001010010100000000000000
110000000000001011100000000000000000000000000100000000
000000000000000001000010001001000000000010000000000000
000000001010001011100000011111001010010110100000100000
000000000000001011000010101101001011100001000000000000
000000010000000000000010001111001101010000100000000000
000000010000000000000000000001111010100001000000000000
000000010000000000000000001000011010110101000000000000
000000010000000000000000000111001101111010000000000000
000000010000000001100000011111101101010000100000000000
000000010000000000000010000001011010100001000001000000
010000010000001000000000000000011010110101000000000000
000000010000000101000000000101001101111010000000000000

.logic_tile 20 8
000000000000001000000000000000011011110101000000000000
000000000001011011000000000001001010111010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
010000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
111000000010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001010000101000000000000011000000100000000000000
010010000000000000100010110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000111010000000000000000011001010111000100100000000
000001010000000000000000000000001100111000101000000000
000001011110000000000000001000011010111001000100000000
000010010000000000000000001111001100110110001000100000
010001011010100001100110000011011110111101010100000000
000010010000000000000000001101000000010100001000000000

.logic_tile 22 8
000000000000000000000000000101111010100000000100100010
000000000000000000000000000000011010100000000000000101
111000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000001011101001000000000000
000000000000001101000011011101001010010110000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000001100000000000010110111100000000000001000000000
000000000000000000000110000000000000000000000000001000
111000000000001001100000000101011010010100001100000000
000000000000000001000000001001000000000001011000000000
000000000000000001100010100000001000000100101100000001
000000000000000000000100001101001001001000010000000000
000000000000000001000110010000001000000100101100000000
000000000000000000100010001001001101001000010000000000
000000010000000000000110000000001001000100101100000000
000000010000000000000000001101001000001000010000000100
000000010000000000000000000000001001000100101100000000
000000010001011101000000001001001000001000011000000000
000000010000000000000000000101101000010100001100000000
000000010000000000000000001101100000000001011000000000
110000010000001000000000000101101000010100001100000000
010100010000000011000000001001100000000001010000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000010010000000000000000001000000000000000
000011110000001001000000000101000000000000
111100010000100000000000000000000000000000
000000010001010000000000001111000000000000
010000000000000000000011100000000000000000
110000000000001111000000000011000000000000
000000000000001111100000001000000000000000
000001001000001011000000000011000000000000
000000010000001011000000000111000000000000
000000010000001001100000000001000000010000
000001010000000101100011100000000001000000
000010110000001101100000000011001101000000
000000010000000111000000000000000001000000
000000011110000001100010010111001111000000
110000010000100000000011001000000000000000
010001011001000000000000000101001010000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000001111110000010100100000010
000000000000000000000000000000010000000010100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000010000001000000111111110000000010
000000010000000000000000001101000000010110100000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011011111001000100000000
100000000000000101000000000011001111110110000000000000
000000000000101000000000000111111110111101010100000000
000000000000000001000000000101100000010100000000000000
000000011110001000000110010011000001101001010100000000
000000010000000101000010000111101111100110010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101110000001111100000100000010100000000
000000010000000000000000001111101101111001110000000000
010000010000000101100011110000000000000000000000000000
000000010000000000000110100000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000011010000100000100000000
000000000010000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000010000000000000111010000000000000000000000000000
000000010000000000000110110000000000000000000000000000
000000010000000000000000000000011100000100000100000000
000000010000000000000010000000010000000000000000000000
000000010000000000000000000000001100000100000100000000
000000010000000000000010000000010000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 9
000100000011001000000110100000000000000000
000100010000000011000100001101000000000000
111010000000000011100000000000000000000000
000000000000000000100000001001000000000000
110000001110001000000010010000000000000000
010000000010001101000010110011000000000000
000100000000000111000010001000000000000000
000100000000000000100110000011000000000000
000000010000000000000000010001100000000000
000001010000000001000011100001000000100000
000000010000000011100000001000000000000000
000000010000000000000000001101001010000000
000000010110000000000000001000000001000000
000000010000000000000010010101001011000000
110010010000000111100000000000000000000000
110001010000000000000000001101001111000000

.logic_tile 9 9
000001000000000001100110010000011001110001010100000000
000000000000001111000110000011011010110010100001000000
111000000001010000000111111111011000100000000000000000
000000000000100000000111011011011001111000000000000000
010000100000000111100110001001001100101000010000000000
100000001000000000100100001111101000000000100000000000
000010000001011001100011101011100001111001110100000000
000001001100100001000111101001101100100000010000000000
000000010000001001000000000101101110100000000000000000
000001010100100101000000000101101011110100000000000000
000010010000010101100010001101100001100000010100000000
000001010000100000000010001001101111111001110000000000
000010010000000011100110000001111110110100010100000000
000000010000000001000000000000101111110100010000000000
010000010001011000000011111000001000000010000000000000
000000011100100101000010000101011000000001000000000000

.logic_tile 10 9
000000000000000000000000001111111010101001010100000000
000000000000000000000011111111010000010101010000000000
111000000000000001000000000001100001101001010110000000
000000000000000000100010010011101011011001100000000000
010000000000001011100011100000000000000000000000000000
110010100000001001000100000000000000000000000000000000
000000000000000000000000000011001011110000110000000000
000000000000000000000011100101001101010000110000000000
000000110000000111000111100101111100111000100100000000
000000010000000001000000000000101001111000100000000000
000000010000000011100110011011100000111001110100000000
000000010000000000100011001101101101100000010000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
010000010110000101100011100101011111001011100000000000
000000010000001011000000000101001000101011110000000000

.logic_tile 11 9
000000000000000000000110101101000000101001010010100010
000000000010000111000000001001000000000000000001000001
111000000000000011100111110101000000100000010000100010
000000000000000000000110000000101010100000010001000111
000000000000000111100110000101111001110110100000000000
000000000000000001100000000001011110111010100000000000
000000000000001111000110000101100001100110010000000000
000000000000000001000000001001001000101001010000000000
000001010000000000000000000000000001000000100100000000
000000110010000000000000000000001001000000000000000100
000000010000000000000000000000001010000100000100000000
000000010000000000000010000000010000000000000000100010
000000011110000000000000011000011001101011000000000000
000000010000000000000010001011001011010111000000000000
010000010000000001000000000101011101001001010000000000
000000010000000000000010001111011111010110100000000000

.logic_tile 12 9
000001000000000111000111100000011010000100000100000000
000010100000000000000111100000010000000000000000000000
111000000000010000000111100111001001101000010000000000
000000000100000000000100000101011010001000000000000000
000000000000001001100010110011111000100000010000000000
000000000000000001000110000011111011010000010000000000
000000000000000111100111101101000000000110000000000000
000000000001000111100010000111001011000000000000000000
000000010000011000000000001001001110100001010000000000
000000011110100001000000000101001100010000000000000000
000000010000000000000010000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000001100010000101001001100000010000000000
000000010000000001100000001111011011100000100000000000
000000010000101000000000000000000000000000000000000000
000000110000010001000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000000000001000000111110000000000000000000000000000
000000000000001011000110000000000000000000000000000000
000100000000000001000111000000001100110000000001100000
000100000000000000000100000000011011110000000011000111
000101001000000000000000000101011110100010110000000000
000000000001000001000000000000011001100010110000000000
000000110000000000000110001101111111110111110000000000
000010110000100000000000001001001000100001010000000000
000000010000001000000000000000000000000000000000000000
000010010000000001000000000000000000000000000000000000
000000010000000000000000000011000000000000000100000000
000000010000000000000000000000100000000001000000000100
010000010000101000000110001011111001001001010000000000
000000010000011001000000001001001010101001010000000000

.logic_tile 14 9
000000000000000000000000010001101100100000000000000000
000000000000000111000011110001101011110000010000000000
111000000000100111000111110000001110000100000100000000
000000000000010000100111110000000000000000000000000000
000000000000000001100010001111011000100001010000000000
000000000001010000000010001001001010100000000000000000
000000000100000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100101001100000000011001010111000000000000000
000000010000010001000000001111011001100000000000000000
000000010100000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000111100111111100000010100000000000
000000010000001111000100000011010000000000000000000000
000100010100001000000111100111111011110000010000000000
000000010000000001000110000011111111010000000000000000

.logic_tile 15 9
000010100000001111100010110011011011101001000000000000
000001000000001111000111001101011100010000000000000000
000000000000100111000000000001011001101000000000000000
000000000000001101000010110001111000100000010000000000
000000000000001001100111000011101111100000010000000000
000000000000001111000000000001011001101000000000000000
000000000000000101000000000101011111100000010000000000
000000000000001101100010111011111010101000000000000000
000010011110000001100111001001011100110000010000000000
000001010000000000100000000001011001010000000000000000
000000010000000111100111000101101010000010000000000000
000000010000010001000110110000001110000010000000100000
000001110000001000000110000001011110000010100000000000
000010010000000001000010101111100000000000000000000000
000000010000001000000010001011111000101001000000000000
000000010000000001000100000011101010010000000000000000

.logic_tile 16 9
000000000000000000000010010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000111100000000001000000100100100000
000000000000000000000010100000001111000000000000100000
000000000000001000000111000000001000000100000000000000
000000000000001111000110000000010000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000111101010101000000001100001
000000010000000000000000000000110000101000000011000110
000000010000100001100110001001111011001001010000000000
000000110000010000000000001011111010010110100000000000
000000010000000001100000000011101010101010100000000000
000000010010000000000010001101000000010110100000000000
010000011000000000000000011111001000110111110000000000
000010110000000000000010001001011111010010100000000000

.logic_tile 17 9
000000000000000000000000000000001100000100000100000000
000010100001010000000000000000010000000000000000000000
111000000010100011100000010000000000000000000100000000
000010100001010000000011000111000000000010000000000000
110000000000101000000000000000001010000100000100000000
000000000001011011000000000000000000000000000000000000
000000000000000001000000011101111001000100100000000000
000000000000000000000011000001011101010100000000000000
000001010000101001100010001001101101001101000000000000
000000110001010001000000001001001010000010000000000000
000000011000100000000110101101111000000100100000000000
000000010000000000000000000001011111010100000000000000
000100011110001000000000010111011001110001100000000000
000000011110001001000010000000101001110001100000000000
010000011100100000000000001101101101000100100000000000
000000010001000000000000000001001011010000100000100000

.logic_tile 18 9
000000000000001101100111101101101010000100100000000000
000000000000000101000100001111111100100000010000000000
111000000000000000000110001000001100100100110000000000
000000000000000000000000001101011001011000110000000000
110000000000101000000000010000011100000100000100000000
000000000001011111000010000000010000000000000000000000
000000000000000000000000011011000001100000010000000000
000000000000000000000011111001001011101111010000000000
000000011000000000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000011101001000000110000110000000000
000000010000000000000000001101001001011001100000000100
000000010000100000000000000001011010101000000000000000
000000010000010000000000000011010000010111110000000000
010000010000100000000110100000000000000000100100000000
000000010000000000000100000000001010000000000000000000

.logic_tile 19 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000100000000000000001000000111111110000000010
000000000000000000000000000111101010111001110010000000
000000000000001000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000010000000000000000000101100000100110010101000001
000000010000000000000000000000101011100110010001000111
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000001000000000000000000000000000000000000000
000100010000000111000000000000000000000000000000000000
010100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
111000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000000000000010101000000000000000100000000
010000000001000000000011010000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000001000000100100000000
000000010000000000000000000000001100000000000000000000

.logic_tile 21 9
000000000110000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
111000000000001000000000000000001100000100000100000000
000000000000001101000000000000000000000000000000000000
010000000000000000000000000000001110000100000100000000
010000000000000000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000001000000100100000000
000000011000001011000000000000001000000000000000000000
000000010110000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000011010101000000000000000000000000000000000000000
000000010001011111000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000100000000110000101111000100001010100000000
000000000000010101000000000011111000100000010000000000
111000000000000000000010101000000000110110110010000001
000000000000000000000100001101001001111001110000100000
000000000000000000000010101000000000000000000100100000
000000000001000101000000001111000000000010000000000000
000000000000000000000000011011000000111001110000000000
000000000000000000000011111111101010110000110000000000
000000011000001000000000010001100000110110110110000000
000000010000000001000010101101101100101001010000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 23 9
000000000000001001100010110000001000000100101100000000
000000000000000001000010101101001000001000011000010000
111000000000001101000010100101001000000100100100000000
000000000000000101000010100000101000000100101000000000
000000000000000101000110001001101000000010000000000000
000000000000000000000010110101111100000000000000000000
000000000000001011100000000101011100100000000000000000
000000000000000101100000001101001111000000000000000000
000000010000000000000000001001011000100000000000000000
000000010000000001000000001001001000000000000000000000
000000010000001000000110000111001000111110100000000000
000000010001010001000000000000110000111110100010000000
001000010000000001100111110101111100000100000000000000
000000010000000000000010000111011000000000000000000000
010000010000000000000000001101011000000010000000000000
010000010000000000000000000001011011000000000000000000

.logic_tile 24 9
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000010110000000000000000000011010000100000000000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000000000001000000100000000000
000000010000000000000000000000001011000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000110001010000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.ramb_tile 25 9
000010000000000001000000001000000000000000
000001110000000000100000000001000000000000
111010100000001011000000000000000000000000
000001000100000011000000000101000000000000
110000000000000111100000011000000000000000
010000001110001111000011111111000000000000
000000001101001101100000000000000000000000
000100000000001111000000000001000000000000
000000010000000011100111010011000000000000
000000011110100000000111111111000000010000
000000110000101000000000001000000000000000
000000010001000011000000000101001011000000
000000010000000000000010000000000001000000
000010110000000000000000000101001100000000
010000010000010000000111101000000000000000
110000011000000000000000000001001101000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
001000010000000000000000000001000000000000000000000000
000000010010000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000010
000000000000000000000000000000001101000000001000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000001011000001100000010110000000
100000000000000000000000000001001101110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000000110010001000000011111000000000000000
000000010000001111000111010111000000000000
111000010000001011100111101000000000000000
000000010000001011100000001101000000000000
010000000000000000000000000000000000000000
010001000000000000000000000001000000000000
000000000000000000000000011000000000000000
000000000000000000000011100001000000000000
000000000000000011100000000001000000000000
000000001000000001000010000011100000000100
000000000000001000000000001000000000000000
000000001100001111000000001001001110000000
000000000100000000000000001000000000000000
000000000000000001000000000001001101000000
110010100000000001000000011000000000000000
010001000000000000000010111111001100000000

.logic_tile 9 10
000001000001100000000000000000000000000000000000000000
000000000000110000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000011101100101001010110000000
000000000000000000000000000011110000010101010000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000011000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000110100000
000010000000000000000000000001000000000010000001000010
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000111000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000111111011001001101000000000000000
000000000000000001000010000111111001011000000000000000
000000000000000000000000010000000000000000100100000000
000000000000100001000011100000001100000000000000000000
000000000000000000000000000001011011100001010000000000
000000000000000000000000001111111011100000000000000000
000000000000010000000000000101100000000000000100000000
000000000000100000000011110000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 16 10
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000001000000000000000000000000
000100000000000000000000000000000000000001000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000001000000001101111010100000000
000000000000000000000000001101001000011111101000000000
111000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001101100111101010100000000
000000000000010000000000001101000000010100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000101001010100000000
000000000000000001000000001111001100100110011000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000101101100110001010100000000
000000000000000000000000000000001010110001011000000000

.logic_tile 22 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
010000000000000000000010110101001000001100111100000000
110000000000000000000010000000100000110011000000000000
000000000000000001100000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000001111100000001100110100000000
000000000000000000000000000101000000110011000000000000
000000000000000000000000000101100000010110100100000000
000000000000000011000000000000000000010110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000101101111000000000000000000
010000000000000001000000001101011110100000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100100000
000000000001000000000000000000001101001111001000000010
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000010000000000000000001000000000000000
000000010000000000000000000011000000000000
111100010000000000000011110000000000000000
000000010000000000000011101111000000000000
110000000000000000000000001000000000000000
010000000000000000000000000111000000000000
000000000001011001100000000000000000000000
000000000000101111100000000011000000000000
000000000000001101100000000111000000000000
000100000000001001100010000011000000010000
000000000000000011000000001000000001000000
000000000000000001000000000011001001000000
000000000000000000000011001000000000000000
000000000000001001000010001001001111000000
010000000000001111000000001000000001000000
110100000000000011100000000101001110000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 11
000000000000000111100000010000000000000000
000000010000000000100011111101000000000000
111000000000010111000000001000000000000000
000000001100100000100011111111000000000000
010000000000000111100111100000000000000000
010000000000000000000000000101000000000000
000000100000001000000010010000000000000000
000001000000000111000011110001000000000000
000000000000010001000000001101100000000000
000000000000000000000000001001100000100000
000000000000000000000000000000000001000000
000000001100000001000000000011001000000000
000000000000000000000000001000000001000000
000000000000000000000010001111001011000000
110010000000000000000011001000000000000000
010001000110000000000010000101001111000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000010000000000000000000100000000
000000000000000000000011011001000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 24 11
000000001000000000000000001000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001000000011000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000111100000000000000000000000
000000010000000000000000001011000000000000
111100000000001000000011111000000000000000
000000000000001011000111100011000000000000
010000000000001111100111001000000000000000
110000000000001111100010001001000000000000
000000000000001000000011010000000000000000
000000000100000111000111011101000000000000
000000001010000000000000010101100000000000
000000000000000000000011010101000000000100
000000000000000011100000011000000000000000
000000000000000000000011001101001000000000
000000000000010000000000001000000001000000
000000100000100000000000001011001011000000
010000100000000000000000000000000001000000
010000000100100000000000000101001001000000

.logic_tile 26 11
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000010000000011100000001000000000000000
000000010000000000100000001101000000000000
111000010000001000000000001000000000000000
000000010000001011000000001101000000000000
110000000000000001000010001000000000000000
010000000000000001100111110001000000000000
000000000001011000000011110000000000000000
000000000000001111000111110101000000000000
000000000000000011100000010011000000000000
000000000000000001100011101101000000000001
000000000001010000000000001000000000000000
000000001100100000000000000101001000000000
000000000000000000000000010000000000000000
000000000000000000000010110011001010000000
110000000001010111100000000000000000000000
110000000000100000000000001111001011000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 17 12
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000010010000000000000000001000000000000000
000000011100000000000000000001000000000000
111100010000001000010111101000000000000000
000000011000001111000100001111000000000000
010000000000000011100110110000000000000000
110000000001000000100011010011000000000000
000000000000001111000000001000000000000000
000000000000001011100000000011000000000000
000000000000001011000000000101000000000000
000000000000001001000000000111100000000100
000000000000000011000011100000000001000000
000000000000000000100000000011001101000000
000000000001000001000000000000000001000000
000000000000100000000000000101001111000000
010000000001010000000110101000000001000000
110000000100000000000110010101001001000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 13
000000000000001000000000000000000000000000
000000011000000011000000001011000000000000
111000000000000000000000001000000000000000
000000001100000000000000000101000000000000
010000000000000000000010000000000000000000
110000000000000000000011100011000000000000
000000000000000000000010000000000000000000
000000000000000001000110001111000000000000
000100000000000011110010000101000000000000
000100000000000001000010000001100000000100
000010100000000000010011101000000000000000
000001001100000000000100001101001101000000
000000000000000000000011010000000001000000
000000000000000000000011011111001011000000
110110000000000001000000001000000000000000
110100000000000000100000001011001100000000

.logic_tile 9 13
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000010000000000000000
000000010000000111000011011001000000000000
111000000000000011100111111000000000000000
000000001010000111000111000001000000000000
110000000000001000000000001000000000000000
010000000110000011000000001101000000000000
000000000000011000000010010000000000000000
000000000000001111000011100011000000000000
000000000000000001000111010001100000000000
000000000000000000000111000001100000000100
000010000000001000000000001000000001000000
000000000110000011000000000101001011000000
000000000000000000000000001000000001000000
000000000000000000000000001001001100000000
010010100000010000000000000000000000000000
010000000110000000000000000101001101000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 14
000000010000000011100111101000000000000000
000000010000000000100111100111000000000000
111000010000000111100000000000000000000000
000000010000000000000000001001000000000000
110000000000000001000010001000000000000000
010000000000000000000000001101000000000000
000000000000000000000111111000000000000000
000000000000000000000111011101000000000000
000000000000000000000011100001000000000000
000000000000000000000011101101000000000001
000000000000001011100000001000000001000000
000000000000001111000000000001001100000000
000000000000001000000000000000000000000000
000000000000001011000000001001001010000000
110000000000000001000000000000000000000000
010000000000000000000000001011001110000000

.logic_tile 9 14
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000011000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000011010000001011000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000010000000000010000001000000000000000
000000010000000000000000001011000000000000
111000010000000000000011111000000000000000
000000010000000000000011101111000000000000
110000000000000000000000010000000000000000
010000000001010111000011110011000000000000
000000000000000111000000000000000000000000
000000000000000000100000000011000000000000
000000000000000011000000001111000000001000
000000000000001111100011101111100000000000
000000000000000101100000001000000001000000
000000000000000000100010000011001001000000
000010100000000000000110111000000000000000
000001000000000000000111011001001111000000
010000000000000000000011000000000000000000
110000000000000000000010001101001010000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 15
000000000000000000000000010000000000000000
000000010000000000000011001101000000000000
111000000000000111110000001000000000000000
000000000100000000010000000011000000000000
110000000000000111000111100000000000000000
110000000000000000100100001001000000000000
000000000001011000000000001000000000000000
000000000000000111000011100001000000000000
000000000000000000000010000101100000000000
000000000000000000000010000101100000000100
000000100000000001000000000000000001000000
000001001110000000000000001011001110000000
000000000000000000000010001000000000000000
000000000000000000000010001111001101000000
110000000001010001000110101000000000000000
110000000100100011000100000101001111000000

.logic_tile 9 15
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000001010011100000000000000000000000
000000010000100000100000000111000000000000
111000000000001001000000010000000000000000
000000000000001011110011110111000000000000
110000000001010000000111111000000000000000
110000000000100000000111111001000000000000
000100100000001000000000001000000000000000
000001000010000111000011100001000000000000
000000000000000000000000000101000000000000
000000000000000001000000001101100000000001
000010100000000000000000011000000000000000
000000000000000000000011001101001000000000
000000000000100011100110001000000000000000
000000000000010001000100001011001100000000
010000000000010000000000001000000001000000
010000000000100000000011100101001111000000

.logic_tile 26 15
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101000010000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 16
000000010000000000000011101000000000000000
000000010000000001000011101101000000000000
111010010000001011100000000000000000000000
000001010000001011000000001101000000000000
010000000000001001000110111000000000000000
010000000000001011100111110001000000000000
000010000001000000000111010000000000000000
000000000110100111000010111011000000000000
000000000000000000000010000101100000000000
000000000000000000000000000001000000000001
000000000000000000000000001000000001000000
000000000000000000000000001101001000000000
000000000000000000000000000000000000000000
000000000000000000000000001101001010000000
110100000000000111100000000000000000000000
110100001010000000000000001001001010000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000010000000101100000001000000000000000
000000010000000000100000001111000000000000
111000010000000000000000001000000000000000
000000010000000000000000000111000000000000
110000000000000000000000010000000000000000
010000000000000000000011010011000000000000
000000000001010011100011101000000000000000
000000000000100111100000000011000000000000
000000000000000111000011110101000000000000
000000000000001111000010011111100000000100
000000000000000011000000000000000000000000
000000000110000000000000000001001101000000
000100000000000000000011001000000001000000
000100000000000000000000000111001011000000
010100000001010111000010001000000000000000
110000000000001001100100000101001100000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 17
000000000000000000010000000000000000000000
000000010000000000000000000101000000000000
111000000000001000000000001000000000000000
000000000000001011000000000101000000000000
110000000000000001000010011000000000000000
010000000000000000000110110101000000000000
000110100000000001000000000000000000000000
000101001100000001000011111111000000000000
000000000000000011100000011101100000000000
000000000000000000000010111111100000000001
000010000000000000000000000000000000000000
000001000000000000000000001101001110000000
000000000000000000000110110000000000000000
000000000000000011000111011111001011000000
010000000000000000000111001000000000000000
010000001110000000000011111111001100000000

.logic_tile 9 17
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000010100000000000000010001000000000000000
000000010000000000010000001101000000000000
111000000000001011100000011000000000000000
000000000110001101000011000001000000000000
110000000000001000000000001000000000000000
110000000000001111000011010001000000000000
000000000000001000000011100000000000000000
000000000000001111000011101001000000000000
000000000000000000000010001101000000000000
000000000000000000000010001111100000000100
000010000001000000000000000000000001000000
000000000110101111000000000101001010000000
000000000000000000000111001000000000000000
000000000000000000000100001001001101000000
110000000000000000000010000000000001000000
010100000000000000000000001011001011000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000010000000111100011101000000000000000
000000010110000000100000000111000000000000
111010010000001111110000010000000000000000
000001010000000111100011110001000000000000
110000000000100001000010001000000000000000
110000000000000000000000000001000000000000
000100000000000111000000000000000000000000
000000000000000000100011101001000000000000
000000000000000000000000000111000000000000
000000000000000000000000001101000000000001
000000000001010000000010001000000001000000
000000000000000000000000000001001101000000
000000000000000000000111001000000000000000
000000000000000001000000001001001010000000
010000000000000001000000001000000001000000
110000000000000000000011001111001011000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 24 18
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000010000001111000011100000000000000000
000000010000001111000000001111000000000000
111000010000000111100000011000000000000000
000000010000000000000011010111000000000000
110000000000000000000000001000000000000000
010000000000000000000010000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000000000000011000000001101000000000000
000000000000000000000011101111100000010000
000000000000000011000000001000000000000000
000000000000000001100000000011001001000000
000000000000010000000010000000000001000000
000000001100100000000000000001001001000000
110010100000000011100110101000000000000000
110000001000100001100100000001001000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000100000000000011100111101000000000000000
000000010000000111000100000001000000000000
111000000000011000000111101000000000000000
000000000000001111000100000011000000000000
110000000000000001000000001000000000000000
110000000000000000000000000101000000000000
000000000000000011100111001000000000000000
000000001010000011000000001001000000000000
000000000000000000000010001101100000000000
000000000000000000000000001101000000010000
000000000000011001000000000000000001000000
000000000000101011000000001011001110000000
000000000000000000000010000000000000000000
000000000000000000000000000001001010000000
110000000000001000000000000000000000000000
010000000000001101000000001001001000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000001000000000000000
000000010000000000000010001111000000000000
111000000000000001100111100000000000000000
000000000000000000100000000011000000000000
010000000000000000000111001000000000000000
110000000000000000000111100101000000000000
000000000000001001000000000000000000000000
000000000100000111100000001111000000000000
000000000000000011100000001001100000000000
000000000000000000000000000111000000000010
000000000000001000000000010000000001000000
000000000000000011000011001101001001000000
000000000000000000000000001000000000000000
000000000000000000000010111011001001000000
110000000000000001000011101000000001000000
010000000000000000000011100101001111000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000010000000000010000010000000000000000
000000010000000000000011011001000000000000
111000010000000000000111111000000000000000
000000011010000000000011011001000000000000
010000000000001001000111001000000000000000
110000000000000011100011101001000000000000
000000000000001000000011101000000000000000
000000000000000011000111100111000000000000
000000000000000000000000001101000000000000
000000000000000000000000001111000000000001
000010000000000000000000001000000000000000
000001000000000000000000001101001011000000
000000000000000000000000001000000000000000
000000000000000000000011001101001010000000
110000000000000011100010000000000001000000
110000000000000001000000001111001010000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 25 20
000100010000000111100000001000000000000000
000000010000000000100011100111000000000000
111000010000000011100000001000000000000000
000000010000001011000000000111000000000000
010000000000000000000000000000000000000000
010000000000000000000000001011000000000000
000000000000010000000000001000000000000000
000000000000000000000000000011000000000000
000000000000000111000010110001100000000000
000000000000000000000110010111000000010000
000000000000000101100000000000000000000000
000000000000000101100000001011001110000000
001000000000000101000000001000000001000000
000000000000000111100000000001001111000000
110000000000011001000011000000000000000000
010000000000000011100000000001001100000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000111000110100000000000000000
000000010000000000000100000101000000000000
111000000000001011100000000000000000000000
000000001010001011100000001001000000000000
110000000000000001000000010000000000000000
110000000000000000000010110011000000000000
000100000000000111000000011000000000000000
000000000100000000000011001111000000000000
000000000000000000000000011101100000000010
000000001000000001000011100011100000000000
000010000001010000000000000000000000000000
000001001100001101000000000001001110000000
000000000001001000000010001000000000000000
000000000000001101000000000101001101000000
010000000000000000000000000000000001000000
010000000000000000000011111101001000000000

.logic_tile 9 21
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000010000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011000011000000011010000100000000000000
000001000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 25 21
000010000000000011100000001000000000000000
000001010000000001000011101101000000000000
111010100000000011000000010000000000000000
000001000000000000000011000001000000000000
110000000000001111100000000000000000000000
010000001100001111100000000101000000000000
000000000000000000000011100000000000000000
000100001000000001000011101111000000000000
000000000000000101000000000101100000000000
000000000000000000000011101001000000001000
000010000000010000000000000000000000000000
000000000000101111000000000011001010000000
000000000000000000000000011000000000000000
000000000000000000000010011001001000000000
110000000001000000000000001000000001000000
010000000000100000000000000001001011000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000011000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000100010000000000000111110000000000000000
000000010110000000000111110111000000000000
111000010000000111000000000000000000000000
000000010000000000000000001001000000000000
110000000000110001000010001000000000000000
010000001000000111000000001101000000000000
000010000000000111000111101000000000000000
000001000000000000100011001101000000000000
000000000000000000000000010111000000000000
000000000000000000000011111101000000000001
000000000000000000000000000000000000000000
000000000000000000000000001111001010000000
000000000000000001000000000000000000000000
000000000000000001000011111001001010000000
010000000000000000000000011000000001000000
110000001110000000000010111111001000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000100010000000111000000001000000000000000
000000010000000000000010000111000000000000
111000010000001101100000001000000000000000
000000010000001001100000000001000000000000
010001000000000000000011101000000000000000
110010101110000111000110000011000000000000
000000100001011000000000000000000000000000
000000001110101111000000001111000000000000
000000000000000000000000001101000000000000
000000001100000000000000001111100000001000
000000000000000000000000000000000000000000
000000000110000001000000000111001010000000
000000001000001000000011010000000000000000
000000000000001001000011101001001111000000
010000000000010001000110001000000000000000
010100000100100000000100000101001000000000

.logic_tile 26 22
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000011101000000000000000
000000010000000000000000001101000000000000
111010000000000000000000011000000000000000
000001000000000011000011111111000000000000
110000000001000000000000011000000000000000
110000000000000000000011001001000000000000
000000000001001000000111100000000000000000
000000000000100011000011111001000000000000
000000000000000000000011101111100000000000
000000000000000000000100000011000000000001
000000000000001000000000001000000000000000
000000000000001001000000001101001011000000
000000000000000000000010001000000001000000
000000000000000000000000001111001000000000
110000000000000111000011000000000001000000
110000000000000011000010001011001010000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000001100000001000000000000000
000000010000000000100011101111000000000000
111000000000000000000111101000000000000000
000000000000000000000100000111000000000000
010000000001010000000000000000000000000000
010000000000100000000000001011000000000000
000000000000000000000011000000000000000000
000000000010000000010100001011000000000000
000000000000000000000010000011100000000000
000000000000000111000011110011000000010000
000000000000001001100000010000000001000000
000000000000000011100011000001001001000000
000000000000001000000000001000000001000000
000000000000000011000011101011001011000000
110000000000000000000011100000000000000000
010000000000000001000000000111001111000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000100010000000000000011100000000000000000
000000010000000001000000000101000000000000
111000010000001011100000001000000000000000
000000010000001011100000001101000000000000
110000000000000011100000001000000000000000
010000000000000000000011100001000000000000
000000000000000000000111111000000000000000
000000000000000000000111101011000000000000
000000010000000011000000010011000000000000
000000010000000000000011111111000000000001
000000010000000000000010000000000000000000
000000010000000000000000001001001011000000
000000010000000000000010011000000000000000
000000010000000000000010111101001000000000
110000010000000011100000000000000001000000
110000010000000000000000001111001000000000

.logic_tile 9 24
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000100010000001000000000001000000000000000
000000010000001111000000001011000000000000
111000010000000011110000000000000000000000
000000010000000000000000001011000000000000
010000000000000000000111001000000000000000
110000000000000000000100000011000000000000
000000000000000111000000011000000000000000
000000000000000000000011100011000000000000
000000010000000111000111000001100000000000
000000010000000000000000000111000000001000
000000010000000011000000001000000000000000
000000010000001001100010011111001100000000
000000010000000001000000000000000001000000
000000010000000111000000000001001111000000
010000010000000000000110101000000000000000
110000010000000000000110001101001110000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000010000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000100000000000000000000000000000000000
000000010000000000010000000101000000000000
111010100000001000000011101000000000000000
000000001110001111000000000101000000000000
110000000000001001000010001000000000000000
010000000000001011000100000001000000000000
000000000000000111000000010000000000000000
000000000000000001000011011011000000000000
000000010000000111000111101111000000000000
000000010000000000100010000011000000000001
000000010000000000000000001000000000000000
000000010000000001000000001001001010000000
000000010000000000000011000000000000000000
000000010000000011000000001111001011000000
010100010000000000000000000000000001000000
110100011010000000000000000011001011000000

.logic_tile 9 25
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000111001000000000000000
000000010000000111000100001101000000000000
111000000001000000000000010000000000000000
000000000000100000000011001001000000000000
110000000000001000000000001000000000000000
110000000000000011000011100011000000000000
000000000001001000000011100000000000000000
000000000000101111000010000011000000000000
000000010000000001000000000101100000000000
000000010000000000000010000001100000001000
000000010000000000000000001000000001000000
000000010000001111000000001111001010000000
000000010000000000000010101000000000000000
000000010000000000000100001001001101000000
110000010000000001000000000000000000000000
110000010000000000000010000101001011000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000010000000011100000000000000000000000
000000010000000000000000000011000000000000
111000010000001011100011100000000000000000
000000010000001111100000001101000000000000
010000000000110000000011111000000000000000
110000000000000000000011110001000000000000
000000000000000111000111100000000000000000
000000000000000000100000001111000000000000
000000000001000000000000000011100000000000
000000000000101101000000000111000000000001
000000000000000101100000000000000001000000
000000000000000000100000000111001000000000
000000000000001001000010001000000000000000
000000000000000111000010001101001111000000
010000000000000000000000000000000001000000
110000000000000000000000000001001001000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000011011101000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000010000000111000011001000000000000000
000000010000000000000100001011000000000000
111000010000000000000010001000000000000000
000000010000000000000100000101000000000000
010000000000000000000010011000000000000000
110000000000000111000011110011000000000000
000010000000001001000000000000000000000000
000000000000000011100000000011000000000000
000000000000000011000000001001000000000000
000000000000000000100000001111100000001000
000000100001000000000000001000000000000000
000001000110100001000010001001001000000000
000000000000000000000110101000000000000000
000000000000000000000100000101001111000000
110000000000000111100011000000000000000000
110100000000000000000000001101001010000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000011000000000000000
000000010000000000000011111101000000000000
111000000000000011100000000000000000000000
000000000000000000000000001111000000000000
110000000000000000000010000000000000000000
010000000000000000000011101001000000000000
000010100000000001000111111000000000000000
000001000000000000000110111101000000000000
000000000000000001100000000111100000000000
000001000000000000100010000111000000000010
000010000000000000000000000000000001000000
000001001100000000000000000011001000000000
000000000000001001000000001000000000000000
000000000010000111100010001111001011000000
010000000001011000000110100000000000000000
110000000000101101000100000111001011000000

.logic_tile 9 27
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 24 27
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000001000000000000000
000000010000000000000000001011000000000000
111000000000000001000111101000000000000000
000000000000000000100000000111000000000000
010000000001010111000110100000000000000000
110000000000100000100000001011000000000000
000100000000000000000000011000000000000000
000000000010000000000011110001000000000000
000000000000000111100000001111000000000000
000000000000000001100011110111000000001000
000000000000001000000000001000000001000000
000000000000001001000011111001001011000000
000000000000001000000000000000000000000000
000000000000000111000000000101001100000000
110000000000000111000000000000000001000000
010000000000000001000011100011001111000000

.logic_tile 26 27
000010000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000010000000100000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000010000000101100000000000000000000000
000000010001010000100000000011000000000000
111000010000000000000011100000000000000000
000000011110000000000000001101000000000000
110000000000000000000110101000000000000000
010000000000000000000111110101000000000000
000000000000001011100000011000000000000000
000000001100001011100010111111000000000000
000000000000001000000000000001000000000000
000000001000001001000011100111000000000001
000000000000000000000000001000000001000000
000000000000000000000000001101001001000000
000000000000000001000010000000000000000000
000000000000000000000111011101001111000000
110000000000000011100000000000000001000000
110000000000000000000010001111001010000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000010000000000000000001000000000000000
000000010000000111000000001111000000000000
111000010000000001000000001000000000000000
000000010000000000100000001111000000000000
110000000000000000000000001000000000000000
010000000000000000000000001011000000000000
000000000000000001000000001000000000000000
000000000000000001000000000011000000000000
000000000000000111000010100101100000000000
000000000000000000000110111111000000000010
000000000000000011000010001000000000000000
000000000000000000000011110001001101000000
000000000000000000000011001000000000000000
000000000000000000000000000101001000000000
110000000000010011100010011000000000000000
110000000000100000000111001011001100000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000111100000001000000000000000
000000010000000000100000001001000000000000
111000000000000000000011110000000000000000
000000000000000000000011100001000000000000
010000000000000000000010011000000000000000
110000000000000000000010110101000000000000
000000100000000111100000000000000000000000
000001000000000000000011111111000000000000
000000000000000000000000000101100000000000
000000000000000000000011110111100000000001
000000000000000000000000000000000000000000
000000000000000000000000001101001110000000
000000000000000001000110110000000000000000
000000000000000011000111101111001101000000
110000000000000111100000001000000001000000
110000000000000000100011111111001001000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000000000000000000000000001

.ramb_tile 25 29
000000000000000111100010000000000000000000
000000010000000000100011100111000000000000
111000000000001000000000000000000000000000
000000000000001101000000001101000000000000
110000000000000001000000011000000000000000
010000000000000000000011000001000000000000
000000000000000011100000000000000000000000
000000000000000000100011101001000000000000
000000000000000000000010000111100000000000
000000000000000101000011011001100000001000
000000000000000001000000001000000000000000
000000000000000000000000000011001000000000
000000000000000111100000000000000000000000
000000000000000000000000000011001010000000
010000000000000000000000000000000001000000
110000000000000000000010101011001011000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000111010000001000
000000000000000000
000000000000000001
000001010000000010
000000001000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011000101
000000000000000000000000000000000000000000000010100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000010000001111100000001000000000000000
000000010000001111000000000011000000000000
111000010000000000000000000000000000000000
000000010000000000000000000001000000000000
010000000001010000000011101000000000000000
110000000000100000000000001101000000000000
000100000000000011100111100000000000000000
000000000010000111000011101111000000000000
000000000000000111000000001111000000000000
000000000000000000100000000111000000000010
000000000000000000000000000000000001000000
000000000000001101000000000011001010000000
000000000000000000000010000000000000000000
000000100010000001000010000001001111000000
010000000000000001000000001000000001000000
110000000000000000000011001111001011000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000010110000000111000010001000000000000000
000001010000000000000010010111000000000000
111000010000000111100000001000000000000000
000000010010001111000000001101000000000000
010000001010010000000010001000000000000000
110000000000100000000000000011000000000000
000000000000000000000000010000000000000000
000000000010100000000011000011000000000000
000000000000000011000111001011000000000000
000000000000000000000100001111100000000010
000000000000000000000000000000000001000000
000000000000000001000000001001001111000000
000000000000010000000011000000000000000000
000000000000100000000100001001001111000000
010000000001010001000110101000000000000000
010000000000000000000110110001001000000000

.logic_tile 26 30
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000010010
000000000000110000
001000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100000000000
000000000000001101000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000111000000001000000000000000
000000010000000000000000000001000000000000
111000000001001000000111101000000000000000
000000000000100111000000001001000000000000
010000000000000000000111011000000000000000
110000000000000000000011101101000000000000
000000000000001000000111101000000000000000
000000000000001011000100000011000000000000
000000000000000000000011101001000000000000
000000000000001111000100001011000000000001
000000000000000001000000000000000001000000
000000000100001111000010001101001110000000
000000000000000000000000001000000000000000
000001000000000000000000001111001100000000
110010000000001000000011000000000001000000
010001000000001101000100001011001010000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000001000000000001000000000000000
000000010000001001000010001111000000000000
111000000000000000000111101000000000000000
000000000000000000000000001111000000000000
010000000000001000000111100000000000000000
110000000000001111000110001011000000000000
000000000000000000000000011000000000000000
000000000100000000000010011011000000000000
000000000000000111000000011101100000000000
000000000000000000000011100111100000001000
000000000000001000000010000000000001000000
000000000000001011000000000101001001000000
000000000000000000000000000000000000000000
000000000000000000000000000001001001000000
110000000000000001000011100000000000000000
010000000000000000000110001101001100000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000010000000000000000001000000000000000
000000010000000000000000001111000000000000
111000010000000000000000010000000000000000
000000010000000000000011011101000000000000
110000000000000000000011011000000000000000
010000000000000000000011101001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000000000011101011100000000000
000000000000000000000111100111000000000010
000000000000001001000111000000000001000000
000000000000000011100100001011001110000000
000000000110000000000010000000000000000000
000000000000001001000111001101001111000000
110000000000000001000110000000000001000000
010000000000000111100100001111001101000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000010000000000000111011000000000000000
000000010000000000000111011011000000000000
111000010000000001000000000000000000000000
000000010000001011100000001011000000000000
010000000000000000000000001000000000000000
010000000000000000000000000011000000000000
000000000000001000000000001000000000000000
000000000000000111000000000011000000000000
000000000000000111000111000001000000000000
000000000000000000000100001111100000000010
000000000000000101100000001000000001000000
000000000000001001100010010001001111000000
000000000000000000000110101000000001000000
000000000000000000000100000001001111000000
110000000000000011100011011000000000000000
110000000000000000000010010101001100000000

.logic_tile 26 32
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 rstn_SB_LUT4_I3_O_$glb_sr
.sym 2 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 4 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 6 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 136 sram_addr[0]$SB_IO_OUT
.sym 824 spi_mosi$SB_IO_OUT
.sym 828 spi_mosi$SB_IO_OUT
.sym 1284 spi_mosi$SB_IO_OUT
.sym 1399 clk$SB_IO_IN
.sym 1739 spi_mosi$SB_IO_OUT
.sym 1742 clk$SB_IO_IN
.sym 1748 clk$SB_IO_IN
.sym 1766 clk$SB_IO_IN
.sym 1856 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 1873 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 1929 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 2195 spi_mosi$SB_IO_OUT
.sym 2651 spi_mosi$SB_IO_OUT
.sym 2992 spi_cdn$SB_IO_OUT
.sym 3107 spi_mosi$SB_IO_OUT
.sym 3177 spi_cen$SB_IO_OUT
.sym 3222 spi_cen$SB_IO_OUT
.sym 3341 spi_cdn$SB_IO_OUT
.sym 3346 spi_mosi$SB_IO_OUT
.sym 3352 spi_cdn$SB_IO_OUT
.sym 3357 spi_mosi$SB_IO_OUT
.sym 3395 $PACKER_VCC_NET
.sym 3448 spi_cdn$SB_IO_OUT
.sym 3455 spi_cen$SB_IO_OUT
.sym 3460 spi_sck$SB_IO_OUT
.sym 3471 spi_sck$SB_IO_OUT
.sym 3472 spi_cen$SB_IO_OUT
.sym 3528 spi_sck$SB_IO_OUT
.sym 3956 sram_addr[1]$SB_IO_OUT
.sym 4615 $PACKER_VCC_NET
.sym 4887 $PACKER_VCC_NET
.sym 6767 addressW[4]
.sym 7441 ram.0.1.0_RCLKE
.sym 8196 sram_addr[0]$SB_IO_OUT
.sym 8199 sram_addr[1]$SB_IO_OUT
.sym 8212 sram_addr[1]$SB_IO_OUT
.sym 8216 sram_addr[0]$SB_IO_OUT
.sym 8365 sram_addr[1]$SB_IO_OUT
.sym 8375 sram_addr[2]$SB_IO_OUT
.sym 8378 sram_addr[3]$SB_IO_OUT
.sym 8639 bootn_SB_DFFE_Q_E
.sym 8756 spi.BAUD0.divcounter[2]
.sym 8757 spi.c_clock_SB_LUT4_O_I2
.sym 8758 spi.BAUD0.divcounter[0]
.sym 8759 spi.BAUD0.divcounter[1]
.sym 8878 spi_ready
.sym 8882 spi.state[1]
.sym 8883 spi.state[0]
.sym 8884 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8903 spi.c_clock_SB_LUT4_O_I2
.sym 9000 spi_sck$SB_IO_OUT
.sym 9001 spi.spi_cdn_SB_DFFESR_Q_E
.sym 9003 spi.spi_sck_SB_DFFESR_Q_E
.sym 9005 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9007 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9013 spi_startD16_SB_LUT4_I1_1_O
.sym 9035 spi.spi_cdn_SB_DFFESR_Q_E
.sym 9140 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9153 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9249 spi_cdn$SB_IO_OUT
.sym 9253 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 9375 spi_cen$SB_IO_OUT
.sym 9388 rstn
.sym 10008 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 10607 inM[7]
.sym 10731 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 10854 addressW[2]
.sym 11099 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 11239 spi_sck$SB_IO_OUT
.sym 11362 spi_cen$SB_IO_OUT
.sym 11592 ram.0.3.0_WCLKE
.sym 11714 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 11732 spi_sck$SB_IO_OUT
.sym 11976 spi_cdn$SB_IO_OUT
.sym 12273 sram_addr[2]$SB_IO_OUT
.sym 12276 sram_addr[3]$SB_IO_OUT
.sym 12284 sram_addr[2]$SB_IO_OUT
.sym 12287 sram_addr[3]$SB_IO_OUT
.sym 12311 spi_ready
.sym 12333 sram_addr[6]$SB_IO_OUT
.sym 12445 sram_addr[2]$SB_IO_OUT
.sym 12458 sram_addr[4]$SB_IO_OUT
.sym 12585 countdown[0]
.sym 12590 countdown[1]
.sym 12591 bootn_SB_DFFE_Q_E
.sym 12597 sram_addr[3]$SB_IO_OUT
.sym 12618 rstn
.sym 12719 spi_sck$SB_IO_OUT
.sym 12832 spi.bitc[1]
.sym 12833 spi.bitc[2]
.sym 12834 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12836 spi.bitc[4]
.sym 12837 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12838 spi.bitc[3]
.sym 12841 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 12842 spi_cen$SB_IO_OUT
.sym 12857 spi.spi_cdn_SB_DFFESR_Q_E
.sym 12890 spi.BAUD0.divcounter[2]
.sym 12892 spi.BAUD0.divcounter[0]
.sym 12893 spi.BAUD0.divcounter[1]
.sym 12898 spi.BAUD0.divcounter[2]
.sym 12901 spi_ready
.sym 12904 $nextpnr_ICESTORM_LC_14$O
.sym 12907 spi.BAUD0.divcounter[0]
.sym 12910 spi.BAUD0.divcounter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 12913 spi.BAUD0.divcounter[1]
.sym 12917 spi.BAUD0.divcounter[2]
.sym 12918 spi.BAUD0.divcounter[1]
.sym 12919 spi.BAUD0.divcounter[0]
.sym 12920 spi.BAUD0.divcounter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 12923 spi.BAUD0.divcounter[2]
.sym 12924 spi.BAUD0.divcounter[0]
.sym 12925 spi.BAUD0.divcounter[1]
.sym 12930 spi.BAUD0.divcounter[2]
.sym 12931 spi.BAUD0.divcounter[0]
.sym 12932 spi.BAUD0.divcounter[1]
.sym 12935 spi.BAUD0.divcounter[1]
.sym 12937 spi.BAUD0.divcounter[2]
.sym 12938 spi.BAUD0.divcounter[0]
.sym 12952 clk$SB_IO_IN_$glb_clk
.sym 12953 spi_ready
.sym 12956 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 12960 spi.bitc[0]
.sym 12981 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12988 spi_ready
.sym 12998 spi.c_clock_SB_LUT4_O_I2
.sym 13000 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13001 spi.state[0]
.sym 13007 spi_startD16_SB_LUT4_I1_1_O
.sym 13013 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13022 $PACKER_VCC_NET
.sym 13024 spi.state[1]
.sym 13025 spi.state[0]
.sym 13026 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13034 spi.state[0]
.sym 13037 spi.state[1]
.sym 13058 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13059 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13061 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13064 spi.state[0]
.sym 13065 spi_startD16_SB_LUT4_I1_1_O
.sym 13066 spi.state[1]
.sym 13067 spi.c_clock_SB_LUT4_O_I2
.sym 13070 spi.c_clock_SB_LUT4_O_I2
.sym 13071 spi.state[0]
.sym 13072 spi_startD16_SB_LUT4_I1_1_O
.sym 13073 spi.state[1]
.sym 13074 $PACKER_VCC_NET
.sym 13075 clk$SB_IO_IN_$glb_clk
.sym 13076 rstn_SB_LUT4_I3_O_$glb_sr
.sym 13085 inM[15]
.sym 13093 spi_ready
.sym 13107 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13111 rstn
.sym 13118 rstn
.sym 13123 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13124 spi.c_clock_SB_LUT4_O_I2
.sym 13128 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13129 spi.spi_sck_SB_DFFESR_Q_E
.sym 13131 spi.state[1]
.sym 13132 spi.state[0]
.sym 13137 rstn
.sym 13151 spi.c_clock_SB_LUT4_O_I2
.sym 13153 spi.state[1]
.sym 13154 spi.state[0]
.sym 13157 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13158 rstn
.sym 13159 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13160 spi.state[1]
.sym 13169 rstn
.sym 13170 spi.state[1]
.sym 13171 spi.state[0]
.sym 13172 spi.c_clock_SB_LUT4_O_I2
.sym 13182 spi.c_clock_SB_LUT4_O_I2
.sym 13183 spi.state[0]
.sym 13194 spi.state[1]
.sym 13195 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13197 spi.spi_sck_SB_DFFESR_Q_E
.sym 13198 clk$SB_IO_IN_$glb_clk
.sym 13199 rstn_SB_LUT4_I3_O_$glb_sr
.sym 13204 spi.data_r[16]
.sym 13212 spi_startD16_SB_LUT4_I1_O
.sym 13235 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13333 spi_cdn$SB_IO_OUT
.sym 13354 spi.spi_cdn_SB_DFFESR_Q_E
.sym 13364 rstn
.sym 13366 spi.spi_cdn_SB_DFFESR_Q_E
.sym 13368 spi.data_r[16]
.sym 13374 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13395 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13416 spi.data_r[16]
.sym 13418 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13439 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13440 rstn
.sym 13443 spi.spi_cdn_SB_DFFESR_Q_E
.sym 13444 clk$SB_IO_IN_$glb_clk
.sym 13445 rstn_SB_LUT4_I3_O_$glb_sr
.sym 13505 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13514 spi.spi_cdn_SB_DFFESR_Q_E
.sym 13558 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13566 spi.spi_cdn_SB_DFFESR_Q_E
.sym 13567 clk$SB_IO_IN_$glb_clk
.sym 13568 rstn_SB_LUT4_I3_O_$glb_sr
.sym 14195 spi_sck$SB_IO_OUT
.sym 14318 spi_cen$SB_IO_OUT
.sym 14807 addressW[1]
.sym 14809 spi_cdn$SB_IO_OUT
.sym 15686 addressW[6]
.sym 15930 addressW[6]
.sym 16279 addressW[1]
.sym 16350 sram_addr[4]$SB_IO_OUT
.sym 16353 sram_addr[5]$SB_IO_OUT
.sym 16359 sram_addr[4]$SB_IO_OUT
.sym 16367 sram_addr[5]$SB_IO_OUT
.sym 16383 sram_addr[5]$SB_IO_OUT
.sym 16410 sram_addr[0]$SB_IO_OUT
.sym 16511 sram_addr[5]$SB_IO_OUT
.sym 16519 rstn
.sym 16539 sram_addr[7]$SB_IO_OUT
.sym 16540 $PACKER_VCC_NET
.sym 16564 $PACKER_VCC_NET
.sym 16567 rstn
.sym 16681 sram_addr[4]$SB_IO_OUT
.sym 16682 prom.SRAM_wen_SB_DFFNESS_Q_E
.sym 16721 countdown_SB_DFFESR_Q_E
.sym 16724 countdown[1]
.sym 16727 countdown[0]
.sym 16732 rstn
.sym 16737 countdown[0]
.sym 16766 countdown[1]
.sym 16768 countdown[0]
.sym 16772 rstn
.sym 16773 countdown[1]
.sym 16775 countdown[0]
.sym 16782 countdown_SB_DFFESR_Q_E
.sym 16783 clk$SB_IO_IN_$glb_clk
.sym 16784 rstn_SB_LUT4_I3_O_$glb_sr
.sym 16787 countdown_SB_DFFESR_Q_E
.sym 16813 $PACKER_VCC_NET
.sym 16926 spi_ready
.sym 16941 spi_startD16_SB_LUT4_I1_O
.sym 16955 spi.bitc[0]
.sym 16959 spi.bitc[2]
.sym 16964 spi.bitc[3]
.sym 16967 spi.bitc[2]
.sym 16968 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16969 spi.data_r[17]
.sym 16972 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16973 $PACKER_VCC_NET
.sym 16974 spi.bitc[1]
.sym 16978 spi.bitc[4]
.sym 16980 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16981 $nextpnr_ICESTORM_LC_15$O
.sym 16984 spi.bitc[0]
.sym 16987 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16988 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16989 spi.bitc[1]
.sym 16990 $PACKER_VCC_NET
.sym 16991 spi.bitc[0]
.sym 16993 $nextpnr_ICESTORM_LC_16$I3
.sym 16994 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16995 $PACKER_VCC_NET
.sym 16996 spi.bitc[2]
.sym 16997 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16999 $nextpnr_ICESTORM_LC_16$COUT
.sym 17002 $PACKER_VCC_NET
.sym 17003 $nextpnr_ICESTORM_LC_16$I3
.sym 17005 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17007 $PACKER_VCC_NET
.sym 17008 spi.bitc[3]
.sym 17012 $PACKER_VCC_NET
.sym 17013 spi.bitc[4]
.sym 17014 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17015 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 17018 spi.bitc[4]
.sym 17020 spi.bitc[3]
.sym 17021 spi.bitc[2]
.sym 17024 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 17025 spi.data_r[17]
.sym 17026 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17027 spi.bitc[3]
.sym 17028 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 17029 clk$SB_IO_IN_$glb_clk
.sym 17030 rstn_SB_LUT4_I3_O_$glb_sr
.sym 17033 spi_startD16_SB_LUT4_I1_1_O
.sym 17035 spi.data_r[17]
.sym 17058 rstn
.sym 17061 $PACKER_VCC_NET
.sym 17078 spi.bitc[0]
.sym 17081 spi.bitc[1]
.sym 17086 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17103 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17117 spi.bitc[1]
.sym 17118 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17119 spi.bitc[0]
.sym 17141 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17143 spi.bitc[0]
.sym 17151 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 17152 clk$SB_IO_IN_$glb_clk
.sym 17153 rstn_SB_LUT4_I3_O_$glb_sr
.sym 17157 spi.data_r[16]
.sym 17158 spi_startD16_SB_LUT4_I1_O
.sym 17176 spi_startD16
.sym 17286 addressW[6]
.sym 17287 addressW[6]
.sym 17298 spi_mosi$SB_IO_OUT
.sym 17305 spi_startD16_SB_LUT4_I1_O
.sym 17309 $PACKER_VCC_NET
.sym 17329 spi.data_r[16]
.sym 17375 spi.data_r[16]
.sym 17422 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17544 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17557 $PACKER_VCC_NET
.sym 17664 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17801 $PACKER_VCC_NET
.sym 18045 $PACKER_VCC_NET
.sym 18285 ram.0.2.0_WCLKE
.sym 18534 $PACKER_VCC_NET
.sym 18537 $PACKER_VCC_NET
.sym 18763 addressW[6]
.sym 18777 ram.0.2.0_WCLKE
.sym 19029 ram.0.2.0_WCLKE
.sym 19033 $PACKER_VCC_NET
.sym 19130 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 19131 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 19393 addressW[9]
.sym 19515 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 19869 inM[9]
.sym 19880 addressW[6]
.sym 19894 $PACKER_VCC_NET
.sym 19986 $PACKER_VCC_NET
.sym 20121 $PACKER_VCC_NET
.sym 20129 addressW[6]
.sym 20132 $PACKER_VCC_NET
.sym 20369 addressW[6]
.sym 20427 sram_addr[6]$SB_IO_OUT
.sym 20430 sram_addr[7]$SB_IO_OUT
.sym 20446 sram_addr[7]$SB_IO_OUT
.sym 20447 sram_addr[6]$SB_IO_OUT
.sym 20456 prom_oen
.sym 20458 prom_cen
.sym 20469 $PACKER_VCC_NET
.sym 20473 spi_startD16_SB_LUT4_I1_O
.sym 20593 prom_cen
.sym 20596 sram_addr[7]$SB_IO_OUT
.sym 20600 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20621 sram_addr[8]$SB_IO_OUT
.sym 20751 sram_wen$SB_IO_OUT
.sym 20753 $PACKER_VCC_NET
.sym 20758 $PACKER_VCC_NET
.sym 20760 ram.0.0.0_WCLKE
.sym 20762 $PACKER_VCC_NET
.sym 20771 rstn
.sym 20864 bootstart
.sym 20870 addressW[9]
.sym 20871 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 20872 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 20873 addressW[9]
.sym 20876 bootn
.sym 20929 bootstart
.sym 20931 rstn
.sym 20949 bootstart
.sym 20951 rstn
.sym 20994 addressW[2]
.sym 20995 addressW[2]
.sym 20998 $PACKER_VCC_NET
.sym 21006 $PACKER_VCC_NET
.sym 21007 rstn
.sym 21111 spi_startD8_SB_LUT4_I3_O
.sym 21112 spi_startD8
.sym 21113 spi_startC
.sym 21114 spi_startD16
.sym 21117 ram.0.2.0_WCLKE
.sym 21118 ram.0.2.0_WCLKE
.sym 21162 spi_startD16
.sym 21167 spi_ready
.sym 21168 spi_startD8_SB_LUT4_I3_O
.sym 21176 spi_startD16_SB_LUT4_I1_O
.sym 21194 spi_ready
.sym 21196 spi_startD16
.sym 21197 spi_startD8_SB_LUT4_I3_O
.sym 21209 spi_startD8_SB_LUT4_I3_O
.sym 21228 spi_startD16_SB_LUT4_I1_O
.sym 21229 clk$SB_IO_IN_$glb_clk
.sym 21230 rstn_SB_LUT4_I3_O_$glb_sr
.sym 21247 $PACKER_VCC_NET
.sym 21249 addressW[0]
.sym 21254 $PACKER_VCC_NET
.sym 21255 spi_startD16_SB_LUT4_I1_O
.sym 21259 rstn
.sym 21274 spi_startD16_SB_LUT4_I1_O
.sym 21275 spi_startD8_SB_LUT4_I3_O
.sym 21277 spi_startC
.sym 21286 spi_startD16
.sym 21287 rstn
.sym 21325 spi_startC
.sym 21330 spi_startD8_SB_LUT4_I3_O
.sym 21331 rstn
.sym 21332 spi_startD16
.sym 21351 spi_startD16_SB_LUT4_I1_O
.sym 21352 clk$SB_IO_IN_$glb_clk
.sym 21353 rstn_SB_LUT4_I3_O_$glb_sr
.sym 21354 spi.shifter[3]
.sym 21355 spi.shifter[0]
.sym 21357 spi.shifter[2]
.sym 21358 spi.shifter[1]
.sym 21362 spi_startD16_SB_LUT4_I1_O
.sym 21370 spi_startD16_SB_LUT4_I1_O
.sym 21479 spi.shifter[6]
.sym 21480 spi.shifter[4]
.sym 21481 spi.shifter[5]
.sym 21483 spi.shifter[7]
.sym 21486 inM[2]
.sym 21490 $PACKER_VCC_NET
.sym 21609 $PACKER_VCC_NET
.sym 21610 $PACKER_VCC_NET
.sym 21612 $PACKER_VCC_NET
.sym 21738 spi_startD16_SB_LUT4_I1_O
.sym 21746 $PACKER_VCC_NET
.sym 21981 $PACKER_VCC_NET
.sym 21990 $PACKER_VCC_NET
.sym 22238 $PACKER_VCC_NET
.sym 22348 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 22349 addressW[9]
.sym 22470 addressW[2]
.sym 22471 addressW[2]
.sym 22473 $PACKER_VCC_NET
.sym 22477 $PACKER_VCC_NET
.sym 22594 ram.0.2.0_WCLKE
.sym 23085 $PACKER_VCC_NET
.sym 23086 $PACKER_VCC_NET
.sym 23220 ram.0.2.0_WCLKE
.sym 23466 ram.0.2.0_WCLKE
.sym 23823 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 23829 $PACKER_VCC_NET
.sym 23834 addressW[9]
.sym 23844 $PACKER_VCC_NET
.sym 23946 addressW[2]
.sym 23958 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 23972 $PACKER_VCC_NET
.sym 24082 $PACKER_VCC_NET
.sym 24203 $PACKER_VCC_NET
.sym 24504 sram_addr[8]$SB_IO_OUT
.sym 24507 sram_addr[9]$SB_IO_OUT
.sym 24513 sram_addr[8]$SB_IO_OUT
.sym 24523 sram_addr[9]$SB_IO_OUT
.sym 24529 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24530 prom.SRAM_wen_SB_DFFNESS_Q_E
.sym 24531 prom.state[4]
.sym 24532 prom.state[0]
.sym 24533 prom.next_cen_SB_LUT4_O_I3
.sym 24534 prom.state[2]
.sym 24535 prom.state[1]
.sym 24536 prom.state[3]
.sym 24563 sram_addr[9]$SB_IO_OUT
.sym 24574 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24589 prom.state[4]
.sym 24590 prom.state[0]
.sym 24591 prom.next_cen_SB_LUT4_O_I3
.sym 24597 prom.state[4]
.sym 24602 prom.state[3]
.sym 24628 prom.state[4]
.sym 24629 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24631 prom.state[0]
.sym 24640 prom.next_cen_SB_LUT4_O_I3
.sym 24641 prom.state[4]
.sym 24642 prom.state[3]
.sym 24643 prom.state[0]
.sym 24651 clk$SB_IO_IN_$glb_clk
.sym 24652 rstn_SB_LUT4_I3_O_$glb_sr
.sym 24661 sram_wen$SB_IO_OUT
.sym 24662 prom_wen
.sym 24674 rstn
.sym 24676 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 24677 sram_addr[1]$SB_IO_OUT
.sym 24679 prom_oen
.sym 24684 sram_addr[10]$SB_IO_OUT
.sym 24723 bootstart_SB_DFFE_Q_E
.sym 24817 bootn
.sym 24831 addressW[3]
.sym 24840 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 24851 bootn
.sym 24943 bootstart_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 24944 bootstart_SB_DFFE_Q_E
.sym 24945 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 24946 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 24951 sram_addr[8]$SB_IO_OUT
.sym 24956 ram.0.1.0_RCLKE
.sym 24960 bootn
.sym 24965 addressW[2]
.sym 24984 rstn
.sym 24998 bootstart_SB_DFFE_Q_E
.sym 25025 rstn
.sym 25059 bootstart_SB_DFFE_Q_E
.sym 25060 clk$SB_IO_IN_$glb_clk
.sym 25064 spi_startD16
.sym 25065 ram.0.2.0_WCLKE
.sym 25067 start
.sym 25068 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25069 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25070 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 25074 ram.7.1.0_RDATA_1
.sym 25079 ram.0.1.0_WCLKE
.sym 25081 addressW[3]
.sym 25082 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25089 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 25093 spi_startD16_SB_LUT4_I1_O
.sym 25097 inM[7]
.sym 25187 spi.data_r[15]
.sym 25188 spi.data_r[14]
.sym 25194 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25198 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25200 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25205 addressW[3]
.sym 25209 spi_startD16
.sym 25216 addressW[1]
.sym 25228 spi_startD16
.sym 25230 spi_startD8
.sym 25231 spi_startC
.sym 25235 addressW[0]
.sym 25240 addressW[1]
.sym 25241 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25249 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 25278 spi_startD8
.sym 25279 spi_startC
.sym 25283 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25284 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 25285 addressW[0]
.sym 25286 addressW[1]
.sym 25289 addressW[1]
.sym 25290 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 25291 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 25292 addressW[0]
.sym 25297 spi_startD16
.sym 25306 clk$SB_IO_IN_$glb_clk
.sym 25307 rstn_SB_LUT4_I3_O_$glb_sr
.sym 25311 spi_startD16_SB_LUT4_I2_O
.sym 25313 spi_mosi$SB_IO_OUT
.sym 25314 spi.shifter[14]
.sym 25315 spi.shifter[13]
.sym 25320 ram.7.2.0_RDATA_1
.sym 25328 spi_startD8_SB_LUT4_I3_O
.sym 25332 spi.shifter[12]
.sym 25431 spi.data_r[3]
.sym 25432 spi.data_r[0]
.sym 25436 spi.data_r[2]
.sym 25438 spi.data_r[1]
.sym 25446 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25473 spi.shifter[0]
.sym 25488 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25489 spi.data_r[0]
.sym 25496 spi.data_r[3]
.sym 25499 spi.shifter[2]
.sym 25500 spi.shifter[1]
.sym 25501 spi.data_r[2]
.sym 25503 spi.data_r[1]
.sym 25505 spi.shifter[2]
.sym 25506 spi.data_r[3]
.sym 25507 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25511 spi.data_r[0]
.sym 25514 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25524 spi.data_r[2]
.sym 25525 spi.shifter[1]
.sym 25526 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25529 spi.data_r[1]
.sym 25530 spi.shifter[0]
.sym 25531 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25551 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 25552 clk$SB_IO_IN_$glb_clk
.sym 25553 rstn_SB_LUT4_I3_O_$glb_sr
.sym 25554 spi.data_r[6]
.sym 25555 spi.data_r[5]
.sym 25559 spi.data_r[4]
.sym 25560 spi.data_r[7]
.sym 25587 inM[3]
.sym 25588 inM[7]
.sym 25603 spi.shifter[3]
.sym 25607 spi.shifter[5]
.sym 25611 spi.data_r[6]
.sym 25613 spi.shifter[6]
.sym 25614 spi.shifter[4]
.sym 25620 spi.data_r[5]
.sym 25624 spi.data_r[4]
.sym 25625 spi.data_r[7]
.sym 25626 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25640 spi.data_r[6]
.sym 25642 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25643 spi.shifter[5]
.sym 25646 spi.shifter[3]
.sym 25647 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25649 spi.data_r[4]
.sym 25652 spi.data_r[5]
.sym 25653 spi.shifter[4]
.sym 25654 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25664 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25665 spi.data_r[7]
.sym 25666 spi.shifter[6]
.sym 25674 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 25675 clk$SB_IO_IN_$glb_clk
.sym 25676 rstn_SB_LUT4_I3_O_$glb_sr
.sym 25679 spi.shifter[8]
.sym 25691 ram.0.3.0_RCLKE
.sym 25698 spi_startD16_SB_LUT4_I1_O
.sym 25823 spi.shifter[8]
.sym 25950 addressW[1]
.sym 26060 ram.0.1.0_WCLKE
.sym 26190 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 26443 addressW[1]
.sym 26681 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 26919 ram.3.0.0_RDATA
.sym 27157 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 27167 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 27173 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 27182 addressW[1]
.sym 27292 addressW[2]
.sym 27416 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 27426 addressW[1]
.sym 27646 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 27658 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 27660 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 27768 addressW[7]
.sym 27789 $PACKER_VCC_NET
.sym 27790 addressW[2]
.sym 27797 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 27913 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 28041 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 28151 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 28153 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 28157 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 28264 addressW[7]
.sym 28267 addressW[7]
.sym 28273 addressW[2]
.sym 28395 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 28400 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 28401 $PACKER_VCC_NET
.sym 28519 addressW[2]
.sym 28584 sram_addr[10]$SB_IO_OUT
.sym 28593 sram_addr[10]$SB_IO_OUT
.sym 28610 ram.7.0.0_RDATA
.sym 28624 spi_startD16_SB_LUT4_I2_O
.sym 28641 sram_addr[6]$SB_IO_OUT
.sym 28653 prom.state[2]
.sym 28654 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 28658 prom.state[4]
.sym 28662 rstn
.sym 28663 prom.state[3]
.sym 28668 prom.next_cen_SB_LUT4_O_I3
.sym 28670 prom.state[1]
.sym 28675 prom.state[0]
.sym 28677 prom.state[2]
.sym 28678 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28682 rstn
.sym 28683 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 28684 prom.state[4]
.sym 28687 rstn
.sym 28688 prom.state[3]
.sym 28690 prom.state[2]
.sym 28694 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28695 prom.state[0]
.sym 28696 rstn
.sym 28699 prom.state[2]
.sym 28700 prom.state[1]
.sym 28701 rstn
.sym 28702 prom.next_cen_SB_LUT4_O_I3
.sym 28705 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 28707 prom.state[0]
.sym 28708 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28711 rstn
.sym 28712 prom.state[3]
.sym 28718 rstn
.sym 28720 prom.state[4]
.sym 28724 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 28725 rstn
.sym 28726 prom.state[0]
.sym 28728 clk$SB_IO_IN_$glb_clk
.sym 28738 ram.7.0.0_RDATA_1
.sym 28746 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 28749 sram_addr[10]$SB_IO_OUT
.sym 28751 bootn
.sym 28754 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 28757 sram_addr[2]$SB_IO_OUT
.sym 28767 inM[15]
.sym 28769 prom.SRAM_wen_SB_DFFNESS_Q_E
.sym 28778 addressW[5]
.sym 28780 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 28782 addressW[4]
.sym 28783 addressW[6]
.sym 28812 bootn
.sym 28826 prom.state[3]
.sym 28832 prom_wen
.sym 28838 prom.SRAM_wen_SB_DFFNESS_Q_E
.sym 28869 bootn
.sym 28871 prom_wen
.sym 28877 prom.state[3]
.sym 28890 prom.SRAM_wen_SB_DFFNESS_Q_E
.sym 28891 clk$SB_IO_IN_$glb_clk
.sym 28892 rstn_SB_LUT4_I3_O_$glb_sr
.sym 28897 ram.7.1.0_RDATA
.sym 28912 addressW[2]
.sym 28916 sram_addr[3]$SB_IO_OUT
.sym 28917 addressW[5]
.sym 28918 addressW[8]
.sym 28920 addressW[0]
.sym 28921 rstn
.sym 28925 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 28927 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28945 bootn_SB_DFFE_Q_E
.sym 28947 rstn
.sym 28976 rstn
.sym 29013 bootn_SB_DFFE_Q_E
.sym 29014 clk$SB_IO_IN_$glb_clk
.sym 29020 ram.7.1.0_RDATA_1
.sym 29028 addressW[6]
.sym 29032 bootn
.sym 29036 addressW[7]
.sym 29037 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 29038 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29044 inM[14]
.sym 29046 ram.0.2.0_RCLKE
.sym 29049 spi_startD16
.sym 29051 inM[14]
.sym 29057 addressW[3]
.sym 29060 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29061 bootstart_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 29065 addressW[1]
.sym 29068 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29070 addressW[2]
.sym 29080 addressW[0]
.sym 29081 rstn
.sym 29087 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29088 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29114 addressW[3]
.sym 29115 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29116 addressW[2]
.sym 29117 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29120 rstn
.sym 29121 bootstart_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 29123 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29126 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29127 addressW[1]
.sym 29128 bootstart_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 29129 addressW[0]
.sym 29132 addressW[1]
.sym 29133 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29134 addressW[0]
.sym 29143 ram.7.2.0_RDATA
.sym 29147 addressW[1]
.sym 29150 addressW[1]
.sym 29151 addressW[1]
.sym 29152 sram_addr[13]$SB_IO_OUT
.sym 29153 addressW[2]
.sym 29154 addressW[6]
.sym 29164 addressW[4]
.sym 29165 start
.sym 29167 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 29168 inM[6]
.sym 29169 addressW[1]
.sym 29170 addressW[4]
.sym 29173 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 29182 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29183 addressW[3]
.sym 29185 ram.0.2.0_WCLKE
.sym 29186 addressW[2]
.sym 29187 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 29194 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29195 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29210 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 29225 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29228 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 29231 ram.0.2.0_WCLKE
.sym 29243 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 29246 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29249 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29250 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29251 addressW[2]
.sym 29252 addressW[3]
.sym 29255 addressW[3]
.sym 29256 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29257 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29258 addressW[2]
.sym 29260 clk$SB_IO_IN_$glb_clk
.sym 29261 rstn_SB_LUT4_I3_O_$glb_sr
.sym 29266 ram.7.2.0_RDATA_1
.sym 29271 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 29272 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 29280 bootn
.sym 29281 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29282 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 29284 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 29293 start
.sym 29306 spi_startD8_SB_LUT4_I3_O
.sym 29311 inM[15]
.sym 29314 spi_startD16_SB_LUT4_I1_O
.sym 29316 inM[14]
.sym 29318 inM[7]
.sym 29328 inM[6]
.sym 29348 inM[7]
.sym 29349 inM[15]
.sym 29351 spi_startD8_SB_LUT4_I3_O
.sym 29354 spi_startD8_SB_LUT4_I3_O
.sym 29355 inM[6]
.sym 29357 inM[14]
.sym 29382 spi_startD16_SB_LUT4_I1_O
.sym 29383 clk$SB_IO_IN_$glb_clk
.sym 29384 rstn_SB_LUT4_I3_O_$glb_sr
.sym 29389 ram.7.3.0_RDATA
.sym 29397 ram.0.1.0_WCLKE_SB_DFFSR_D_R
.sym 29400 addressW[5]
.sym 29402 addressW[2]
.sym 29404 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 29408 addressW[6]
.sym 29410 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 29412 inM[0]
.sym 29414 inM[1]
.sym 29415 addressW[5]
.sym 29416 inM[6]
.sym 29418 rstn
.sym 29420 ram.3.1.0_RDATA
.sym 29429 spi.data_r[13]
.sym 29430 spi_startD16
.sym 29432 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29433 spi.shifter[13]
.sym 29436 spi.data_r[15]
.sym 29437 spi.data_r[14]
.sym 29440 spi.shifter[14]
.sym 29442 rstn
.sym 29445 spi_startD8_SB_LUT4_I3_O
.sym 29451 spi.shifter[12]
.sym 29477 spi_startD8_SB_LUT4_I3_O
.sym 29478 rstn
.sym 29480 spi_startD16
.sym 29489 spi.data_r[15]
.sym 29491 spi.shifter[14]
.sym 29492 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29495 spi.data_r[14]
.sym 29496 spi.shifter[13]
.sym 29497 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29501 spi.data_r[13]
.sym 29502 spi.shifter[12]
.sym 29504 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29505 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 29506 clk$SB_IO_IN_$glb_clk
.sym 29507 rstn_SB_LUT4_I3_O_$glb_sr
.sym 29512 ram.7.3.0_RDATA_1
.sym 29516 addressW[7]
.sym 29519 addressW[7]
.sym 29525 spi.data_r[13]
.sym 29526 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 29527 inM[7]
.sym 29528 ram.0.3.0_RCLKE
.sym 29529 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 29530 inM[3]
.sym 29531 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29533 inM[5]
.sym 29534 inM[4]
.sym 29538 inM[5]
.sym 29541 ram.2.3.0_RDATA_1
.sym 29543 ram.0.3.0_WCLKE
.sym 29560 spi_startD16_SB_LUT4_I2_O
.sym 29562 inM[2]
.sym 29572 inM[0]
.sym 29574 inM[1]
.sym 29578 inM[3]
.sym 29582 inM[3]
.sym 29588 inM[0]
.sym 29613 inM[2]
.sym 29625 inM[1]
.sym 29628 spi_startD16_SB_LUT4_I2_O
.sym 29629 clk$SB_IO_IN_$glb_clk
.sym 29630 rstn_SB_LUT4_I3_O_$glb_sr
.sym 29635 ram.2.3.0_RDATA
.sym 29639 inM[14]
.sym 29644 addressW[2]
.sym 29655 addressW[1]
.sym 29656 addressW[4]
.sym 29658 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 29659 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 29664 ram.0.2.0_RDATA
.sym 29686 inM[6]
.sym 29690 spi_startD16_SB_LUT4_I2_O
.sym 29691 inM[7]
.sym 29694 inM[4]
.sym 29698 inM[5]
.sym 29708 inM[6]
.sym 29711 inM[5]
.sym 29738 inM[4]
.sym 29744 inM[7]
.sym 29751 spi_startD16_SB_LUT4_I2_O
.sym 29752 clk$SB_IO_IN_$glb_clk
.sym 29753 rstn_SB_LUT4_I3_O_$glb_sr
.sym 29758 ram.2.3.0_RDATA_1
.sym 29762 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 29763 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 29765 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 29776 spi.shifter[12]
.sym 29778 addressW[8]
.sym 29786 addressW[10]
.sym 29799 spi.data_r[8]
.sym 29812 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29817 spi.shifter[7]
.sym 29840 spi.data_r[8]
.sym 29841 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29842 spi.shifter[7]
.sym 29874 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 29875 clk$SB_IO_IN_$glb_clk
.sym 29876 rstn_SB_LUT4_I3_O_$glb_sr
.sym 29881 ram.2.1.0_RDATA
.sym 29893 addressW[2]
.sym 29894 addressW[6]
.sym 29895 spi.data_r[8]
.sym 29896 addressW[5]
.sym 29901 addressW[5]
.sym 29902 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 29909 inM[0]
.sym 29910 ram.2.2.0_RDATA
.sym 30004 ram.2.1.0_RDATA_1
.sym 30013 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 30015 inM[5]
.sym 30018 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 30021 ram.0.1.0_RCLKE
.sym 30030 inM[5]
.sym 30032 inM[4]
.sym 30033 ram.4.3.0_RDATA_1
.sym 30035 ram.4.1.0_RDATA_1
.sym 30127 ram.2.2.0_RDATA
.sym 30138 addressW[6]
.sym 30146 addressW[2]
.sym 30147 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 30149 addressW[4]
.sym 30150 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 30153 addressW[1]
.sym 30155 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 30156 ram.0.2.0_RDATA
.sym 30158 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 30250 ram.2.2.0_RDATA_1
.sym 30272 ram.0.0.0_WCLKE
.sym 30273 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 30274 addressW[10]
.sym 30276 addressW[7]
.sym 30279 addressW[8]
.sym 30280 inM[1]
.sym 30373 ram.0.2.0_RDATA
.sym 30381 addressW[2]
.sym 30383 addressW[5]
.sym 30389 addressW[6]
.sym 30393 addressW[5]
.sym 30399 ram.0.2.0_WCLKE
.sym 30400 addressW[0]
.sym 30401 inM[0]
.sym 30496 ram.0.2.0_RDATA_1
.sym 30504 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 30505 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 30512 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 30516 $PACKER_VCC_NET
.sym 30517 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 30619 ram.4.0.0_RDATA
.sym 30623 addressW[1]
.sym 30626 addressW[1]
.sym 30636 addressW[6]
.sym 30639 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 30642 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 30643 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 30645 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 30646 addressW[4]
.sym 30649 addressW[8]
.sym 30650 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 30742 ram.4.0.0_RDATA_1
.sym 30747 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 30748 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 30763 inM[6]
.sym 30764 ram.0.0.0_WCLKE
.sym 30766 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 30767 addressW[8]
.sym 30773 addressW[7]
.sym 30865 ram.3.0.0_RDATA
.sym 30874 addressW[5]
.sym 30876 addressW[1]
.sym 30879 addressW[6]
.sym 30883 addressW[2]
.sym 30886 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 30887 addressW[5]
.sym 30890 addressW[5]
.sym 30891 addressW[10]
.sym 30892 inM[9]
.sym 30895 addressW[2]
.sym 30896 addressW[5]
.sym 30988 ram.3.0.0_RDATA_1
.sym 30995 addressW[7]
.sym 30998 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 31004 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 31007 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 31008 $PACKER_VCC_NET
.sym 31009 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 31012 $PACKER_VCC_NET
.sym 31013 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 31017 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 31111 ram.4.2.0_RDATA
.sym 31123 addressW[6]
.sym 31134 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 31135 addressW[10]
.sym 31136 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 31140 addressW[8]
.sym 31234 ram.4.2.0_RDATA_1
.sym 31238 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 31239 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 31241 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 31254 addressW[7]
.sym 31261 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 31278 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 31331 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 31357 ram.3.2.0_RDATA
.sym 31369 addressW[5]
.sym 31373 addressW[6]
.sym 31374 addressW[1]
.sym 31377 addressW[5]
.sym 31378 addressW[8]
.sym 31382 addressW[5]
.sym 31383 addressW[10]
.sym 31384 addressW[2]
.sym 31386 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 31480 ram.3.2.0_RDATA_1
.sym 31491 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 31492 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 31500 addressW[0]
.sym 31502 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 31504 $PACKER_VCC_NET
.sym 31509 $PACKER_VCC_NET
.sym 31511 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 31603 ram.3.3.0_RDATA
.sym 31613 addressW[1]
.sym 31616 addressW[6]
.sym 31624 addressW[10]
.sym 31627 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 31630 ram.0.3.0_WCLKE
.sym 31634 addressW[8]
.sym 31726 ram.3.3.0_RDATA_1
.sym 31745 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 31752 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 31785 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 31805 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 31849 ram.3.1.0_RDATA
.sym 31861 addressW[1]
.sym 31866 addressW[6]
.sym 31868 addressW[5]
.sym 31869 addressW[8]
.sym 31870 addressW[5]
.sym 31880 addressW[10]
.sym 31910 addressW[7]
.sym 31922 addressW[7]
.sym 31972 ram.3.1.0_RDATA_1
.sym 31982 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 31989 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 31996 $PACKER_VCC_NET
.sym 32003 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32095 ram.4.3.0_RDATA
.sym 32099 addressW[1]
.sym 32117 ram.0.1.0_RCLKE
.sym 32121 ram.0.1.0_WCLKE
.sym 32122 ram.0.3.0_WCLKE
.sym 32123 addressW[10]
.sym 32125 addressW[8]
.sym 32218 ram.4.3.0_RDATA_1
.sym 32223 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 32226 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32231 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 32232 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32238 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32243 inM[9]
.sym 32341 ram.4.1.0_RDATA
.sym 32353 addressW[5]
.sym 32356 addressW[1]
.sym 32363 addressW[5]
.sym 32394 addressW[7]
.sym 32437 addressW[7]
.sym 32456 addressW[7]
.sym 32464 ram.4.1.0_RDATA_1
.sym 32473 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 32474 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32476 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32489 $PACKER_VCC_NET
.sym 32606 addressW[8]
.sym 32609 ram.0.1.0_WCLKE
.sym 32611 addressW[10]
.sym 32658 sram_addr[11]$SB_IO_OUT
.sym 32669 sram_addr[11]$SB_IO_OUT
.sym 32685 sram_addr[11]$SB_IO_OUT
.sym 32686 rstn
.sym 32693 ram.0.0.0_RCLKE
.sym 32694 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 32699 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 32716 sram_addr[12]$SB_IO_OUT
.sym 32718 sram_addr[0]$SB_IO_OUT
.sym 32724 inM[15]
.sym 32729 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 32731 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32732 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 32734 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 32735 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 32737 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32739 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32741 ram.0.0.0_RCLKE
.sym 32743 $PACKER_VCC_NET
.sym 32744 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 32747 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 32749 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 32750 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 32760 led_SB_DFFESR_Q_E
.sym 32775 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 32776 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 32777 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 32778 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 32779 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 32780 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 32781 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32782 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32783 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 32784 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32785 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 32786 clk$SB_IO_IN_$glb_clk
.sym 32787 ram.0.0.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32790 inM[15]
.sym 32799 addressW[0]
.sym 32803 inM[1]
.sym 32804 rstn
.sym 32805 addressW[0]
.sym 32806 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 32809 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32812 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 32813 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32817 $PACKER_VCC_NET
.sym 32821 addressW[9]
.sym 32822 $PACKER_VCC_NET
.sym 32826 addressW[8]
.sym 32828 addressW[0]
.sym 32837 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 32839 addressW[7]
.sym 32842 addressW[10]
.sym 32843 $PACKER_VCC_NET
.sym 32845 rstn
.sym 32846 sram_addr[13]$SB_IO_OUT
.sym 32847 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 32848 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32850 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 32853 addressW[1]
.sym 32859 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32860 ram.7.0.0_RDATA
.sym 32868 addressW[4]
.sym 32870 inM[14]
.sym 32871 addressW[5]
.sym 32873 addressW[2]
.sym 32875 addressW[6]
.sym 32878 addressW[9]
.sym 32881 addressW[1]
.sym 32882 addressW[8]
.sym 32883 ram.0.0.0_WCLKE
.sym 32884 addressW[0]
.sym 32885 $PACKER_VCC_NET
.sym 32892 addressW[3]
.sym 32894 addressW[7]
.sym 32895 addressW[10]
.sym 32897 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32898 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32899 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32901 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32902 sram_addr[7]$SB_IO_OUT
.sym 32903 led_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 32904 prom_addr[7]
.sym 32913 addressW[0]
.sym 32914 addressW[1]
.sym 32915 addressW[10]
.sym 32916 addressW[2]
.sym 32917 addressW[3]
.sym 32918 addressW[4]
.sym 32919 addressW[5]
.sym 32920 addressW[6]
.sym 32921 addressW[7]
.sym 32922 addressW[8]
.sym 32923 addressW[9]
.sym 32924 clk$SB_IO_IN_$glb_clk
.sym 32925 ram.0.0.0_WCLKE
.sym 32929 inM[14]
.sym 32934 $PACKER_VCC_NET
.sym 32941 pc[11]
.sym 32943 sram_addr[4]$SB_IO_OUT
.sym 32945 inM[15]
.sym 32946 inM[14]
.sym 32948 led_SB_DFFESR_Q_E
.sym 32952 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32954 sram_addr[7]$SB_IO_OUT
.sym 32955 ram.7.0.0_RDATA
.sym 32956 ram.7.0.0_RDATA_1
.sym 32957 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 32959 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32960 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32967 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 32974 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 32977 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 32978 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 32983 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 32984 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 32987 $PACKER_VCC_NET
.sym 32988 inM[15]
.sym 32991 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 32992 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 32993 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 32994 ram.0.1.0_RCLKE
.sym 32995 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 32998 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33005 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33015 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33016 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33017 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33018 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33019 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33020 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33021 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33022 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33023 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33024 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33025 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33026 clk$SB_IO_IN_$glb_clk
.sym 33027 ram.0.1.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33030 inM[15]
.sym 33041 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33042 inM[7]
.sym 33044 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33046 addressW[5]
.sym 33047 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33048 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33049 addressW[4]
.sym 33050 addressW[6]
.sym 33051 pc[5]
.sym 33052 addressR[8]
.sym 33053 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33054 inM[15]
.sym 33056 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 33058 ram.7.1.0_RDATA
.sym 33059 addressW[3]
.sym 33060 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 33062 $PACKER_VCC_NET
.sym 33063 addressW[0]
.sym 33064 addressW[9]
.sym 33070 addressW[10]
.sym 33071 addressW[7]
.sym 33073 addressW[5]
.sym 33074 addressW[8]
.sym 33076 addressW[2]
.sym 33080 addressW[1]
.sym 33083 addressW[6]
.sym 33087 addressW[9]
.sym 33088 addressW[0]
.sym 33089 $PACKER_VCC_NET
.sym 33090 addressW[4]
.sym 33095 inM[14]
.sym 33096 ram.0.1.0_WCLKE
.sym 33098 addressW[3]
.sym 33101 cpu.inM_SB_LUT4_O_2_I2
.sym 33102 ram.7.2.0_RDATA_SB_LUT4_I0_O
.sym 33103 cpu.inM_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 33105 ram.7.0.0_RDATA_SB_LUT4_I0_O
.sym 33107 ram.7.1.0_RDATA_SB_LUT4_I0_O
.sym 33117 addressW[0]
.sym 33118 addressW[1]
.sym 33119 addressW[10]
.sym 33120 addressW[2]
.sym 33121 addressW[3]
.sym 33122 addressW[4]
.sym 33123 addressW[5]
.sym 33124 addressW[6]
.sym 33125 addressW[7]
.sym 33126 addressW[8]
.sym 33127 addressW[9]
.sym 33128 clk$SB_IO_IN_$glb_clk
.sym 33129 ram.0.1.0_WCLKE
.sym 33133 inM[14]
.sym 33138 $PACKER_VCC_NET
.sym 33145 addressW[7]
.sym 33147 sram_addr[15]$SB_IO_OUT
.sym 33149 spi_ready
.sym 33154 addressW[10]
.sym 33158 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 33159 addressW[10]
.sym 33161 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33164 addressW[7]
.sym 33173 ram.0.2.0_RCLKE
.sym 33174 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33177 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33181 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33182 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33184 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33186 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33188 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33190 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33191 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33192 inM[15]
.sym 33194 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33195 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33200 $PACKER_VCC_NET
.sym 33203 ram.7.3.0_RDATA_SB_LUT4_I0_O
.sym 33204 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 33205 cpu.inM_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 33206 ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 33207 ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 33208 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33209 ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 33210 inM[15]
.sym 33219 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33220 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33221 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33222 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33223 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33224 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33225 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33226 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33227 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33228 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33229 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33230 clk$SB_IO_IN_$glb_clk
.sym 33231 ram.0.2.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33234 inM[15]
.sym 33242 ram.0.0.0_WCLKE
.sym 33243 ram.0.0.0_WCLKE
.sym 33246 addressW[5]
.sym 33248 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33250 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33253 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33254 addressW[8]
.sym 33256 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33257 $PACKER_VCC_NET
.sym 33258 addressW[1]
.sym 33259 addressW[1]
.sym 33260 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33262 ram.3.2.0_RDATA_1
.sym 33264 ram.3.1.0_RDATA_1
.sym 33265 ram.2.1.0_RDATA_1
.sym 33266 ram.3.0.0_RDATA_1
.sym 33267 addressW[4]
.sym 33275 addressW[1]
.sym 33276 addressW[4]
.sym 33278 inM[14]
.sym 33279 addressW[5]
.sym 33283 addressW[8]
.sym 33285 addressW[6]
.sym 33287 addressW[2]
.sym 33288 addressW[3]
.sym 33291 addressW[9]
.sym 33292 addressW[0]
.sym 33293 $PACKER_VCC_NET
.sym 33297 addressW[10]
.sym 33300 ram.0.2.0_WCLKE
.sym 33302 addressW[7]
.sym 33305 ram.3.0.0_RDATA_1_SB_LUT4_I0_O
.sym 33306 ram.3.1.0_RDATA_1_SB_LUT4_I0_O
.sym 33307 cpu.inM_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 33309 ram.3.2.0_RDATA_1_SB_LUT4_I0_O
.sym 33310 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 33312 ram.3.3.0_RDATA_1_SB_LUT4_I0_O
.sym 33321 addressW[0]
.sym 33322 addressW[1]
.sym 33323 addressW[10]
.sym 33324 addressW[2]
.sym 33325 addressW[3]
.sym 33326 addressW[4]
.sym 33327 addressW[5]
.sym 33328 addressW[6]
.sym 33329 addressW[7]
.sym 33330 addressW[8]
.sym 33331 addressW[9]
.sym 33332 clk$SB_IO_IN_$glb_clk
.sym 33333 ram.0.2.0_WCLKE
.sym 33337 inM[14]
.sym 33342 $PACKER_VCC_NET
.sym 33343 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33344 ram.0.0.0_RCLKE
.sym 33345 ram.0.0.0_RCLKE
.sym 33346 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33347 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 33348 ram.2.3.0_RDATA_1
.sym 33349 ram.0.3.0_WCLKE
.sym 33351 addressW[8]
.sym 33353 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 33354 inM[14]
.sym 33355 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 33356 ram.0.2.0_RCLKE
.sym 33357 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 33360 addressW[0]
.sym 33361 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33362 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 33364 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33365 ram.4.3.0_RDATA
.sym 33366 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33367 ram.4.0.0_RDATA
.sym 33368 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33375 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33376 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33378 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33380 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33382 inM[15]
.sym 33384 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33385 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33386 ram.0.3.0_RCLKE
.sym 33387 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33388 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33390 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33391 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33395 $PACKER_VCC_NET
.sym 33403 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33407 cpu.inM_SB_LUT4_O_8_I2
.sym 33408 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 33409 ram.4.2.0_RDATA_SB_LUT4_I0_O
.sym 33410 ram.4.3.0_RDATA_SB_LUT4_I0_O
.sym 33411 ram.4.0.0_RDATA_SB_LUT4_I0_O
.sym 33412 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 33414 ram.4.1.0_RDATA_SB_LUT4_I0_O
.sym 33423 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33424 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33425 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33426 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33427 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33428 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33429 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33430 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33431 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33432 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33433 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33434 clk$SB_IO_IN_$glb_clk
.sym 33435 ram.0.3.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33438 inM[15]
.sym 33448 ram.3.1.0_RDATA
.sym 33449 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33450 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33454 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33455 inM[6]
.sym 33456 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 33458 addressW[1]
.sym 33459 ram.0.2.0_RDATA
.sym 33460 start
.sym 33461 ram.7.3.0_RDATA_1
.sym 33463 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 33464 ram.3.3.0_RDATA_1
.sym 33466 addressW[9]
.sym 33469 ram.2.2.0_RDATA_1
.sym 33470 addressW[3]
.sym 33471 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 33472 addressW[9]
.sym 33478 addressW[10]
.sym 33479 addressW[5]
.sym 33480 inM[14]
.sym 33481 addressW[9]
.sym 33487 addressW[6]
.sym 33488 addressW[1]
.sym 33489 addressW[2]
.sym 33491 addressW[8]
.sym 33493 addressW[3]
.sym 33495 ram.0.3.0_WCLKE
.sym 33496 addressW[4]
.sym 33497 $PACKER_VCC_NET
.sym 33498 addressW[0]
.sym 33506 addressW[7]
.sym 33509 spi.shifter[12]
.sym 33510 ram.3.2.0_RDATA_SB_LUT4_I0_O
.sym 33511 ram.3.3.0_RDATA_SB_LUT4_I0_O
.sym 33512 spi.shifter[9]
.sym 33513 ram.3.1.0_RDATA_SB_LUT4_I0_O
.sym 33514 spi.shifter[11]
.sym 33515 spi.shifter[10]
.sym 33516 cpu.inM_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 33525 addressW[0]
.sym 33526 addressW[1]
.sym 33527 addressW[10]
.sym 33528 addressW[2]
.sym 33529 addressW[3]
.sym 33530 addressW[4]
.sym 33531 addressW[5]
.sym 33532 addressW[6]
.sym 33533 addressW[7]
.sym 33534 addressW[8]
.sym 33535 addressW[9]
.sym 33536 clk$SB_IO_IN_$glb_clk
.sym 33537 ram.0.3.0_WCLKE
.sym 33541 inM[14]
.sym 33546 $PACKER_VCC_NET
.sym 33551 start
.sym 33552 addressW[8]
.sym 33553 addressW[6]
.sym 33559 addressW[8]
.sym 33562 addressW[10]
.sym 33563 ram.3.2.0_RDATA
.sym 33565 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33566 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 33567 addressW[10]
.sym 33568 ram.4.2.0_RDATA
.sym 33569 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33571 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33572 addressW[7]
.sym 33574 ram.4.1.0_RDATA
.sym 33579 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33582 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33584 inM[5]
.sym 33587 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33589 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33590 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33592 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33593 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33594 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33595 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33597 ram.0.3.0_RCLKE
.sym 33600 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33605 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33608 $PACKER_VCC_NET
.sym 33617 spi.data_r[8]
.sym 33627 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33628 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33629 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33630 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33631 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33632 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33633 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33634 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33635 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33636 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33637 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33638 clk$SB_IO_IN_$glb_clk
.sym 33639 ram.0.3.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33642 inM[5]
.sym 33649 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33652 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33654 ram.2.2.0_RDATA
.sym 33655 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33656 inM[1]
.sym 33659 ram.3.1.0_RDATA
.sym 33660 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33661 inM[6]
.sym 33663 ram.2.3.0_RDATA
.sym 33664 inM[0]
.sym 33665 $PACKER_VCC_NET
.sym 33666 addressW[4]
.sym 33669 ram.3.0.0_RDATA_1
.sym 33670 ram.3.2.0_RDATA_1
.sym 33671 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33672 ram.3.1.0_RDATA_1
.sym 33673 ram.2.1.0_RDATA_1
.sym 33674 addressW[1]
.sym 33675 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33676 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 33681 addressW[5]
.sym 33683 ram.0.3.0_WCLKE
.sym 33684 inM[4]
.sym 33685 addressW[1]
.sym 33686 addressW[4]
.sym 33688 addressW[2]
.sym 33695 addressW[6]
.sym 33697 addressW[3]
.sym 33698 addressW[8]
.sym 33699 addressW[9]
.sym 33701 $PACKER_VCC_NET
.sym 33705 addressW[10]
.sym 33710 addressW[7]
.sym 33711 addressW[0]
.sym 33729 addressW[0]
.sym 33730 addressW[1]
.sym 33731 addressW[10]
.sym 33732 addressW[2]
.sym 33733 addressW[3]
.sym 33734 addressW[4]
.sym 33735 addressW[5]
.sym 33736 addressW[6]
.sym 33737 addressW[7]
.sym 33738 addressW[8]
.sym 33739 addressW[9]
.sym 33740 clk$SB_IO_IN_$glb_clk
.sym 33741 ram.0.3.0_WCLKE
.sym 33745 inM[4]
.sym 33750 $PACKER_VCC_NET
.sym 33754 ram.4.3.0_RDATA_1
.sym 33756 ram.4.3.0_RDATA_1
.sym 33757 ram.4.1.0_RDATA_1
.sym 33760 inM[4]
.sym 33764 inM[5]
.sym 33768 ram.3.3.0_RDATA
.sym 33769 ram.0.2.0_RCLKE
.sym 33770 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33771 inM[8]
.sym 33772 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33773 ram.4.3.0_RDATA
.sym 33774 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33775 ram.4.0.0_RDATA
.sym 33776 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33777 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33778 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33784 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33785 ram.0.1.0_RCLKE
.sym 33788 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33789 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33792 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33794 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33795 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33797 inM[5]
.sym 33798 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33800 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33803 $PACKER_VCC_NET
.sym 33809 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33813 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33814 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33831 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 33832 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 33833 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33834 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33835 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33836 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 33837 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33838 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 33839 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33840 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33841 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33842 clk$SB_IO_IN_$glb_clk
.sym 33843 ram.0.1.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33846 inM[5]
.sym 33858 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 33860 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 33861 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33864 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 33865 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33866 addressW[1]
.sym 33867 ram.2.1.0_RDATA
.sym 33868 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 33869 addressW[9]
.sym 33870 ram.4.0.0_RDATA_1
.sym 33871 addressW[3]
.sym 33877 ram.2.2.0_RDATA_1
.sym 33878 ram.4.2.0_RDATA_1
.sym 33879 ram.3.3.0_RDATA_1
.sym 33880 addressW[9]
.sym 33886 addressW[10]
.sym 33889 addressW[5]
.sym 33893 addressW[4]
.sym 33894 addressW[9]
.sym 33895 addressW[8]
.sym 33896 addressW[3]
.sym 33897 addressW[2]
.sym 33899 addressW[6]
.sym 33900 addressW[7]
.sym 33901 addressW[1]
.sym 33902 inM[4]
.sym 33903 ram.0.1.0_WCLKE
.sym 33911 addressW[0]
.sym 33914 $PACKER_VCC_NET
.sym 33933 addressW[0]
.sym 33934 addressW[1]
.sym 33935 addressW[10]
.sym 33936 addressW[2]
.sym 33937 addressW[3]
.sym 33938 addressW[4]
.sym 33939 addressW[5]
.sym 33940 addressW[6]
.sym 33941 addressW[7]
.sym 33942 addressW[8]
.sym 33943 addressW[9]
.sym 33944 clk$SB_IO_IN_$glb_clk
.sym 33945 ram.0.1.0_WCLKE
.sym 33949 inM[4]
.sym 33954 $PACKER_VCC_NET
.sym 33958 ram.4.1.0_RDATA_1
.sym 33963 addressW[8]
.sym 33966 inM[1]
.sym 33968 addressW[7]
.sym 33974 ram.4.1.0_RDATA
.sym 33975 ram.3.2.0_RDATA
.sym 33976 ram.4.2.0_RDATA
.sym 33977 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33978 addressW[10]
.sym 33980 addressW[7]
.sym 33981 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 33982 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 33987 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 33997 inM[5]
.sym 33998 ram.0.2.0_RCLKE
.sym 33999 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34001 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34002 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34003 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34004 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34005 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34006 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34010 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34013 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34014 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34016 $PACKER_VCC_NET
.sym 34035 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34036 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34037 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34038 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34039 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34040 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34041 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34042 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34043 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34044 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34045 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34046 clk$SB_IO_IN_$glb_clk
.sym 34047 ram.0.2.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34050 inM[5]
.sym 34058 addressW[0]
.sym 34059 addressW[0]
.sym 34061 addressW[0]
.sym 34062 addressW[5]
.sym 34070 ram.0.2.0_WCLKE
.sym 34073 ram.3.2.0_RDATA_1
.sym 34074 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34075 ram.3.1.0_RDATA_1
.sym 34077 ram.3.0.0_RDATA_1
.sym 34079 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34080 ram.0.2.0_RCLKE
.sym 34081 ram.0.2.0_RDATA_1
.sym 34082 $PACKER_VCC_NET
.sym 34083 addressW[4]
.sym 34090 inM[4]
.sym 34091 addressW[1]
.sym 34092 addressW[6]
.sym 34094 addressW[2]
.sym 34098 addressW[9]
.sym 34100 addressW[3]
.sym 34103 addressW[4]
.sym 34104 addressW[5]
.sym 34107 ram.0.2.0_WCLKE
.sym 34108 addressW[0]
.sym 34109 $PACKER_VCC_NET
.sym 34110 addressW[10]
.sym 34113 addressW[8]
.sym 34118 addressW[7]
.sym 34137 addressW[0]
.sym 34138 addressW[1]
.sym 34139 addressW[10]
.sym 34140 addressW[2]
.sym 34141 addressW[3]
.sym 34142 addressW[4]
.sym 34143 addressW[5]
.sym 34144 addressW[6]
.sym 34145 addressW[7]
.sym 34146 addressW[8]
.sym 34147 addressW[9]
.sym 34148 clk$SB_IO_IN_$glb_clk
.sym 34149 ram.0.2.0_WCLKE
.sym 34153 inM[4]
.sym 34158 $PACKER_VCC_NET
.sym 34175 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34176 ram.3.3.0_RDATA
.sym 34179 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34180 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34183 ram.4.0.0_RDATA
.sym 34185 ram.4.3.0_RDATA
.sym 34186 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34193 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34196 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34200 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34202 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34203 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34205 inM[1]
.sym 34209 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34210 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34212 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34217 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34218 ram.0.2.0_RCLKE
.sym 34219 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34220 $PACKER_VCC_NET
.sym 34222 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34239 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34240 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34241 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34242 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34243 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34244 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34245 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34246 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34247 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34248 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34249 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34250 clk$SB_IO_IN_$glb_clk
.sym 34251 ram.0.2.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34254 inM[1]
.sym 34266 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34272 addressW[8]
.sym 34277 addressW[9]
.sym 34278 addressW[3]
.sym 34279 addressW[3]
.sym 34281 ram.4.2.0_RDATA_1
.sym 34285 ram.4.0.0_RDATA_1
.sym 34286 ram.3.3.0_RDATA_1
.sym 34293 addressW[3]
.sym 34295 ram.0.2.0_WCLKE
.sym 34296 addressW[0]
.sym 34297 addressW[5]
.sym 34298 addressW[10]
.sym 34301 addressW[8]
.sym 34302 addressW[9]
.sym 34303 addressW[6]
.sym 34304 addressW[1]
.sym 34305 inM[0]
.sym 34307 addressW[2]
.sym 34308 addressW[7]
.sym 34312 addressW[4]
.sym 34322 $PACKER_VCC_NET
.sym 34341 addressW[0]
.sym 34342 addressW[1]
.sym 34343 addressW[10]
.sym 34344 addressW[2]
.sym 34345 addressW[3]
.sym 34346 addressW[4]
.sym 34347 addressW[5]
.sym 34348 addressW[6]
.sym 34349 addressW[7]
.sym 34350 addressW[8]
.sym 34351 addressW[9]
.sym 34352 clk$SB_IO_IN_$glb_clk
.sym 34353 ram.0.2.0_WCLKE
.sym 34357 inM[0]
.sym 34362 $PACKER_VCC_NET
.sym 34364 inM[6]
.sym 34365 inM[6]
.sym 34367 inM[6]
.sym 34379 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34381 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34382 addressW[10]
.sym 34383 inM[8]
.sym 34384 ram.4.2.0_RDATA
.sym 34386 ram.4.1.0_RDATA
.sym 34387 ram.3.2.0_RDATA
.sym 34388 addressW[7]
.sym 34389 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34399 $PACKER_VCC_NET
.sym 34404 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34405 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34406 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34407 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34408 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34409 inM[9]
.sym 34412 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34413 ram.0.0.0_RCLKE
.sym 34419 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34421 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34422 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34425 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34426 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34443 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34444 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34445 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34446 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34447 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34448 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34449 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34450 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34451 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34452 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34453 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34454 clk$SB_IO_IN_$glb_clk
.sym 34455 ram.0.0.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34458 inM[9]
.sym 34465 inM[7]
.sym 34468 inM[7]
.sym 34475 addressW[5]
.sym 34477 inM[9]
.sym 34480 addressW[5]
.sym 34482 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34483 ram.3.1.0_RDATA_1
.sym 34485 ram.3.2.0_RDATA_1
.sym 34488 ram.0.0.0_RCLKE
.sym 34489 ram.3.0.0_RDATA_1
.sym 34490 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34498 addressW[6]
.sym 34500 addressW[4]
.sym 34501 addressW[5]
.sym 34502 addressW[2]
.sym 34503 addressW[1]
.sym 34506 addressW[9]
.sym 34508 addressW[3]
.sym 34510 $PACKER_VCC_NET
.sym 34511 addressW[8]
.sym 34520 addressW[10]
.sym 34521 inM[8]
.sym 34524 ram.0.0.0_WCLKE
.sym 34526 addressW[7]
.sym 34527 addressW[0]
.sym 34545 addressW[0]
.sym 34546 addressW[1]
.sym 34547 addressW[10]
.sym 34548 addressW[2]
.sym 34549 addressW[3]
.sym 34550 addressW[4]
.sym 34551 addressW[5]
.sym 34552 addressW[6]
.sym 34553 addressW[7]
.sym 34554 addressW[8]
.sym 34555 addressW[9]
.sym 34556 clk$SB_IO_IN_$glb_clk
.sym 34557 ram.0.0.0_WCLKE
.sym 34561 inM[8]
.sym 34566 $PACKER_VCC_NET
.sym 34570 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34571 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34578 $PACKER_VCC_NET
.sym 34583 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34584 ram.3.3.0_RDATA
.sym 34585 ram.4.3.0_RDATA
.sym 34588 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34591 addressW[4]
.sym 34592 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34594 addressW[3]
.sym 34599 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34600 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34602 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34603 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34606 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34608 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34611 inM[7]
.sym 34612 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34614 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34618 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34619 $PACKER_VCC_NET
.sym 34620 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34626 ram.0.0.0_RCLKE
.sym 34627 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34647 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34648 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34649 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34650 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34651 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34652 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34653 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34654 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34655 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34656 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34657 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34658 clk$SB_IO_IN_$glb_clk
.sym 34659 ram.0.0.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34662 inM[7]
.sym 34672 ram.3.1.0_RDATA
.sym 34683 addressW[8]
.sym 34685 addressW[9]
.sym 34687 addressW[3]
.sym 34689 ram.3.3.0_RDATA_1
.sym 34690 addressW[9]
.sym 34692 ram.0.2.0_RCLKE
.sym 34693 ram.4.2.0_RDATA_1
.sym 34703 addressW[7]
.sym 34707 addressW[5]
.sym 34708 addressW[6]
.sym 34709 inM[6]
.sym 34710 addressW[9]
.sym 34711 addressW[10]
.sym 34712 ram.0.0.0_WCLKE
.sym 34713 addressW[8]
.sym 34715 addressW[2]
.sym 34716 addressW[1]
.sym 34727 addressW[0]
.sym 34729 addressW[4]
.sym 34730 $PACKER_VCC_NET
.sym 34732 addressW[3]
.sym 34749 addressW[0]
.sym 34750 addressW[1]
.sym 34751 addressW[10]
.sym 34752 addressW[2]
.sym 34753 addressW[3]
.sym 34754 addressW[4]
.sym 34755 addressW[5]
.sym 34756 addressW[6]
.sym 34757 addressW[7]
.sym 34758 addressW[8]
.sym 34759 addressW[9]
.sym 34760 clk$SB_IO_IN_$glb_clk
.sym 34761 ram.0.0.0_WCLKE
.sym 34765 inM[6]
.sym 34770 $PACKER_VCC_NET
.sym 34783 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34784 addressW[1]
.sym 34787 ram.4.2.0_RDATA
.sym 34789 ram.4.1.0_RDATA
.sym 34791 inM[8]
.sym 34792 addressW[7]
.sym 34795 ram.3.2.0_RDATA
.sym 34804 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34806 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34807 $PACKER_VCC_NET
.sym 34808 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34812 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34813 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34816 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34817 inM[9]
.sym 34819 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34821 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34823 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34827 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34830 ram.0.2.0_RCLKE
.sym 34833 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34851 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 34852 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 34853 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34854 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34855 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 34856 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 34857 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 34858 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34859 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34860 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34861 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 34862 clk$SB_IO_IN_$glb_clk
.sym 34863 ram.0.2.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34866 inM[9]
.sym 34876 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 34885 addressW[2]
.sym 34886 addressW[10]
.sym 34890 ram.3.1.0_RDATA_1
.sym 34894 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34896 ram.0.2.0_RCLKE
.sym 34897 ram.3.2.0_RDATA_1
.sym 34899 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34907 addressW[1]
.sym 34908 addressW[6]
.sym 34910 addressW[8]
.sym 34913 addressW[10]
.sym 34914 addressW[9]
.sym 34916 addressW[3]
.sym 34918 $PACKER_VCC_NET
.sym 34919 addressW[4]
.sym 34920 addressW[5]
.sym 34923 ram.0.2.0_WCLKE
.sym 34929 inM[8]
.sym 34930 addressW[7]
.sym 34931 addressW[2]
.sym 34935 addressW[0]
.sym 34953 addressW[0]
.sym 34954 addressW[1]
.sym 34955 addressW[10]
.sym 34956 addressW[2]
.sym 34957 addressW[3]
.sym 34958 addressW[4]
.sym 34959 addressW[5]
.sym 34960 addressW[6]
.sym 34961 addressW[7]
.sym 34962 addressW[8]
.sym 34963 addressW[9]
.sym 34964 clk$SB_IO_IN_$glb_clk
.sym 34965 ram.0.2.0_WCLKE
.sym 34969 inM[8]
.sym 34974 $PACKER_VCC_NET
.sym 34978 ram.4.3.0_RDATA_1
.sym 34984 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 34985 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 34986 $PACKER_VCC_NET
.sym 34991 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 34992 ram.4.3.0_RDATA
.sym 34993 addressW[4]
.sym 34994 addressW[4]
.sym 34996 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 34998 addressW[3]
.sym 34999 ram.3.3.0_RDATA
.sym 35002 ram.0.3.0_RCLKE
.sym 35010 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35011 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35013 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35017 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35019 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35021 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35022 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35026 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35027 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35034 ram.0.2.0_RCLKE
.sym 35035 inM[7]
.sym 35036 $PACKER_VCC_NET
.sym 35037 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35038 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35055 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35056 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35057 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35058 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35059 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35060 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35061 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35062 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35063 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35064 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35065 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35066 clk$SB_IO_IN_$glb_clk
.sym 35067 ram.0.2.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35070 inM[7]
.sym 35081 addressW[10]
.sym 35089 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35093 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35094 addressW[9]
.sym 35101 ram.3.3.0_RDATA_1
.sym 35109 addressW[9]
.sym 35112 addressW[2]
.sym 35113 addressW[5]
.sym 35114 addressW[8]
.sym 35118 addressW[7]
.sym 35119 addressW[10]
.sym 35123 addressW[6]
.sym 35124 addressW[1]
.sym 35126 inM[6]
.sym 35127 ram.0.2.0_WCLKE
.sym 35132 addressW[4]
.sym 35135 addressW[0]
.sym 35136 addressW[3]
.sym 35138 $PACKER_VCC_NET
.sym 35157 addressW[0]
.sym 35158 addressW[1]
.sym 35159 addressW[10]
.sym 35160 addressW[2]
.sym 35161 addressW[3]
.sym 35162 addressW[4]
.sym 35163 addressW[5]
.sym 35164 addressW[6]
.sym 35165 addressW[7]
.sym 35166 addressW[8]
.sym 35167 addressW[9]
.sym 35168 clk$SB_IO_IN_$glb_clk
.sym 35169 ram.0.2.0_WCLKE
.sym 35173 inM[6]
.sym 35178 $PACKER_VCC_NET
.sym 35182 ram.4.1.0_RDATA_1
.sym 35196 ram.4.1.0_RDATA
.sym 35197 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35199 $PACKER_VCC_NET
.sym 35200 addressW[3]
.sym 35201 addressW[4]
.sym 35202 addressW[9]
.sym 35206 ram.0.1.0_RCLKE
.sym 35215 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35218 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35219 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35220 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35222 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35223 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35224 $PACKER_VCC_NET
.sym 35225 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35228 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35229 ram.0.3.0_RCLKE
.sym 35230 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35231 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35235 inM[7]
.sym 35238 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35259 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35260 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35261 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35262 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35263 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35264 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35265 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35266 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35267 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35268 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35269 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35270 clk$SB_IO_IN_$glb_clk
.sym 35271 ram.0.3.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35274 inM[7]
.sym 35282 addressW[0]
.sym 35283 addressW[0]
.sym 35294 addressW[8]
.sym 35303 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35305 ram.3.1.0_RDATA_1
.sym 35314 addressW[0]
.sym 35317 addressW[5]
.sym 35318 addressW[10]
.sym 35320 addressW[8]
.sym 35323 addressW[6]
.sym 35324 ram.0.3.0_WCLKE
.sym 35326 $PACKER_VCC_NET
.sym 35328 addressW[1]
.sym 35329 addressW[7]
.sym 35334 inM[6]
.sym 35337 addressW[2]
.sym 35338 addressW[3]
.sym 35339 addressW[4]
.sym 35340 addressW[9]
.sym 35361 addressW[0]
.sym 35362 addressW[1]
.sym 35363 addressW[10]
.sym 35364 addressW[2]
.sym 35365 addressW[3]
.sym 35366 addressW[4]
.sym 35367 addressW[5]
.sym 35368 addressW[6]
.sym 35369 addressW[7]
.sym 35370 addressW[8]
.sym 35371 addressW[9]
.sym 35372 clk$SB_IO_IN_$glb_clk
.sym 35373 ram.0.3.0_WCLKE
.sym 35377 inM[6]
.sym 35382 $PACKER_VCC_NET
.sym 35394 $PACKER_VCC_NET
.sym 35401 ram.0.3.0_RCLKE
.sym 35404 addressW[3]
.sym 35407 ram.4.3.0_RDATA
.sym 35409 addressW[4]
.sym 35417 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35420 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35425 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35426 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35428 $PACKER_VCC_NET
.sym 35429 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35430 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35432 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35433 ram.0.1.0_RCLKE
.sym 35439 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35440 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35441 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35443 inM[7]
.sym 35446 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35463 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35464 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35465 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35466 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35467 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35468 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35469 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35470 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35471 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35472 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35473 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35474 clk$SB_IO_IN_$glb_clk
.sym 35475 ram.0.1.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35478 inM[7]
.sym 35496 addressW[8]
.sym 35497 ram.0.3.0_WCLKE
.sym 35498 ram.0.1.0_WCLKE
.sym 35500 ram.0.1.0_RCLKE
.sym 35506 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35518 inM[6]
.sym 35524 addressW[10]
.sym 35527 addressW[6]
.sym 35528 addressW[1]
.sym 35529 addressW[8]
.sym 35530 addressW[5]
.sym 35531 addressW[2]
.sym 35533 addressW[7]
.sym 35535 ram.0.1.0_WCLKE
.sym 35542 addressW[3]
.sym 35543 addressW[0]
.sym 35544 addressW[9]
.sym 35546 $PACKER_VCC_NET
.sym 35547 addressW[4]
.sym 35565 addressW[0]
.sym 35566 addressW[1]
.sym 35567 addressW[10]
.sym 35568 addressW[2]
.sym 35569 addressW[3]
.sym 35570 addressW[4]
.sym 35571 addressW[5]
.sym 35572 addressW[6]
.sym 35573 addressW[7]
.sym 35574 addressW[8]
.sym 35575 addressW[9]
.sym 35576 clk$SB_IO_IN_$glb_clk
.sym 35577 ram.0.1.0_WCLKE
.sym 35581 inM[6]
.sym 35586 $PACKER_VCC_NET
.sym 35588 inM[6]
.sym 35595 addressW[6]
.sym 35597 inM[9]
.sym 35600 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35607 inM[8]
.sym 35609 addressW[4]
.sym 35610 addressW[9]
.sym 35611 ram.4.1.0_RDATA
.sym 35612 addressW[3]
.sym 35620 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35625 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35626 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35629 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35630 ram.0.3.0_RCLKE
.sym 35632 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35633 inM[9]
.sym 35637 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35643 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35644 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35645 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35646 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35648 $PACKER_VCC_NET
.sym 35649 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35667 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35668 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35669 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35670 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35671 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35672 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35673 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35674 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35675 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35676 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35677 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35678 clk$SB_IO_IN_$glb_clk
.sym 35679 ram.0.3.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35682 inM[9]
.sym 35701 inM[9]
.sym 35706 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35707 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35721 addressW[1]
.sym 35722 addressW[6]
.sym 35732 ram.0.3.0_WCLKE
.sym 35733 addressW[10]
.sym 35734 $PACKER_VCC_NET
.sym 35735 addressW[8]
.sym 35736 addressW[5]
.sym 35738 addressW[2]
.sym 35741 addressW[7]
.sym 35745 inM[8]
.sym 35747 addressW[4]
.sym 35748 addressW[9]
.sym 35750 addressW[3]
.sym 35751 addressW[0]
.sym 35769 addressW[0]
.sym 35770 addressW[1]
.sym 35771 addressW[10]
.sym 35772 addressW[2]
.sym 35773 addressW[3]
.sym 35774 addressW[4]
.sym 35775 addressW[5]
.sym 35776 addressW[6]
.sym 35777 addressW[7]
.sym 35778 addressW[8]
.sym 35779 addressW[9]
.sym 35780 clk$SB_IO_IN_$glb_clk
.sym 35781 ram.0.3.0_WCLKE
.sym 35785 inM[8]
.sym 35790 $PACKER_VCC_NET
.sym 35794 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35802 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35806 addressW[6]
.sym 35824 inM[9]
.sym 35827 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35830 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35833 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35834 ram.0.1.0_RCLKE
.sym 35835 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35838 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35839 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35842 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35843 $PACKER_VCC_NET
.sym 35844 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35845 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35851 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35854 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35871 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 35872 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 35873 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 35874 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35875 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 35876 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 35877 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 35878 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 35879 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 35880 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 35881 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 35882 clk$SB_IO_IN_$glb_clk
.sym 35883 ram.0.1.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35886 inM[9]
.sym 35899 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 35908 addressW[10]
.sym 35931 addressW[5]
.sym 35935 addressW[6]
.sym 35936 addressW[1]
.sym 35943 ram.0.1.0_WCLKE
.sym 35944 addressW[2]
.sym 35945 $PACKER_VCC_NET
.sym 35946 inM[8]
.sym 35948 addressW[8]
.sym 35949 addressW[4]
.sym 35951 addressW[0]
.sym 35952 addressW[9]
.sym 35953 addressW[10]
.sym 35954 addressW[3]
.sym 35956 addressW[7]
.sym 35969 addressW[0]
.sym 35970 addressW[1]
.sym 35971 addressW[10]
.sym 35972 addressW[2]
.sym 35973 addressW[3]
.sym 35974 addressW[4]
.sym 35975 addressW[5]
.sym 35976 addressW[6]
.sym 35977 addressW[7]
.sym 35978 addressW[8]
.sym 35979 addressW[9]
.sym 35980 clk$SB_IO_IN_$glb_clk
.sym 35981 ram.0.1.0_WCLKE
.sym 35985 inM[8]
.sym 35990 $PACKER_VCC_NET
.sym 35997 addressW[6]
.sym 36008 inM[8]
.sym 36011 addressW[4]
.sym 36014 addressW[9]
.sym 36016 addressW[3]
.sym 36062 sram_addr[12]$SB_IO_OUT
.sym 36065 sram_addr[13]$SB_IO_OUT
.sym 36078 sram_addr[13]$SB_IO_OUT
.sym 36084 sram_addr[12]$SB_IO_OUT
.sym 36088 prom_addr[5]
.sym 36089 sram_addr[5]$SB_IO_OUT
.sym 36090 prom_addr[1]
.sym 36091 prom_addr[2]
.sym 36092 sram_addr[1]$SB_IO_OUT
.sym 36093 sram_addr[2]$SB_IO_OUT
.sym 36130 $PACKER_VCC_NET
.sym 36147 sram_addr[11]$SB_IO_OUT
.sym 36174 sram_addr[11]$SB_IO_OUT
.sym 36180 $PACKER_VCC_NET
.sym 36209 clk$SB_IO_IN_$glb_clk
.sym 36215 prom_addr[4]
.sym 36217 sram_addr[11]$SB_IO_OUT
.sym 36218 prom_addr[11]
.sym 36219 prom_addr[3]
.sym 36220 sram_addr[4]$SB_IO_OUT
.sym 36221 sram_addr[3]$SB_IO_OUT
.sym 36227 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 36230 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 36233 prom_cen
.sym 36235 rstn
.sym 36237 sram_addr[14]$SB_IO_OUT
.sym 36256 pc[5]
.sym 36257 addressW[2]
.sym 36258 addressW[3]
.sym 36263 pc[4]
.sym 36264 bootn
.sym 36270 sram_addr[9]$SB_IO_OUT
.sym 36272 rstn
.sym 36275 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36277 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36280 inM[11]
.sym 36281 sram_addr[15]$SB_IO_OUT
.sym 36295 rstn
.sym 36298 led_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 36332 led_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 36333 rstn
.sym 36374 pc[5]
.sym 36375 sram_addr[6]$SB_IO_OUT
.sym 36376 sram_addr[8]$SB_IO_OUT
.sym 36378 pc[6]
.sym 36379 pc[8]
.sym 36380 pc[7]
.sym 36386 sram_wen$SB_IO_OUT
.sym 36387 sram_addr[3]$SB_IO_OUT
.sym 36388 $PACKER_VCC_NET
.sym 36389 addressW[0]
.sym 36391 pc[3]
.sym 36392 addressW[8]
.sym 36393 addressW[9]
.sym 36395 ram.0.0.0_WCLKE
.sym 36396 $PACKER_VCC_NET
.sym 36397 sram_addr[11]$SB_IO_OUT
.sym 36400 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36404 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36406 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36408 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36416 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36417 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36419 inM[7]
.sym 36421 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36422 prom_addr[7]
.sym 36423 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36424 addressW[2]
.sym 36425 addressW[3]
.sym 36426 addressW[4]
.sym 36429 addressW[5]
.sym 36431 addressW[6]
.sym 36433 bootn
.sym 36435 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36437 pc[7]
.sym 36438 rstn
.sym 36445 addressW[7]
.sym 36450 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36451 rstn
.sym 36454 addressW[7]
.sym 36455 addressW[4]
.sym 36456 addressW[5]
.sym 36457 addressW[6]
.sym 36461 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36472 addressW[2]
.sym 36473 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36474 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36475 addressW[3]
.sym 36479 bootn
.sym 36480 prom_addr[7]
.sym 36481 pc[7]
.sym 36484 addressW[2]
.sym 36485 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36486 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36487 addressW[3]
.sym 36491 inM[7]
.sym 36494 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36495 clk$SB_IO_IN_$glb_clk
.sym 36496 rstn_SB_LUT4_I3_O_$glb_sr
.sym 36497 sram_addr[9]$SB_IO_OUT
.sym 36498 prom_addr[6]
.sym 36499 sram_addr[13]$SB_IO_OUT
.sym 36500 prom_addr[9]
.sym 36501 prom_addr[15]
.sym 36502 sram_addr[15]$SB_IO_OUT
.sym 36503 prom_addr[13]
.sym 36504 prom_addr[8]
.sym 36510 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 36511 sram_addr[7]$SB_IO_OUT
.sym 36512 addressW[10]
.sym 36515 addressR[6]
.sym 36517 bootn
.sym 36522 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36528 ram.7.2.0_RDATA_1
.sym 36541 addressW[1]
.sym 36545 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 36560 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36565 addressW[0]
.sym 36607 addressW[0]
.sym 36608 addressW[1]
.sym 36609 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36610 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 36622 ram.7.0.0_RDATA_1_SB_LUT4_I0_O
.sym 36623 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36624 cpu.inM_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 36625 ram.7.1.0_RDATA_1_SB_LUT4_I0_O
.sym 36626 ram.7.2.0_RDATA_1_SB_LUT4_I0_O
.sym 36627 cpu.inM_SB_LUT4_O_3_I2
.sym 36628 cpu.inM_SB_LUT4_O_13_I3
.sym 36632 addressW[1]
.sym 36635 pc[9]
.sym 36636 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 36637 addressW[1]
.sym 36639 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 36640 inM[6]
.sym 36641 $PACKER_VCC_NET
.sym 36642 inM[8]
.sym 36643 sram_addr[13]$SB_IO_OUT
.sym 36644 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36645 bootn
.sym 36647 ram.0.2.0_WCLKE
.sym 36648 addressW[4]
.sym 36654 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 36655 inM[9]
.sym 36662 ram.7.1.0_RDATA
.sym 36663 cpu.inM_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 36664 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36668 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36669 ram.7.3.0_RDATA_SB_LUT4_I0_O
.sym 36670 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36671 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 36673 ram.7.2.0_RDATA
.sym 36674 ram.7.0.0_RDATA
.sym 36676 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36679 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 36681 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36682 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 36683 ram.7.1.0_RDATA_SB_LUT4_I0_O
.sym 36685 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36686 ram.7.2.0_RDATA_SB_LUT4_I0_O
.sym 36689 ram.7.0.0_RDATA_SB_LUT4_I0_O
.sym 36690 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36694 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36695 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 36696 cpu.inM_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 36697 ram.7.0.0_RDATA_SB_LUT4_I0_O
.sym 36700 ram.7.2.0_RDATA
.sym 36701 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36702 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36703 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36706 ram.7.2.0_RDATA_SB_LUT4_I0_O
.sym 36708 ram.7.1.0_RDATA_SB_LUT4_I0_O
.sym 36709 ram.7.3.0_RDATA_SB_LUT4_I0_O
.sym 36718 ram.7.0.0_RDATA
.sym 36719 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 36720 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 36721 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36730 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36731 ram.7.1.0_RDATA
.sym 36732 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36733 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36743 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36744 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3
.sym 36745 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36746 ram.0.1.0_WCLKE_SB_DFFSR_D_R
.sym 36747 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36748 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 36749 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36750 ram.7.3.0_RDATA_1_SB_LUT4_I0_O
.sym 36751 addressR[13]
.sym 36755 cpu.inM_SB_LUT4_O_2_I2
.sym 36757 ram.7.0.0_RDATA_1
.sym 36759 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 36760 cpu.inM_SB_LUT4_O_3_I2
.sym 36761 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 36763 addressW[0]
.sym 36764 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 36767 cpu.inM_SB_LUT4_O_8_I2
.sym 36769 inM[11]
.sym 36771 ram.7.1.0_RDATA_1
.sym 36773 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 36776 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36778 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 36784 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 36785 ram.2.2.0_RDATA_1
.sym 36787 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36788 ram.2.3.0_RDATA_1
.sym 36790 ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 36791 inM[15]
.sym 36792 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36795 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36796 ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 36797 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36799 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 36800 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36801 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36804 ram.7.3.0_RDATA
.sym 36809 ram.2.1.0_RDATA_1
.sym 36811 ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 36814 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36817 ram.7.3.0_RDATA
.sym 36818 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 36819 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 36820 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36825 inM[15]
.sym 36829 ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 36831 ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 36832 ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 36835 ram.2.2.0_RDATA_1
.sym 36836 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36837 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36838 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36841 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36842 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36843 ram.2.1.0_RDATA_1
.sym 36844 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36848 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 36853 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 36854 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36855 ram.2.3.0_RDATA_1
.sym 36856 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36859 inM[15]
.sym 36864 clk$SB_IO_IN_$glb_clk
.sym 36867 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36868 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36869 spi.data_r[13]
.sym 36870 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2
.sym 36871 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36872 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36875 ram.0.3.0_WCLKE
.sym 36878 ram.0.0.0_WCLKE
.sym 36879 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36880 addressW[9]
.sym 36881 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36882 addressW[3]
.sym 36884 cpu.inM_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 36885 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36886 ram.7.3.0_RDATA_1
.sym 36887 inM[15]
.sym 36888 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 36889 ram.2.2.0_RDATA_1
.sym 36890 cpu.state[1]
.sym 36892 cpu.inM_SB_LUT4_O_10_I2
.sym 36894 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36896 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 36897 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 36898 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36900 $PACKER_VCC_NET
.sym 36907 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36908 inM[6]
.sym 36909 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 36911 ram.3.2.0_RDATA_1_SB_LUT4_I0_O
.sym 36912 ram.3.0.0_RDATA_1
.sym 36913 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36914 ram.3.3.0_RDATA_1_SB_LUT4_I0_O
.sym 36915 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36916 ram.3.2.0_RDATA_1
.sym 36918 ram.3.1.0_RDATA_1
.sym 36919 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36920 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 36928 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36929 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36930 ram.3.3.0_RDATA_1
.sym 36931 ram.3.0.0_RDATA_1_SB_LUT4_I0_O
.sym 36932 ram.3.1.0_RDATA_1_SB_LUT4_I0_O
.sym 36933 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 36936 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36940 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 36941 ram.3.0.0_RDATA_1
.sym 36942 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 36943 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36946 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 36947 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 36948 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36949 ram.3.1.0_RDATA_1
.sym 36952 ram.3.2.0_RDATA_1_SB_LUT4_I0_O
.sym 36953 ram.3.3.0_RDATA_1_SB_LUT4_I0_O
.sym 36954 ram.3.1.0_RDATA_1_SB_LUT4_I0_O
.sym 36955 ram.3.0.0_RDATA_1_SB_LUT4_I0_O
.sym 36964 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 36965 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36966 ram.3.2.0_RDATA_1
.sym 36967 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 36972 inM[6]
.sym 36982 ram.3.3.0_RDATA_1
.sym 36983 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 36984 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 36985 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 36987 clk$SB_IO_IN_$glb_clk
.sym 36989 ram.3.0.0_RDATA_SB_LUT4_I0_O
.sym 36992 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 36996 cpu.inM_SB_LUT4_O_10_I2
.sym 37002 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 37003 addressW[0]
.sym 37005 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 37006 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 37007 cpu.inM_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 37008 addressW[10]
.sym 37009 inM[5]
.sym 37011 addressW[7]
.sym 37015 spi.shifter[8]
.sym 37016 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 37017 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37021 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 37023 spi_startD8_SB_LUT4_I3_O
.sym 37032 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 37033 ram.4.3.0_RDATA_SB_LUT4_I0_O
.sym 37034 ram.4.0.0_RDATA
.sym 37037 ram.4.1.0_RDATA_SB_LUT4_I0_O
.sym 37039 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37040 ram.4.3.0_RDATA
.sym 37042 ram.4.0.0_RDATA_SB_LUT4_I0_O
.sym 37043 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37045 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 37046 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 37047 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 37048 ram.4.2.0_RDATA_SB_LUT4_I0_O
.sym 37049 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 37051 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 37053 ram.4.1.0_RDATA
.sym 37054 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 37055 ram.4.2.0_RDATA
.sym 37056 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 37057 inM[9]
.sym 37058 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 37059 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 37061 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 37063 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 37064 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 37065 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37066 ram.4.0.0_RDATA_SB_LUT4_I0_O
.sym 37069 ram.4.3.0_RDATA_SB_LUT4_I0_O
.sym 37070 ram.4.2.0_RDATA_SB_LUT4_I0_O
.sym 37071 ram.4.1.0_RDATA_SB_LUT4_I0_O
.sym 37075 ram.4.2.0_RDATA
.sym 37076 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 37077 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 37078 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 37081 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 37082 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 37083 ram.4.3.0_RDATA
.sym 37084 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 37087 ram.4.0.0_RDATA
.sym 37088 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 37089 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 37090 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 37094 inM[9]
.sym 37105 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 37106 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37107 ram.4.1.0_RDATA
.sym 37108 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 37110 clk$SB_IO_IN_$glb_clk
.sym 37112 spi.data_r[12]
.sym 37113 spi.data_r[11]
.sym 37115 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 37116 spi.data_r[10]
.sym 37117 spi.data_r[9]
.sym 37119 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37124 inM[7]
.sym 37125 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 37126 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 37132 addressW[4]
.sym 37135 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37139 inM[0]
.sym 37141 ram.3.0.0_RDATA
.sym 37143 inM[9]
.sym 37153 ram.3.3.0_RDATA
.sym 37154 ram.3.2.0_RDATA_SB_LUT4_I0_O
.sym 37155 ram.3.3.0_RDATA_SB_LUT4_I0_O
.sym 37156 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 37159 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 37160 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37162 ram.3.1.0_RDATA
.sym 37164 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 37165 ram.3.1.0_RDATA_SB_LUT4_I0_O
.sym 37166 spi.shifter[11]
.sym 37167 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 37168 spi.data_r[11]
.sym 37169 spi.data_r[12]
.sym 37170 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 37174 spi.data_r[9]
.sym 37175 spi.shifter[8]
.sym 37176 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 37177 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37178 ram.3.2.0_RDATA
.sym 37180 spi.shifter[9]
.sym 37181 spi.data_r[10]
.sym 37183 spi.shifter[10]
.sym 37184 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 37186 spi.data_r[12]
.sym 37188 spi.shifter[11]
.sym 37189 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37192 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 37193 ram.3.2.0_RDATA
.sym 37194 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 37195 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 37198 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 37199 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 37200 ram.3.3.0_RDATA
.sym 37201 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 37204 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37205 spi.shifter[8]
.sym 37206 spi.data_r[9]
.sym 37210 ram.3.1.0_RDATA
.sym 37211 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 37212 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 37213 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37216 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37217 spi.data_r[11]
.sym 37218 spi.shifter[10]
.sym 37223 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37224 spi.shifter[9]
.sym 37225 spi.data_r[10]
.sym 37228 ram.3.1.0_RDATA_SB_LUT4_I0_O
.sym 37230 ram.3.2.0_RDATA_SB_LUT4_I0_O
.sym 37231 ram.3.3.0_RDATA_SB_LUT4_I0_O
.sym 37232 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_$glb_ce
.sym 37233 clk$SB_IO_IN_$glb_clk
.sym 37234 rstn_SB_LUT4_I3_O_$glb_sr
.sym 37247 ram.3.3.0_RDATA
.sym 37249 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 37250 inM[8]
.sym 37252 ram.0.2.0_RCLKE
.sym 37253 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 37254 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 37255 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 37256 spi.data_r[11]
.sym 37257 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 37260 inM[10]
.sym 37264 inM[11]
.sym 37270 inM[12]
.sym 37278 spi_startD16_SB_LUT4_I1_O
.sym 37292 inM[8]
.sym 37295 spi_startD8_SB_LUT4_I3_O
.sym 37299 inM[0]
.sym 37345 inM[8]
.sym 37346 inM[0]
.sym 37348 spi_startD8_SB_LUT4_I3_O
.sym 37355 spi_startD16_SB_LUT4_I1_O
.sym 37356 clk$SB_IO_IN_$glb_clk
.sym 37357 rstn_SB_LUT4_I3_O_$glb_sr
.sym 37370 ram.4.0.0_RDATA_1
.sym 37374 spi_startD16_SB_LUT4_I1_O
.sym 37375 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 37380 ram.4.2.0_RDATA_1
.sym 37381 addressW[3]
.sym 37501 addressW[10]
.sym 37616 ram.0.2.0_RCLKE
.sym 37619 addressW[4]
.sym 37620 ram.0.2.0_RDATA_1
.sym 37624 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 37637 ram.3.0.0_RDATA
.sym 37862 addressW[3]
.sym 37873 addressW[3]
.sym 37874 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 38116 ram.0.0.0_RCLKE
.sym 38121 ram.3.0.0_RDATA
.sym 38242 addressW[4]
.sym 38362 ram.0.2.0_RCLKE
.sym 38484 inM[8]
.sym 38608 ram.0.2.0_RCLKE
.sym 38723 addressW[3]
.sym 38728 addressW[4]
.sym 38730 addressW[3]
.sym 38733 addressW[4]
.sym 38855 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 38865 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 38970 addressW[4]
.sym 38980 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 39106 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 39220 ram.0.3.0_RCLKE
.sym 39222 ram.0.3.0_RCLKE
.sym 39350 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 39464 addressW[3]
.sym 39465 addressW[3]
.sym 39468 ram.0.1.0_RCLKE
.sym 39595 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 39598 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 39713 addressW[3]
.sym 39834 $PACKER_VCC_NET
.sym 39953 inM[8]
.sym 39957 addressW[3]
.sym 39960 addressW[4]
.sym 40139 sram_addr[14]$SB_IO_OUT
.sym 40142 sram_addr[15]$SB_IO_OUT
.sym 40148 sram_addr[14]$SB_IO_OUT
.sym 40155 sram_addr[15]$SB_IO_OUT
.sym 40164 sram_addr[14]$SB_IO_OUT
.sym 40165 sram_addr[0]$SB_IO_OUT
.sym 40166 prom_addr[10]
.sym 40167 prom_addr[12]
.sym 40168 sram_addr[10]$SB_IO_OUT
.sym 40169 prom_addr[14]
.sym 40170 prom_addr[0]
.sym 40171 sram_addr[12]$SB_IO_OUT
.sym 40176 inM[4]
.sym 40207 inM[5]
.sym 40208 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40217 prom_addr[1]
.sym 40221 inM[2]
.sym 40222 pc[5]
.sym 40223 prom_addr[5]
.sym 40224 inM[1]
.sym 40225 pc[1]
.sym 40226 pc[2]
.sym 40234 prom_addr[2]
.sym 40237 bootn
.sym 40245 inM[5]
.sym 40251 bootn
.sym 40253 pc[5]
.sym 40254 prom_addr[5]
.sym 40260 inM[1]
.sym 40265 inM[2]
.sym 40270 bootn
.sym 40271 pc[1]
.sym 40272 prom_addr[1]
.sym 40275 pc[2]
.sym 40276 prom_addr[2]
.sym 40277 bootn
.sym 40285 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40286 clk$SB_IO_IN_$glb_clk
.sym 40287 rstn_SB_LUT4_I3_O_$glb_sr
.sym 40294 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40296 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 40298 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 40306 sram_addr[1]$SB_IO_OUT
.sym 40308 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40309 sram_addr[12]$SB_IO_OUT
.sym 40310 prom_oen
.sym 40312 rstn
.sym 40313 inM[2]
.sym 40314 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 40319 pc[1]
.sym 40320 pc[2]
.sym 40321 sram_addr[2]$SB_IO_OUT
.sym 40326 sram_addr[0]$SB_IO_OUT
.sym 40330 sram_addr[5]$SB_IO_OUT
.sym 40331 pc[14]
.sym 40335 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40336 sram_addr[1]$SB_IO_OUT
.sym 40340 addressR[5]
.sym 40342 bootn
.sym 40344 inM[5]
.sym 40345 inM[3]
.sym 40346 inM[13]
.sym 40348 sram_addr[4]$SB_IO_OUT
.sym 40353 inM[15]
.sym 40354 sram_addr[6]$SB_IO_OUT
.sym 40371 bootn
.sym 40372 pc[4]
.sym 40380 prom_addr[11]
.sym 40383 pc[3]
.sym 40387 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40388 inM[11]
.sym 40389 prom_addr[3]
.sym 40393 prom_addr[4]
.sym 40395 pc[11]
.sym 40396 inM[4]
.sym 40398 bootn
.sym 40399 inM[3]
.sym 40404 inM[4]
.sym 40414 prom_addr[11]
.sym 40416 bootn
.sym 40417 pc[11]
.sym 40420 inM[11]
.sym 40429 inM[3]
.sym 40432 pc[4]
.sym 40433 bootn
.sym 40434 prom_addr[4]
.sym 40438 prom_addr[3]
.sym 40440 bootn
.sym 40441 pc[3]
.sym 40448 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40449 clk$SB_IO_IN_$glb_clk
.sym 40450 rstn_SB_LUT4_I3_O_$glb_sr
.sym 40451 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 40453 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 40455 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 40457 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 40473 addressW[3]
.sym 40483 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 40484 pc[1]
.sym 40486 addressR[7]
.sym 40493 prom_addr[6]
.sym 40499 prom_addr[8]
.sym 40500 pc[5]
.sym 40501 addressR[6]
.sym 40504 pc[6]
.sym 40506 addressR[5]
.sym 40508 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 40509 addressR[8]
.sym 40510 addressR[7]
.sym 40512 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40513 pc[8]
.sym 40514 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 40518 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 40520 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 40522 pc[7]
.sym 40523 bootn
.sym 40525 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40526 pc[5]
.sym 40527 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 40528 addressR[5]
.sym 40531 pc[6]
.sym 40532 bootn
.sym 40533 prom_addr[6]
.sym 40538 prom_addr[8]
.sym 40539 bootn
.sym 40540 pc[8]
.sym 40549 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40550 pc[6]
.sym 40551 addressR[6]
.sym 40552 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 40555 addressR[8]
.sym 40556 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 40557 pc[8]
.sym 40558 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40561 addressR[7]
.sym 40562 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 40563 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40564 pc[7]
.sym 40571 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 40572 clk$SB_IO_IN_$glb_clk
.sym 40573 rstn_SB_LUT4_I3_O_$glb_sr
.sym 40574 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 40576 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 40578 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 40580 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 40582 sram_data[14]$SB_IO_IN
.sym 40583 cpu.regI[14]
.sym 40586 pc[5]
.sym 40587 addressW[2]
.sym 40589 addressW[4]
.sym 40592 sram_addr[8]$SB_IO_OUT
.sym 40593 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 40594 pc[4]
.sym 40595 ram.0.1.0_RCLKE
.sym 40597 addressW[3]
.sym 40599 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 40600 pc[14]
.sym 40603 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40604 ram.0.1.0_WCLKE_SB_DFFSR_D_R
.sym 40608 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 40609 inM[14]
.sym 40617 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40618 prom_addr[9]
.sym 40620 inM[8]
.sym 40621 pc[9]
.sym 40624 inM[13]
.sym 40626 inM[6]
.sym 40630 inM[15]
.sym 40635 prom_addr[15]
.sym 40636 bootn
.sym 40637 prom_addr[13]
.sym 40643 pc[15]
.sym 40645 pc[13]
.sym 40646 inM[9]
.sym 40648 pc[9]
.sym 40649 prom_addr[9]
.sym 40651 bootn
.sym 40657 inM[6]
.sym 40661 bootn
.sym 40662 prom_addr[13]
.sym 40663 pc[13]
.sym 40667 inM[9]
.sym 40672 inM[15]
.sym 40678 bootn
.sym 40680 pc[15]
.sym 40681 prom_addr[15]
.sym 40684 inM[13]
.sym 40690 inM[8]
.sym 40694 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40695 clk$SB_IO_IN_$glb_clk
.sym 40696 rstn_SB_LUT4_I3_O_$glb_sr
.sym 40697 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 40699 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 40701 pc[15]
.sym 40702 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40703 pc[13]
.sym 40704 pc[14]
.sym 40706 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 40707 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 40709 sram_addr[9]$SB_IO_OUT
.sym 40711 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40714 ram.0.1.0_WCLKE
.sym 40715 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 40716 addressW[3]
.sym 40717 cpu.inM_SB_LUT4_O_8_I2
.sym 40721 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 40722 addressW[7]
.sym 40723 addressR[5]
.sym 40724 inM[5]
.sym 40726 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 40727 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 40728 addressW[6]
.sym 40730 addressR[5]
.sym 40740 ram.7.0.0_RDATA_1_SB_LUT4_I0_O
.sym 40741 ram.7.2.0_RDATA_1
.sym 40742 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 40743 ram.7.1.0_RDATA_1_SB_LUT4_I0_O
.sym 40744 ram.7.2.0_RDATA_1_SB_LUT4_I0_O
.sym 40745 ram.7.0.0_RDATA_1
.sym 40746 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 40748 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40749 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 40750 cpu.inM_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 40751 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 40753 ram.7.3.0_RDATA_1_SB_LUT4_I0_O
.sym 40754 ram.7.1.0_RDATA_1
.sym 40755 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 40759 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 40767 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40768 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 40769 inM[14]
.sym 40783 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 40784 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 40785 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 40786 ram.7.0.0_RDATA_1
.sym 40790 inM[14]
.sym 40795 ram.7.2.0_RDATA_1_SB_LUT4_I0_O
.sym 40796 ram.7.1.0_RDATA_1_SB_LUT4_I0_O
.sym 40797 ram.7.0.0_RDATA_1_SB_LUT4_I0_O
.sym 40801 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 40802 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 40803 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 40804 ram.7.1.0_RDATA_1
.sym 40807 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 40808 ram.7.2.0_RDATA_1
.sym 40809 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 40810 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 40813 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40814 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40815 cpu.inM_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 40816 ram.7.3.0_RDATA_1_SB_LUT4_I0_O
.sym 40818 clk$SB_IO_IN_$glb_clk
.sym 40821 addressW[8]
.sym 40822 inM[13]
.sym 40833 cpu.state[1]
.sym 40834 addressW[3]
.sym 40835 $PACKER_VCC_NET
.sym 40836 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40837 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40838 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 40839 cpu.ALU.yn_SB_LUT4_O_I2
.sym 40842 cpu.inM_SB_LUT4_O_10_I2
.sym 40844 addressW[2]
.sym 40847 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 40848 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 40850 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 40854 addressW[6]
.sym 40855 addressW[1]
.sym 40863 ram.0.3.0_WCLKE
.sym 40864 ram.7.3.0_RDATA_1
.sym 40865 addressW[9]
.sym 40867 ram.0.1.0_WCLKE
.sym 40868 addressW[3]
.sym 40871 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40872 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 40873 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2
.sym 40874 ram.0.0.0_WCLKE
.sym 40875 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 40876 ram.0.2.0_WCLKE
.sym 40878 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3
.sym 40879 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 40881 addressW[5]
.sym 40882 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 40890 ram.0.1.0_WCLKE_SB_DFFSR_D_R
.sym 40891 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 40892 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 40894 ram.0.1.0_WCLKE
.sym 40900 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40901 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 40902 addressW[3]
.sym 40906 addressW[5]
.sym 40907 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 40908 addressW[9]
.sym 40909 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 40912 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2
.sym 40914 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3
.sym 40920 ram.0.2.0_WCLKE
.sym 40927 ram.0.0.0_WCLKE
.sym 40932 ram.0.3.0_WCLKE
.sym 40936 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 40937 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 40938 ram.7.3.0_RDATA_1
.sym 40939 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 40941 clk$SB_IO_IN_$glb_clk
.sym 40942 ram.0.1.0_WCLKE_SB_DFFSR_D_R
.sym 40943 addressW[7]
.sym 40946 addressW[6]
.sym 40947 addressW[5]
.sym 40953 $PACKER_VCC_NET
.sym 40955 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 40957 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 40960 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 40961 addressW[9]
.sym 40963 ram.0.1.0_WCLKE
.sym 40964 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 40965 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 40967 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 40968 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 40970 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 40971 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 40972 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 40973 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 40974 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 40976 addressW[7]
.sym 40978 addressR[7]
.sym 40984 addressW[2]
.sym 40985 addressW[8]
.sym 40986 inM[13]
.sym 40987 inM[5]
.sym 40988 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 40989 addressW[4]
.sym 40990 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40991 addressW[0]
.sym 40992 addressW[10]
.sym 40993 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 40994 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 40995 spi_startD16_SB_LUT4_I1_O
.sym 40998 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 40999 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 41000 addressW[7]
.sym 41001 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41003 addressW[6]
.sym 41004 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 41006 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 41007 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 41010 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41013 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41014 spi_startD8_SB_LUT4_I3_O
.sym 41015 addressW[1]
.sym 41023 addressW[8]
.sym 41024 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 41025 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 41026 addressW[1]
.sym 41029 addressW[7]
.sym 41030 addressW[10]
.sym 41031 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 41032 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 41035 inM[5]
.sym 41037 spi_startD8_SB_LUT4_I3_O
.sym 41038 inM[13]
.sym 41041 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41042 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41043 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41044 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41047 addressW[0]
.sym 41048 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 41049 addressW[4]
.sym 41050 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 41053 addressW[2]
.sym 41054 addressW[6]
.sym 41055 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 41056 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 41063 spi_startD16_SB_LUT4_I1_O
.sym 41064 clk$SB_IO_IN_$glb_clk
.sym 41065 rstn_SB_LUT4_I3_O_$glb_sr
.sym 41066 cpu.regI[5]
.sym 41067 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 41074 inM[4]
.sym 41077 inM[4]
.sym 41078 addressW[2]
.sym 41079 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 41080 inM[9]
.sym 41081 addressW[6]
.sym 41082 ram.0.2.0_WCLKE
.sym 41085 addressW[7]
.sym 41086 inM[9]
.sym 41088 inM[0]
.sym 41092 addressW[6]
.sym 41094 addressW[5]
.sym 41098 addressW[2]
.sym 41099 cpu.regI[7]
.sym 41100 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 41110 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 41111 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41112 inM[7]
.sym 41122 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 41130 cpu.inM_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 41131 ram.3.0.0_RDATA_SB_LUT4_I0_O
.sym 41132 ram.3.0.0_RDATA
.sym 41133 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 41134 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 41140 ram.3.0.0_RDATA
.sym 41141 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 41142 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 41143 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 41158 inM[7]
.sym 41182 ram.3.0.0_RDATA_SB_LUT4_I0_O
.sym 41183 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41184 cpu.inM_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 41185 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 41187 clk$SB_IO_IN_$glb_clk
.sym 41189 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 41190 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 41191 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41192 cpu.regAn_SB_DFFSR_Q_5_D
.sym 41193 addressR[5]
.sym 41194 addressR[7]
.sym 41195 cpu.regAn_SB_DFFSR_Q_7_D
.sym 41196 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 41201 inM[10]
.sym 41203 inM[11]
.sym 41205 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 41207 inM[12]
.sym 41210 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 41213 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 41214 addressR[5]
.sym 41216 ram.0.1.0_RCLKE
.sym 41217 inM[7]
.sym 41218 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 41220 inM[3]
.sym 41224 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 41232 inM[2]
.sym 41235 inM[7]
.sym 41236 inM[3]
.sym 41238 cpu.regI[5]
.sym 41239 cpu.state[1]
.sym 41241 spi_startD16_SB_LUT4_I1_O
.sym 41244 spi_startD8_SB_LUT4_I3_O
.sym 41246 addressW[7]
.sym 41247 inM[11]
.sym 41249 inM[1]
.sym 41251 inM[10]
.sym 41252 inM[9]
.sym 41253 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41258 inM[4]
.sym 41259 addressR[7]
.sym 41261 inM[12]
.sym 41263 inM[12]
.sym 41264 inM[4]
.sym 41266 spi_startD8_SB_LUT4_I3_O
.sym 41269 inM[11]
.sym 41270 inM[3]
.sym 41271 spi_startD8_SB_LUT4_I3_O
.sym 41281 cpu.regI[5]
.sym 41282 addressW[7]
.sym 41283 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41284 cpu.state[1]
.sym 41288 spi_startD8_SB_LUT4_I3_O
.sym 41289 inM[2]
.sym 41290 inM[10]
.sym 41293 spi_startD8_SB_LUT4_I3_O
.sym 41294 inM[9]
.sym 41295 inM[1]
.sym 41305 cpu.regI[5]
.sym 41306 cpu.state[1]
.sym 41307 inM[7]
.sym 41308 addressR[7]
.sym 41309 spi_startD16_SB_LUT4_I1_O
.sym 41310 clk$SB_IO_IN_$glb_clk
.sym 41311 rstn_SB_LUT4_I3_O_$glb_sr
.sym 41325 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 41326 cpu.state[1]
.sym 41328 inM[2]
.sym 41329 spi_startD16_SB_LUT4_I1_O
.sym 41330 cpu.state[1]
.sym 41331 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 41333 ram.0.3.0_RCLKE
.sym 41335 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 41341 addressW[2]
.sym 41346 addressW[6]
.sym 41447 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 41583 addressW[2]
.sym 41584 addressW[6]
.sym 41586 addressW[5]
.sym 41589 addressW[6]
.sym 41697 ram.0.1.0_WCLKE
.sym 41705 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 41711 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 41712 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 41831 addressW[6]
.sym 42074 addressW[5]
.sym 42081 addressW[6]
.sym 42083 addressW[2]
.sym 42084 addressW[6]
.sym 42183 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 42197 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 42205 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 42208 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 42323 addressW[6]
.sym 42429 $PACKER_VCC_NET
.sym 42573 addressW[6]
.sym 42574 addressW[5]
.sym 42696 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 42697 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 42804 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 42808 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 42823 addressW[6]
.sym 42931 addressW[2]
.sym 42940 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 43061 addressW[6]
.sym 43066 addressW[5]
.sym 43184 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 43185 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 43420 $PACKER_VCC_NET
.sym 43422 addressW[2]
.sym 43428 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 43429 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 43558 addressW[5]
.sym 43673 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 43677 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 43786 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 43792 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 43909 addressW[2]
.sym 44041 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 44154 addressW[2]
.sym 44219 $PACKER_GND_NET
.sym 44230 $PACKER_GND_NET
.sym 44244 sram_cen$SB_IO_OUT
.sym 44245 sram_oen$SB_IO_OUT
.sym 44246 $PACKER_GND_NET
.sym 44259 addressW[6]
.sym 44285 prom_addr[10]
.sym 44286 prom_addr[12]
.sym 44288 prom_addr[14]
.sym 44289 pc[14]
.sym 44293 inM[0]
.sym 44294 bootn
.sym 44297 prom_addr[0]
.sym 44298 inM[10]
.sym 44301 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44304 pc[10]
.sym 44306 inM[14]
.sym 44307 bootn
.sym 44310 pc[12]
.sym 44313 inM[12]
.sym 44314 pc[0]
.sym 44316 bootn
.sym 44318 pc[14]
.sym 44319 prom_addr[14]
.sym 44322 bootn
.sym 44323 pc[0]
.sym 44324 prom_addr[0]
.sym 44330 inM[10]
.sym 44336 inM[12]
.sym 44341 bootn
.sym 44342 prom_addr[10]
.sym 44343 pc[10]
.sym 44346 inM[14]
.sym 44353 inM[0]
.sym 44358 prom_addr[12]
.sym 44360 bootn
.sym 44361 pc[12]
.sym 44362 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44363 clk$SB_IO_IN_$glb_clk
.sym 44364 rstn_SB_LUT4_I3_O_$glb_sr
.sym 44370 $PACKER_VCC_NET
.sym 44372 pc[3]
.sym 44375 pc[2]
.sym 44381 cpu.inM_SB_LUT4_O_5_I3
.sym 44384 bootn
.sym 44386 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 44391 sram_addr[10]$SB_IO_OUT
.sym 44392 rcv
.sym 44400 inM[14]
.sym 44404 sram_addr[0]$SB_IO_OUT
.sym 44405 inM[0]
.sym 44409 pc[0]
.sym 44418 sram_addr[12]$SB_IO_OUT
.sym 44424 pc[10]
.sym 44431 pc[12]
.sym 44434 inM[12]
.sym 44438 inM[10]
.sym 44464 pc[0]
.sym 44465 pc[3]
.sym 44467 pc[1]
.sym 44468 pc[2]
.sym 44469 pc[4]
.sym 44472 $PACKER_VCC_NET
.sym 44478 $nextpnr_ICESTORM_LC_0$O
.sym 44481 pc[0]
.sym 44484 $nextpnr_ICESTORM_LC_1$I3
.sym 44487 pc[1]
.sym 44490 $nextpnr_ICESTORM_LC_1$COUT
.sym 44492 $PACKER_VCC_NET
.sym 44494 $nextpnr_ICESTORM_LC_1$I3
.sym 44496 $nextpnr_ICESTORM_LC_2$I3
.sym 44498 pc[2]
.sym 44502 $nextpnr_ICESTORM_LC_2$COUT
.sym 44504 $PACKER_VCC_NET
.sym 44506 $nextpnr_ICESTORM_LC_2$I3
.sym 44508 $nextpnr_ICESTORM_LC_3$I3
.sym 44511 pc[3]
.sym 44514 $nextpnr_ICESTORM_LC_3$COUT
.sym 44516 $PACKER_VCC_NET
.sym 44518 $nextpnr_ICESTORM_LC_3$I3
.sym 44520 $nextpnr_ICESTORM_LC_4$I3
.sym 44523 pc[4]
.sym 44528 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 44531 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44533 addressR[14]
.sym 44534 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44535 pc[4]
.sym 44541 pc[2]
.sym 44543 pc[3]
.sym 44544 sram_addr[5]$SB_IO_OUT
.sym 44548 sram_addr[2]$SB_IO_OUT
.sym 44549 sram_addr[0]$SB_IO_OUT
.sym 44551 addressW[2]
.sym 44553 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 44555 addressR[14]
.sym 44557 rstn
.sym 44558 inM[10]
.sym 44561 addressR[10]
.sym 44562 addressR[7]
.sym 44564 $nextpnr_ICESTORM_LC_4$I3
.sym 44569 pc[5]
.sym 44570 $PACKER_VCC_NET
.sym 44574 pc[8]
.sym 44575 pc[7]
.sym 44581 pc[6]
.sym 44601 $nextpnr_ICESTORM_LC_4$COUT
.sym 44603 $PACKER_VCC_NET
.sym 44605 $nextpnr_ICESTORM_LC_4$I3
.sym 44607 $nextpnr_ICESTORM_LC_5$I3
.sym 44609 pc[5]
.sym 44613 $nextpnr_ICESTORM_LC_5$COUT
.sym 44615 $PACKER_VCC_NET
.sym 44617 $nextpnr_ICESTORM_LC_5$I3
.sym 44619 $nextpnr_ICESTORM_LC_6$I3
.sym 44622 pc[6]
.sym 44625 $nextpnr_ICESTORM_LC_6$COUT
.sym 44627 $PACKER_VCC_NET
.sym 44629 $nextpnr_ICESTORM_LC_6$I3
.sym 44631 $nextpnr_ICESTORM_LC_7$I3
.sym 44633 pc[7]
.sym 44637 $nextpnr_ICESTORM_LC_7$COUT
.sym 44639 $PACKER_VCC_NET
.sym 44641 $nextpnr_ICESTORM_LC_7$I3
.sym 44643 $nextpnr_ICESTORM_LC_8$I3
.sym 44646 pc[8]
.sym 44651 pc[10]
.sym 44652 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44654 pc[12]
.sym 44655 addressR[15]
.sym 44656 cpu.regAn_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 44657 pc[11]
.sym 44658 pc[9]
.sym 44662 addressW[7]
.sym 44664 addressR[5]
.sym 44666 inM[3]
.sym 44667 bootn
.sym 44668 pc[4]
.sym 44670 addressR[4]
.sym 44672 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 44674 sram_addr[1]$SB_IO_OUT
.sym 44675 inM[15]
.sym 44677 cpu.regI[5]
.sym 44678 inM[14]
.sym 44680 pc[11]
.sym 44682 addressR[10]
.sym 44683 addressW[8]
.sym 44687 $nextpnr_ICESTORM_LC_8$I3
.sym 44715 $PACKER_VCC_NET
.sym 44716 pc[10]
.sym 44719 pc[12]
.sym 44722 pc[11]
.sym 44723 pc[9]
.sym 44724 $nextpnr_ICESTORM_LC_8$COUT
.sym 44726 $PACKER_VCC_NET
.sym 44728 $nextpnr_ICESTORM_LC_8$I3
.sym 44730 $nextpnr_ICESTORM_LC_9$I3
.sym 44732 pc[9]
.sym 44736 $nextpnr_ICESTORM_LC_9$COUT
.sym 44738 $PACKER_VCC_NET
.sym 44740 $nextpnr_ICESTORM_LC_9$I3
.sym 44742 $nextpnr_ICESTORM_LC_10$I3
.sym 44745 pc[10]
.sym 44748 $nextpnr_ICESTORM_LC_10$COUT
.sym 44750 $PACKER_VCC_NET
.sym 44752 $nextpnr_ICESTORM_LC_10$I3
.sym 44754 $nextpnr_ICESTORM_LC_11$I3
.sym 44757 pc[11]
.sym 44760 $nextpnr_ICESTORM_LC_11$COUT
.sym 44762 $PACKER_VCC_NET
.sym 44764 $nextpnr_ICESTORM_LC_11$I3
.sym 44766 $nextpnr_ICESTORM_LC_12$I3
.sym 44768 pc[12]
.sym 44774 addressW[14]
.sym 44775 cpu.regAn_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44776 addressW[8]
.sym 44777 ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 44779 addressW[15]
.sym 44780 addressW[10]
.sym 44781 cpu.inM_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 44782 cpu.inM_SB_LUT4_O_10_I3
.sym 44783 cpu.regI[12]
.sym 44786 sram_addr[6]$SB_IO_OUT
.sym 44789 addressW[6]
.sym 44790 inM[15]
.sym 44791 sram_addr[4]$SB_IO_OUT
.sym 44792 addressW[1]
.sym 44795 addressW[2]
.sym 44796 inM[13]
.sym 44797 sram_addr[13]$SB_IO_OUT
.sym 44800 addressR[8]
.sym 44803 ram.2.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 44804 addressW[6]
.sym 44805 addressR[9]
.sym 44806 addressW[5]
.sym 44807 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 44810 $nextpnr_ICESTORM_LC_12$I3
.sym 44817 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 44819 addressR[13]
.sym 44821 pc[13]
.sym 44822 pc[14]
.sym 44824 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44825 addressR[14]
.sym 44827 addressR[15]
.sym 44829 $PACKER_VCC_NET
.sym 44835 pc[15]
.sym 44839 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 44845 pc[13]
.sym 44847 $nextpnr_ICESTORM_LC_12$COUT
.sym 44849 $PACKER_VCC_NET
.sym 44851 $nextpnr_ICESTORM_LC_12$I3
.sym 44853 $nextpnr_ICESTORM_LC_13$I3
.sym 44855 pc[13]
.sym 44859 $nextpnr_ICESTORM_LC_13$COUT
.sym 44861 $PACKER_VCC_NET
.sym 44863 $nextpnr_ICESTORM_LC_13$I3
.sym 44865 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 44868 pc[14]
.sym 44872 pc[15]
.sym 44873 addressR[15]
.sym 44874 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44875 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 44878 addressR[14]
.sym 44880 addressR[15]
.sym 44881 addressR[13]
.sym 44884 addressR[13]
.sym 44885 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 44886 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44887 pc[13]
.sym 44890 pc[14]
.sym 44891 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 44892 addressR[14]
.sym 44893 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 44894 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 44895 clk$SB_IO_IN_$glb_clk
.sym 44896 rstn_SB_LUT4_I3_O_$glb_sr
.sym 44899 ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 44902 cpu.inM_SB_LUT4_O_11_I2
.sym 44903 cpu.inM_SB_LUT4_O_13_I2
.sym 44904 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 44908 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 44909 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 44910 addressW[10]
.sym 44912 ram.2.0.0_RDATA
.sym 44913 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 44916 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 44917 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 44918 bootn
.sym 44919 pc[1]
.sym 44920 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 44921 addressW[8]
.sym 44924 cpu.inM_SB_LUT4_O_11_I2
.sym 44925 cpu.regI[5]
.sym 44926 addressW[7]
.sym 44928 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 44929 addressW[10]
.sym 44932 addressW[6]
.sym 44938 inM[13]
.sym 44948 addressW[8]
.sym 44977 addressW[8]
.sym 44985 inM[13]
.sym 45021 ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 45022 ram.2.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 45023 ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 45024 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 45025 ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 45027 ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 45028 inM[13]
.sym 45030 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 45033 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 45034 inM[14]
.sym 45035 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 45036 cpu.regI[7]
.sym 45037 addressW[2]
.sym 45038 ram.2.0.0_RDATA_1
.sym 45041 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 45042 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 45044 addressW[5]
.sym 45045 rstn
.sym 45046 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 45047 ram.0.2.0_WCLKE
.sym 45050 ram.2.2.0_RDATA
.sym 45051 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 45052 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 45053 ram.2.3.0_RDATA
.sym 45054 addressR[7]
.sym 45064 addressR[5]
.sym 45079 addressR[7]
.sym 45083 addressR[6]
.sym 45096 addressR[7]
.sym 45115 addressR[6]
.sym 45119 addressR[5]
.sym 45140 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 45141 clk$SB_IO_IN_$glb_clk
.sym 45142 rstn_SB_LUT4_I3_O_$glb_sr
.sym 45143 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 45144 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 45145 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 45146 addressR[8]
.sym 45147 addressW[6]
.sym 45148 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45149 addressR[6]
.sym 45150 cpu.regAn_SB_DFFSR_Q_4_D
.sym 45151 addressW[5]
.sym 45155 inM[3]
.sym 45157 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 45159 inM[5]
.sym 45162 inM[7]
.sym 45163 ram.0.3.0_RCLKE
.sym 45164 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 45165 ram.0.1.0_RCLKE
.sym 45166 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 45168 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 45169 cpu.regI[5]
.sym 45171 ram.0.2.0_RCLKE
.sym 45172 ram.4.1.0_RDATA_1
.sym 45173 ram.4.3.0_RDATA_1
.sym 45174 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 45175 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 45176 cpu.regI[5]
.sym 45177 inM[5]
.sym 45186 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 45188 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 45197 cpu.regI[5]
.sym 45198 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 45219 cpu.regI[5]
.sym 45223 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 45224 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 45226 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 45266 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 45267 ram.4.3.0_RDATA_1_SB_LUT4_I0_O
.sym 45268 ram.4.2.0_RDATA_1_SB_LUT4_I0_O
.sym 45269 ram.4.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 45270 ram.4.1.0_RDATA_1_SB_LUT4_I0_O
.sym 45272 ram.4.0.0_RDATA_1_SB_LUT4_I1_O
.sym 45275 inM[11]
.sym 45281 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 45282 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 45284 cpu.regI[8]
.sym 45287 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 45289 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 45290 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 45292 addressR[8]
.sym 45298 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 45299 ram.2.1.0_RDATA
.sym 45300 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 45307 addressW[5]
.sym 45310 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 45312 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 45313 cpu.regAn_SB_DFFSR_Q_7_D
.sym 45314 cpu.state[1]
.sym 45315 rstn
.sym 45316 cpu.state[1]
.sym 45318 cpu.regAn_SB_DFFSR_Q_5_D
.sym 45319 addressR[5]
.sym 45320 cpu.regI[7]
.sym 45322 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 45329 cpu.regI[5]
.sym 45333 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45336 cpu.regI[5]
.sym 45337 inM[5]
.sym 45340 cpu.regAn_SB_DFFSR_Q_7_D
.sym 45341 rstn
.sym 45347 cpu.regAn_SB_DFFSR_Q_5_D
.sym 45348 rstn
.sym 45352 addressW[5]
.sym 45353 addressR[5]
.sym 45354 cpu.regI[5]
.sym 45355 cpu.state[1]
.sym 45358 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 45359 cpu.regI[7]
.sym 45360 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 45366 cpu.regAn_SB_DFFSR_Q_7_D
.sym 45373 cpu.regAn_SB_DFFSR_Q_5_D
.sym 45376 cpu.regI[5]
.sym 45378 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 45379 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 45382 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 45383 cpu.state[1]
.sym 45384 inM[5]
.sym 45385 cpu.regI[5]
.sym 45387 clk$SB_IO_IN_$glb_clk
.sym 45388 rstn_SB_LUT4_I3_O_$glb_sr
.sym 45392 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 45403 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 45405 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 45409 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 45411 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 45419 addressW[7]
.sym 45421 addressW[8]
.sym 45522 addressW[6]
.sym 45527 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 45531 addressW[5]
.sym 45536 addressW[5]
.sym 45539 ram.0.2.0_WCLKE
.sym 45650 inM[5]
.sym 45783 addressW[8]
.sym 46023 addressW[5]
.sym 46033 addressW[5]
.sym 46135 addressW[7]
.sym 46138 addressW[7]
.sym 46152 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 46276 addressW[8]
.sym 46381 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 46384 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 46505 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 46506 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 46523 addressW[10]
.sym 46645 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 46767 addressW[10]
.sym 46997 addressW[6]
.sym 47015 addressW[8]
.sym 47259 addressW[8]
.sym 47261 ram.0.1.0_WCLKE
.sym 47384 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 47611 addressW[7]
.sym 47628 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 47755 addressW[10]
.sym 47857 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 47988 addressW[1]
.sym 48293 $PACKER_GND_NET
.sym 48296 sram_cen$SB_IO_OUT
.sym 48305 sram_cen$SB_IO_OUT
.sym 48315 $PACKER_GND_NET
.sym 48318 data_rx[14]
.sym 48320 data_rx[12]
.sym 48322 cpu.inM_SB_LUT4_O_5_I3
.sym 48323 data_rx[10]
.sym 48324 cpu.inM_SB_LUT4_O_3_I3
.sym 48325 cpu.inM_SB_LUT4_O_7_I3
.sym 48339 addressW[10]
.sym 48349 cpu.state[1]
.sym 48366 bootn
.sym 48377 prom_cen
.sym 48388 prom_oen
.sym 48413 prom_cen
.sym 48414 bootn
.sym 48417 bootn
.sym 48420 prom_oen
.sym 48447 cpu.inM_SB_LUT4_O_12_I2
.sym 48448 cpu.inM_SB_LUT4_O_14_I2
.sym 48458 inM[10]
.sym 48460 inM[1]
.sym 48461 rstn
.sym 48462 inM[0]
.sym 48463 cpu.inM_SB_LUT4_O_7_I3
.sym 48465 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 48466 addressW[0]
.sym 48467 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 48481 sram_wen$SB_IO_OUT
.sym 48495 addressR[6]
.sym 48496 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48498 pc[3]
.sym 48499 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48501 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48502 addressW[4]
.sym 48506 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 48507 addressR[8]
.sym 48509 cpu.inM_SB_LUT4_O_3_I3
.sym 48510 addressR[3]
.sym 48526 addressR[3]
.sym 48527 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 48532 addressR[2]
.sym 48533 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48534 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48542 pc[3]
.sym 48546 $PACKER_VCC_NET
.sym 48553 pc[2]
.sym 48564 $PACKER_VCC_NET
.sym 48574 pc[3]
.sym 48575 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 48576 addressR[3]
.sym 48577 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48592 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48593 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 48594 addressR[2]
.sym 48595 pc[2]
.sym 48602 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 48603 clk$SB_IO_IN_$glb_clk
.sym 48604 rstn_SB_LUT4_I3_O_$glb_sr
.sym 48605 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48607 cpu.inM_SB_LUT4_O_9_I2
.sym 48609 addressW[9]
.sym 48611 addressW[3]
.sym 48612 addressW[4]
.sym 48618 inM[15]
.sym 48622 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48624 pc[0]
.sym 48625 pc[3]
.sym 48626 led_SB_DFFESR_Q_E
.sym 48628 addressR[2]
.sym 48629 addressW[14]
.sym 48630 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 48631 cpu.inM_SB_LUT4_O_3_I2
.sym 48632 pc[3]
.sym 48634 addressR[13]
.sym 48635 pc[4]
.sym 48636 cpu.inM_SB_LUT4_O_2_I2
.sym 48638 pc[2]
.sym 48639 rstn
.sym 48646 addressR[4]
.sym 48647 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48650 addressR[5]
.sym 48651 cpu.regAn_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 48652 addressR[9]
.sym 48654 addressR[4]
.sym 48655 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48657 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48658 addressR[15]
.sym 48659 cpu.regI[14]
.sym 48660 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48661 addressR[6]
.sym 48662 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48665 addressR[7]
.sym 48667 addressR[14]
.sym 48668 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 48669 pc[4]
.sym 48672 addressR[8]
.sym 48680 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48681 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48682 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48697 addressR[7]
.sym 48698 addressR[9]
.sym 48699 addressR[8]
.sym 48700 addressR[6]
.sym 48709 cpu.regAn_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 48710 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48712 cpu.regI[14]
.sym 48715 addressR[4]
.sym 48716 addressR[15]
.sym 48717 addressR[5]
.sym 48718 addressR[14]
.sym 48721 pc[4]
.sym 48722 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 48723 addressR[4]
.sym 48724 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48725 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 48726 clk$SB_IO_IN_$glb_clk
.sym 48727 rstn_SB_LUT4_I3_O_$glb_sr
.sym 48729 cpu.regM[15]
.sym 48730 cpu.regM[4]
.sym 48731 cpu.regM[7]
.sym 48732 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 48733 cpu.regM[14]
.sym 48734 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 48735 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48739 addressW[8]
.sym 48740 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 48741 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48742 inM[7]
.sym 48743 pc[5]
.sym 48744 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 48745 addressW[4]
.sym 48747 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48748 addressR[9]
.sym 48749 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 48750 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 48751 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 48753 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 48754 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48756 addressW[9]
.sym 48757 addressR[11]
.sym 48758 ram.0.0.0_WCLKE
.sym 48760 addressW[3]
.sym 48761 addressW[8]
.sym 48762 addressW[0]
.sym 48763 addressR[12]
.sym 48769 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 48770 addressR[12]
.sym 48772 cpu.regI[5]
.sym 48773 addressR[11]
.sym 48774 addressR[10]
.sym 48776 pc[9]
.sym 48777 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48778 cpu.regAn_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48779 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 48780 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48781 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 48783 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 48785 pc[10]
.sym 48787 inM[14]
.sym 48788 addressR[9]
.sym 48789 addressW[14]
.sym 48794 addressR[13]
.sym 48795 cpu.state[1]
.sym 48796 pc[12]
.sym 48799 pc[11]
.sym 48802 pc[10]
.sym 48803 addressR[10]
.sym 48804 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48805 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 48808 addressR[10]
.sym 48809 addressR[13]
.sym 48810 addressR[12]
.sym 48811 addressR[11]
.sym 48820 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 48821 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48822 addressR[12]
.sym 48823 pc[12]
.sym 48828 cpu.regAn_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48829 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48832 cpu.state[1]
.sym 48833 inM[14]
.sym 48834 cpu.regI[5]
.sym 48835 addressW[14]
.sym 48838 addressR[11]
.sym 48839 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 48840 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48841 pc[11]
.sym 48844 addressR[9]
.sym 48845 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 48846 pc[9]
.sym 48847 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48848 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 48849 clk$SB_IO_IN_$glb_clk
.sym 48850 rstn_SB_LUT4_I3_O_$glb_sr
.sym 48851 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48852 ram.0.0.0_WCLKE
.sym 48853 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48854 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48855 cpu.ALU.yn_SB_LUT4_O_I2
.sym 48856 cpu.ALU.yn_SB_LUT4_O_13_I2
.sym 48857 addressW[12]
.sym 48858 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 48863 spi_ready
.sym 48864 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 48865 sram_addr[15]$SB_IO_OUT
.sym 48866 cpu.regI[5]
.sym 48867 cpu.inM_SB_LUT4_O_11_I2
.sym 48868 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48869 rcv
.sym 48871 inM[12]
.sym 48873 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 48874 addressW[7]
.sym 48876 cpu.inM_SB_LUT4_O_13_I2
.sym 48877 sram_addr[7]$SB_IO_OUT
.sym 48878 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 48879 addressW[10]
.sym 48880 addressR[6]
.sym 48881 cpu.inM_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 48882 inM[5]
.sym 48883 inM[4]
.sym 48885 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 48886 cpu.inM_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 48895 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 48896 addressR[15]
.sym 48897 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 48898 ram.2.0.0_RDATA
.sym 48899 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 48901 cpu.state[1]
.sym 48902 addressR[14]
.sym 48903 addressR[10]
.sym 48904 inM[15]
.sym 48906 cpu.regI[5]
.sym 48908 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 48912 ram.2.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 48918 addressR[8]
.sym 48919 ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 48920 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48921 addressW[15]
.sym 48928 addressR[14]
.sym 48931 cpu.regI[5]
.sym 48932 addressW[15]
.sym 48933 inM[15]
.sym 48934 cpu.state[1]
.sym 48938 addressR[8]
.sym 48943 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 48944 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 48945 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 48946 ram.2.0.0_RDATA
.sym 48958 addressR[15]
.sym 48961 addressR[10]
.sym 48967 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 48968 ram.2.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 48969 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48970 ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 48971 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 48972 clk$SB_IO_IN_$glb_clk
.sym 48973 rstn_SB_LUT4_I3_O_$glb_sr
.sym 48974 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 48975 ram.0.0.0_RCLKE
.sym 48976 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48977 ram.0.2.0_RCLKE
.sym 48978 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48979 addressR[12]
.sym 48981 cpu.regAn_SB_DFFSR_Q_D
.sym 48982 ram.0.1.0_WCLKE
.sym 48983 cpu.state[1]
.sym 48985 ram.0.1.0_WCLKE
.sym 48987 addressW[5]
.sym 48989 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48990 ram.0.2.0_WCLKE
.sym 48992 addressW[8]
.sym 48994 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 48995 inM[10]
.sym 48996 addressR[10]
.sym 48999 addressW[8]
.sym 49002 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 49003 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 49004 addressR[8]
.sym 49005 addressW[4]
.sym 49006 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49007 addressW[10]
.sym 49008 addressW[4]
.sym 49024 ram.2.0.0_RDATA_1
.sym 49025 ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 49030 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49032 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49038 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 49040 cpu.inM_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 49041 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 49043 inM[4]
.sym 49044 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49046 cpu.inM_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 49060 ram.2.0.0_RDATA_1
.sym 49061 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 49062 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49063 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 49078 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49079 cpu.inM_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 49081 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49084 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49085 ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 49086 cpu.inM_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 49087 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49092 inM[4]
.sym 49095 clk$SB_IO_IN_$glb_clk
.sym 49097 ram.0.1.0_RCLKE
.sym 49098 ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 49099 ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 49100 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 49101 ram.0.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 49102 ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 49103 ram.0.1.0_RCLKE_SB_LUT4_O_I3
.sym 49104 ram.0.3.0_RCLKE
.sym 49108 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 49110 addressR[10]
.sym 49111 ram.0.3.0_WCLKE
.sym 49112 ram.0.2.0_RCLKE
.sym 49113 cpu.regI[5]
.sym 49114 cpu.regI[5]
.sym 49115 cpu.regAn_SB_DFFSR_Q_1_D
.sym 49117 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49118 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 49119 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 49120 inM[14]
.sym 49121 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 49122 ram.0.0.0_RDATA
.sym 49123 ram.0.2.0_RCLKE
.sym 49124 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49126 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 49128 inM[8]
.sym 49129 cpu.state[1]
.sym 49130 inM[8]
.sym 49131 rstn
.sym 49138 ram.2.1.0_RDATA
.sym 49141 ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 49142 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 49145 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 49148 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 49149 ram.0.2.0_RDATA
.sym 49151 ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 49152 inM[5]
.sym 49155 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 49157 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 49158 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 49159 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 49161 ram.2.2.0_RDATA
.sym 49162 ram.2.3.0_RDATA
.sym 49163 ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 49165 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49177 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 49178 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49179 ram.2.2.0_RDATA
.sym 49180 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 49183 ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 49185 ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 49186 ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 49189 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 49190 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 49191 ram.2.3.0_RDATA
.sym 49192 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 49196 inM[5]
.sym 49201 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 49202 ram.2.1.0_RDATA
.sym 49203 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 49204 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 49213 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 49214 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49215 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 49216 ram.0.2.0_RDATA
.sym 49218 clk$SB_IO_IN_$glb_clk
.sym 49223 ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 49226 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49233 inM[6]
.sym 49235 ram.0.2.0_RDATA
.sym 49236 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 49237 inM[1]
.sym 49238 addressW[1]
.sym 49239 start
.sym 49241 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 49242 ram.2.1.0_RDATA
.sym 49243 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 49244 cpu.regI[5]
.sym 49247 ram.4.2.0_RDATA_1
.sym 49248 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 49250 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49251 ram.4.0.0_RDATA_1
.sym 49252 addressW[3]
.sym 49262 cpu.regI[8]
.sym 49264 addressR[8]
.sym 49265 cpu.regI[5]
.sym 49266 cpu.regI[5]
.sym 49267 ram.4.0.0_RDATA_1_SB_LUT4_I1_O
.sym 49270 addressW[8]
.sym 49272 ram.4.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 49273 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 49274 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49275 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49277 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 49278 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49283 addressR[6]
.sym 49288 addressW[6]
.sym 49289 cpu.state[1]
.sym 49290 inM[8]
.sym 49291 rstn
.sym 49292 cpu.regAn_SB_DFFSR_Q_4_D
.sym 49294 inM[8]
.sym 49295 cpu.regI[5]
.sym 49296 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49297 cpu.state[1]
.sym 49300 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49301 ram.4.0.0_RDATA_1_SB_LUT4_I1_O
.sym 49302 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49303 ram.4.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 49306 cpu.regAn_SB_DFFSR_Q_4_D
.sym 49309 rstn
.sym 49313 cpu.regAn_SB_DFFSR_Q_4_D
.sym 49320 addressW[6]
.sym 49324 addressR[8]
.sym 49325 cpu.regI[5]
.sym 49326 cpu.state[1]
.sym 49327 addressW[8]
.sym 49332 addressR[6]
.sym 49336 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 49337 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 49338 cpu.regI[8]
.sym 49341 clk$SB_IO_IN_$glb_clk
.sym 49342 rstn_SB_LUT4_I3_O_$glb_sr
.sym 49345 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 49346 cpu.regAn_SB_DFFSR_Q_6_D
.sym 49347 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 49349 addressR[6]
.sym 49350 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 49355 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 49357 addressW[7]
.sym 49359 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 49360 start
.sym 49361 cpu.regI[5]
.sym 49364 addressW[8]
.sym 49367 addressW[10]
.sym 49368 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 49372 addressR[6]
.sym 49385 ram.4.1.0_RDATA_1
.sym 49386 ram.4.3.0_RDATA_1
.sym 49387 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 49391 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 49392 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49393 ram.4.3.0_RDATA_1_SB_LUT4_I0_O
.sym 49394 ram.4.2.0_RDATA_1_SB_LUT4_I0_O
.sym 49395 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49396 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 49397 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 49398 inM[8]
.sym 49399 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 49400 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49407 ram.4.2.0_RDATA_1
.sym 49408 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 49409 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 49411 ram.4.0.0_RDATA_1
.sym 49412 ram.4.1.0_RDATA_1_SB_LUT4_I0_O
.sym 49420 inM[8]
.sym 49423 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49424 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 49425 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 49426 ram.4.3.0_RDATA_1
.sym 49429 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49430 ram.4.2.0_RDATA_1
.sym 49431 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 49432 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 49435 ram.4.1.0_RDATA_1_SB_LUT4_I0_O
.sym 49436 ram.4.3.0_RDATA_1_SB_LUT4_I0_O
.sym 49437 ram.4.2.0_RDATA_1_SB_LUT4_I0_O
.sym 49441 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 49442 ram.4.1.0_RDATA_1
.sym 49443 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49444 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 49453 ram.4.0.0_RDATA_1
.sym 49454 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 49455 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 49456 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 49464 clk$SB_IO_IN_$glb_clk
.sym 49478 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 49480 inM[6]
.sym 49485 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 49486 cpu.regI[6]
.sym 49488 inM[1]
.sym 49489 inM[0]
.sym 49490 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 49496 ram.0.2.0_RCLKE
.sym 49499 ram.0.2.0_RDATA_1
.sym 49500 addressW[4]
.sym 49512 ram.0.2.0_RCLKE
.sym 49558 ram.0.2.0_RCLKE
.sym 49587 clk$SB_IO_IN_$glb_clk
.sym 49601 inM[4]
.sym 49604 inM[5]
.sym 49723 addressW[10]
.sym 49725 ram.6.0.0_RDATA
.sym 49726 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 49730 addressW[1]
.sym 49731 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 49735 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 49737 addressW[3]
.sym 49744 addressW[3]
.sym 49858 inM[1]
.sym 49982 ram.0.0.0_RCLKE
.sym 49984 ram.0.2.0_RCLKE
.sym 50212 addressW[8]
.sym 50215 addressW[8]
.sym 50218 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 50228 ram.0.2.0_RCLKE
.sym 50352 inM[8]
.sym 50461 ram.0.1.0_WCLKE
.sym 50470 inM[9]
.sym 50481 ram.0.2.0_RCLKE
.sym 50581 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 50584 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 50598 addressW[3]
.sym 50599 addressW[4]
.sym 50843 addressW[4]
.sym 51091 ram.0.3.0_RCLKE
.sym 51196 addressW[10]
.sym 51199 addressW[10]
.sym 51208 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 51336 ram.0.1.0_RCLKE
.sym 51342 addressW[3]
.sym 51586 addressW[3]
.sym 51688 addressW[8]
.sym 51828 inM[8]
.sym 51830 addressW[3]
.sym 51831 addressW[4]
.sym 51946 inM[9]
.sym 52057 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 52186 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 52370 sram_oen$SB_IO_OUT
.sym 52373 sram_wen$SB_IO_OUT
.sym 52382 sram_wen$SB_IO_OUT
.sym 52383 sram_oen$SB_IO_OUT
.sym 52395 prom_data[0]
.sym 52401 prom_data[1]
.sym 52406 inM[14]
.sym 52411 addressW[3]
.sym 52413 addressW[4]
.sym 52429 sram_data[3]$SB_IO_IN
.sym 52442 data_rx[10]
.sym 52445 data_rx[14]
.sym 52448 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 52449 sram_addr[14]$SB_IO_OUT
.sym 52450 inM[10]
.sym 52456 inM[14]
.sym 52459 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52461 sram_addr[10]$SB_IO_OUT
.sym 52462 rcv
.sym 52463 data_rx[12]
.sym 52464 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52465 inM[12]
.sym 52467 sram_addr[12]$SB_IO_OUT
.sym 52470 rcv
.sym 52471 inM[14]
.sym 52484 rcv
.sym 52485 inM[12]
.sym 52494 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52495 data_rx[12]
.sym 52496 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 52497 sram_addr[12]$SB_IO_OUT
.sym 52501 inM[10]
.sym 52503 rcv
.sym 52506 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 52507 sram_addr[14]$SB_IO_OUT
.sym 52508 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52509 data_rx[14]
.sym 52512 data_rx[10]
.sym 52513 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52514 sram_addr[10]$SB_IO_OUT
.sym 52515 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 52516 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52517 clk$SB_IO_IN_$glb_clk
.sym 52518 rstn_SB_LUT4_I3_O_$glb_sr
.sym 52519 sram_data[0]$SB_IO_IN
.sym 52521 sram_data[1]$SB_IO_IN
.sym 52523 data_rx[11]
.sym 52525 cpu.inM_SB_LUT4_O_2_I3
.sym 52527 cpu.inM_SB_LUT4_O_6_I3
.sym 52528 cpu.inM_SB_LUT4_O_1_I3
.sym 52530 data_rx[15]
.sym 52538 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 52539 pc[3]
.sym 52540 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 52541 sram_addr[14]$SB_IO_OUT
.sym 52543 rstn
.sym 52544 pc[4]
.sym 52545 pc[2]
.sym 52546 rstn
.sym 52551 sram_data[1]$SB_IO_IN
.sym 52553 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52555 sram_data[0]$SB_IO_IN
.sym 52563 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52564 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 52565 sram_data[15]$SB_IO_IN
.sym 52567 inM[9]
.sym 52571 cpu.inM_SB_LUT4_O_12_I2
.sym 52573 cpu.inM_SB_LUT4_O_14_I2
.sym 52577 rcv
.sym 52578 addressW[3]
.sym 52581 sram_data_$_TBUF__Y_E
.sym 52585 inM[11]
.sym 52586 inM[12]
.sym 52587 cpu.inM_SB_LUT4_O_9_I2
.sym 52606 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52612 sram_addr[3]$SB_IO_OUT
.sym 52626 sram_addr[5]$SB_IO_OUT
.sym 52640 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52641 sram_addr[5]$SB_IO_OUT
.sym 52647 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52648 sram_addr[3]$SB_IO_OUT
.sym 52682 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 52684 cpu.regAn_SB_DFFSR_Q_3_D
.sym 52685 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52686 addressR[4]
.sym 52687 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 52688 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 52689 addressR[9]
.sym 52692 ram.0.3.0_RCLKE
.sym 52694 pc[0]
.sym 52695 addressW[8]
.sym 52697 addressW[0]
.sym 52698 cpu.inM_SB_LUT4_O_I3
.sym 52700 sram_addr[3]$SB_IO_OUT
.sym 52701 sram_addr[11]$SB_IO_OUT
.sym 52702 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52706 cpu.inM_SB_LUT4_O_2_I3
.sym 52709 cpu.inM_SB_LUT4_O_10_I2
.sym 52710 addressW[3]
.sym 52711 cpu.regI[12]
.sym 52712 cpu.regI[9]
.sym 52713 rstn
.sym 52714 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52715 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 52717 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 52725 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52736 addressR[3]
.sym 52740 sram_addr[1]$SB_IO_OUT
.sym 52741 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52743 addressR[4]
.sym 52746 addressR[9]
.sym 52747 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52748 sram_addr[8]$SB_IO_OUT
.sym 52756 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52757 sram_addr[1]$SB_IO_OUT
.sym 52758 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52759 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52768 sram_addr[8]$SB_IO_OUT
.sym 52770 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52781 addressR[9]
.sym 52794 addressR[3]
.sym 52799 addressR[4]
.sym 52802 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 52803 clk$SB_IO_IN_$glb_clk
.sym 52804 rstn_SB_LUT4_I3_O_$glb_sr
.sym 52806 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 52807 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52809 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 52810 addressW[2]
.sym 52811 cpu.regM[6]
.sym 52812 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 52813 addressW[9]
.sym 52814 cpu.regI[5]
.sym 52815 ram.0.0.0_RCLKE
.sym 52816 ram.0.1.0_RCLKE
.sym 52817 cpu.inM_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 52819 pc[3]
.sym 52820 cpu.state[1]
.sym 52822 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 52824 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 52826 cpu.regAn_SB_DFFSR_Q_8_D
.sym 52827 addressW[9]
.sym 52828 bootn
.sym 52829 ram.0.1.0_WCLKE
.sym 52830 addressW[12]
.sym 52831 ram.0.0.0_RCLKE
.sym 52832 sram_data[14]$SB_IO_IN
.sym 52833 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52834 addressW[9]
.sym 52835 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52836 ram.0.0.0_WCLKE
.sym 52837 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 52838 addressW[3]
.sym 52839 sram_data[11]$SB_IO_IN
.sym 52840 addressW[4]
.sym 52846 addressW[1]
.sym 52847 rcv
.sym 52849 cpu.inM_SB_LUT4_O_2_I2
.sym 52850 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 52852 cpu.inM_SB_LUT4_O_3_I2
.sym 52853 sram_addr[15]$SB_IO_OUT
.sym 52854 cpu.inM_SB_LUT4_O_13_I3
.sym 52855 cpu.inM_SB_LUT4_O_3_I3
.sym 52856 sram_data[14]$SB_IO_IN
.sym 52858 cpu.inM_SB_LUT4_O_10_I3
.sym 52859 cpu.regI[12]
.sym 52860 rstn
.sym 52862 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52863 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 52865 addressW[0]
.sym 52866 cpu.inM_SB_LUT4_O_2_I3
.sym 52867 cpu.inM_SB_LUT4_O_13_I2
.sym 52868 sram_addr[7]$SB_IO_OUT
.sym 52869 cpu.inM_SB_LUT4_O_10_I2
.sym 52870 addressW[14]
.sym 52872 cpu.regI[9]
.sym 52873 sram_addr[4]$SB_IO_OUT
.sym 52874 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 52875 cpu.regM[14]
.sym 52877 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 52885 cpu.inM_SB_LUT4_O_2_I2
.sym 52886 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52887 sram_addr[15]$SB_IO_OUT
.sym 52888 cpu.inM_SB_LUT4_O_2_I3
.sym 52891 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52892 cpu.inM_SB_LUT4_O_13_I2
.sym 52893 sram_addr[4]$SB_IO_OUT
.sym 52894 cpu.inM_SB_LUT4_O_13_I3
.sym 52897 cpu.inM_SB_LUT4_O_10_I3
.sym 52898 sram_addr[7]$SB_IO_OUT
.sym 52899 cpu.inM_SB_LUT4_O_10_I2
.sym 52900 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 52903 addressW[1]
.sym 52904 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 52906 addressW[0]
.sym 52909 sram_data[14]$SB_IO_IN
.sym 52910 cpu.inM_SB_LUT4_O_3_I3
.sym 52911 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 52912 cpu.inM_SB_LUT4_O_3_I2
.sym 52915 cpu.regI[12]
.sym 52916 addressW[14]
.sym 52917 cpu.regM[14]
.sym 52918 cpu.regI[9]
.sym 52921 rstn
.sym 52922 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 52923 rcv
.sym 52924 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 52925 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 52926 clk$SB_IO_IN_$glb_clk
.sym 52927 rstn_SB_LUT4_I3_O_$glb_sr
.sym 52929 addressW[13]
.sym 52930 cpu.regM[11]
.sym 52931 addressW[11]
.sym 52933 ram.0.2.0_WCLKE
.sym 52934 ram.0.1.0_WCLKE
.sym 52937 addressW[2]
.sym 52940 addressW[1]
.sym 52941 addressW[10]
.sym 52942 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 52943 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 52944 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 52945 addressR[3]
.sym 52946 cpu.regI[3]
.sym 52947 inM[8]
.sym 52948 inM[6]
.sym 52949 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 52950 sram_data[12]$SB_IO_IN
.sym 52951 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52952 ram.0.1.0_RCLKE
.sym 52954 inM[9]
.sym 52955 ram.0.2.0_WCLKE
.sym 52956 cpu.regI[11]
.sym 52958 addressW[2]
.sym 52959 ram.0.0.0_RCLKE
.sym 52961 ram.0.3.0_RDATA
.sym 52963 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 52969 addressW[14]
.sym 52971 addressW[8]
.sym 52973 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 52974 addressW[15]
.sym 52975 addressW[12]
.sym 52976 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 52977 addressW[9]
.sym 52978 cpu.regM[15]
.sym 52979 cpu.regM[4]
.sym 52981 cpu.regI[12]
.sym 52982 addressR[12]
.sym 52983 addressW[10]
.sym 52984 cpu.regI[9]
.sym 52986 addressW[13]
.sym 52987 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52988 addressW[11]
.sym 52993 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52994 addressW[13]
.sym 53000 addressW[4]
.sym 53002 addressW[14]
.sym 53003 addressW[15]
.sym 53004 addressW[12]
.sym 53005 addressW[11]
.sym 53008 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 53009 addressW[12]
.sym 53010 addressW[11]
.sym 53014 addressW[13]
.sym 53015 addressW[9]
.sym 53016 addressW[8]
.sym 53017 addressW[10]
.sym 53020 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53023 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 53026 cpu.regM[15]
.sym 53027 cpu.regI[12]
.sym 53028 cpu.regI[9]
.sym 53029 addressW[15]
.sym 53032 cpu.regM[4]
.sym 53033 addressW[4]
.sym 53034 cpu.regI[12]
.sym 53035 cpu.regI[9]
.sym 53040 addressR[12]
.sym 53044 addressW[13]
.sym 53045 addressW[14]
.sym 53046 addressW[15]
.sym 53047 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53048 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 53049 clk$SB_IO_IN_$glb_clk
.sym 53050 rstn_SB_LUT4_I3_O_$glb_sr
.sym 53051 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 53052 ram.0.3.0_WCLKE
.sym 53053 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 53054 addressR[11]
.sym 53056 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53057 cpu.regAn_SB_DFFSR_Q_1_D
.sym 53060 ram.0.2.0_WCLKE
.sym 53061 ram.0.2.0_RCLKE
.sym 53064 ram.0.1.0_WCLKE
.sym 53065 cpu.ALU.yn_SB_LUT4_O_13_I2
.sym 53067 ram.0.0.0_WCLKE
.sym 53068 addressW[0]
.sym 53069 addressR[13]
.sym 53070 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 53072 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 53074 cpu.state[1]
.sym 53075 inM[12]
.sym 53081 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 53082 cpu.inM_SB_LUT4_O_6_I2
.sym 53083 ram.0.1.0_WCLKE
.sym 53084 inM[12]
.sym 53086 inM[11]
.sym 53093 cpu.regAn_SB_DFFSR_Q_1_D
.sym 53095 inM[12]
.sym 53097 addressR[12]
.sym 53098 addressW[12]
.sym 53099 cpu.regAn_SB_DFFSR_Q_D
.sym 53102 cpu.regI[5]
.sym 53104 ram.0.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 53107 cpu.regI[5]
.sym 53112 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53114 rstn
.sym 53116 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 53117 cpu.state[1]
.sym 53120 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53122 cpu.regI[12]
.sym 53123 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 53125 cpu.regI[5]
.sym 53126 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53127 cpu.state[1]
.sym 53128 inM[12]
.sym 53131 cpu.regAn_SB_DFFSR_Q_D
.sym 53132 rstn
.sym 53133 cpu.regAn_SB_DFFSR_Q_1_D
.sym 53138 ram.0.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 53139 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 53143 cpu.regAn_SB_DFFSR_Q_1_D
.sym 53145 cpu.regAn_SB_DFFSR_Q_D
.sym 53146 rstn
.sym 53149 cpu.state[1]
.sym 53150 cpu.regI[5]
.sym 53151 addressW[12]
.sym 53152 addressR[12]
.sym 53155 cpu.regAn_SB_DFFSR_Q_D
.sym 53167 cpu.regI[12]
.sym 53169 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 53170 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53172 clk$SB_IO_IN_$glb_clk
.sym 53173 rstn_SB_LUT4_I3_O_$glb_sr
.sym 53179 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 53182 inM[14]
.sym 53186 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 53187 ram.1.1.0_RDATA_1
.sym 53188 cpu.regI[5]
.sym 53189 addressR[11]
.sym 53190 cpu.regI[9]
.sym 53191 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53192 inM[15]
.sym 53193 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 53194 ram.0.2.0_RCLKE
.sym 53195 cpu.regI[5]
.sym 53197 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 53198 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53202 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 53203 cpu.state[1]
.sym 53204 ram.0.3.0_RCLKE
.sym 53206 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53208 cpu.regI[12]
.sym 53209 cpu.state[1]
.sym 53217 ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 53220 ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 53221 inM[1]
.sym 53222 ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 53223 ram.0.1.0_RDATA
.sym 53225 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 53226 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 53229 cpu.regAn_SB_DFFSR_Q_1_D
.sym 53230 cpu.regAn_SB_DFFSR_Q_D
.sym 53231 ram.0.3.0_RDATA
.sym 53233 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 53234 rstn
.sym 53236 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 53239 ram.0.0.0_RDATA
.sym 53240 ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 53241 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 53243 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 53245 ram.0.1.0_RCLKE_SB_LUT4_O_I3
.sym 53246 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 53248 cpu.regAn_SB_DFFSR_Q_D
.sym 53251 ram.0.1.0_RCLKE_SB_LUT4_O_I3
.sym 53254 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 53255 ram.0.3.0_RDATA
.sym 53256 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 53257 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 53260 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 53261 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 53262 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 53263 ram.0.0.0_RDATA
.sym 53269 inM[1]
.sym 53272 ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 53273 ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 53274 ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 53275 ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 53278 ram.0.1.0_RDATA
.sym 53279 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 53280 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 53281 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 53285 rstn
.sym 53287 cpu.regAn_SB_DFFSR_Q_1_D
.sym 53290 ram.0.1.0_RCLKE_SB_LUT4_O_I3
.sym 53291 cpu.regAn_SB_DFFSR_Q_D
.sym 53295 clk$SB_IO_IN_$glb_clk
.sym 53297 ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 53298 ram.5.1.0_RDATA_1
.sym 53299 ram.0.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 53300 cpu.inM_SB_LUT4_O_6_I2
.sym 53301 ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 53303 ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 53305 inM[8]
.sym 53308 inM[8]
.sym 53309 ram.0.1.0_RCLKE
.sym 53310 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 53311 addressW[0]
.sym 53312 addressW[10]
.sym 53313 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 53314 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 53316 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 53317 inM[5]
.sym 53319 ram.0.1.0_RDATA
.sym 53320 inM[4]
.sym 53325 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 53327 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 53330 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 53332 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 53339 ram.0.2.0_RDATA_1
.sym 53354 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 53360 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 53361 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 53367 inM[0]
.sym 53389 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 53390 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 53391 ram.0.2.0_RDATA_1
.sym 53392 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 53409 inM[0]
.sym 53418 clk$SB_IO_IN_$glb_clk
.sym 53420 ram.5.1.0_RDATA_SB_LUT4_I0_O
.sym 53421 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 53422 ram.5.3.0_RDATA_SB_LUT4_I0_O
.sym 53424 ram.5.0.0_RDATA_SB_LUT4_I0_O
.sym 53426 cpu.inM_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 53427 ram.5.2.0_RDATA_SB_LUT4_I0_O
.sym 53428 ram.5.1.0_RDATA_1
.sym 53432 addressW[8]
.sym 53433 ram.0.2.0_RDATA_1
.sym 53434 ram.0.1.0_RDATA_1
.sym 53435 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53439 ram.0.0.0_RDATA_1
.sym 53440 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 53441 ram.0.3.0_RDATA_1
.sym 53443 inM[7]
.sym 53453 inM[0]
.sym 53464 cpu.regI[6]
.sym 53465 cpu.regI[5]
.sym 53467 addressR[6]
.sym 53468 inM[6]
.sym 53470 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53472 rstn
.sym 53473 cpu.state[1]
.sym 53480 cpu.regAn_SB_DFFSR_Q_6_D
.sym 53481 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53489 addressW[6]
.sym 53492 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 53508 rstn
.sym 53509 cpu.regAn_SB_DFFSR_Q_6_D
.sym 53513 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 53514 cpu.regI[6]
.sym 53515 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 53518 addressR[6]
.sym 53519 cpu.state[1]
.sym 53520 cpu.regI[5]
.sym 53521 addressW[6]
.sym 53531 cpu.regAn_SB_DFFSR_Q_6_D
.sym 53536 inM[6]
.sym 53537 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53538 cpu.state[1]
.sym 53539 cpu.regI[5]
.sym 53541 clk$SB_IO_IN_$glb_clk
.sym 53542 rstn_SB_LUT4_I3_O_$glb_sr
.sym 53549 ram.6.3.0_RDATA_1
.sym 53551 addressW[3]
.sym 53554 addressW[3]
.sym 53555 ram.0.0.0_RDATA
.sym 53556 inM[8]
.sym 53557 ram.5.1.0_RDATA
.sym 53558 ram.5.3.0_RDATA
.sym 53559 ram.5.2.0_RDATA
.sym 53561 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 53562 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 53563 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 53564 ram.5.0.0_RDATA
.sym 53565 inM[8]
.sym 53568 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 53572 inM[11]
.sym 53575 ram.0.1.0_WCLKE
.sym 53674 ram.6.3.0_RDATA_1
.sym 53675 addressW[4]
.sym 53676 addressW[4]
.sym 53680 ram.6.2.0_RDATA_1
.sym 53682 ram.5.2.0_RDATA_1
.sym 53797 ram.6.0.0_RDATA
.sym 53801 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 53920 ram.6.1.0_RDATA_1
.sym 54167 ram.0.3.0_RCLKE
.sym 54168 ram.0.3.0_RCLKE
.sym 54290 ram.0.0.0_RCLKE
.sym 54292 ram.0.1.0_RCLKE
.sym 54536 ram.0.2.0_RCLKE
.sym 54674 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 54677 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 54784 inM[8]
.sym 54797 addressW[2]
.sym 55027 addressW[3]
.sym 55030 addressW[3]
.sym 55041 $PACKER_VCC_NET
.sym 55151 addressW[4]
.sym 55152 addressW[4]
.sym 55534 ram.0.3.0_RCLKE
.sym 55643 ram.0.3.0_RCLKE
.sym 55662 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 55665 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 55765 ram.0.1.0_RCLKE
.sym 55785 addressW[2]
.sym 55909 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 56029 addressW[2]
.sym 56142 $PACKER_VCC_NET
.sym 56447 prom_data[0]
.sym 56449 sram_data_$_TBUF__Y_E
.sym 56450 prom_data[1]
.sym 56452 sram_data_$_TBUF__Y_E
.sym 56456 prom_data[0]
.sym 56460 sram_data_$_TBUF__Y_E
.sym 56468 sram_data_$_TBUF__Y_E
.sym 56470 prom_data[1]
.sym 56472 prom_data[3]
.sym 56473 prom_data[2]
.sym 56486 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 56489 addressW[2]
.sym 56493 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 56504 sram_data[15]$SB_IO_IN
.sym 56525 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 56532 inM[0]
.sym 56540 inM[1]
.sym 56547 inM[0]
.sym 56586 inM[1]
.sym 56593 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 56594 clk$SB_IO_IN_$glb_clk
.sym 56595 rstn_SB_LUT4_I3_O_$glb_sr
.sym 56596 sram_data[2]$SB_IO_IN
.sym 56598 sram_data[3]$SB_IO_IN
.sym 56600 cpu.inM_SB_LUT4_O_15_I3
.sym 56601 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 56602 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 56604 pc[0]
.sym 56605 cpu.inM_SB_LUT4_O_I3
.sym 56606 cpu.inM_SB_LUT4_O_1_I0
.sym 56607 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56613 cpu.regI[9]
.sym 56615 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 56618 sram_data_$_TBUF__Y_E
.sym 56621 inM[2]
.sym 56622 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 56623 rstn
.sym 56632 sram_data[2]$SB_IO_IN
.sym 56646 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 56650 inM[3]
.sym 56651 addressR[4]
.sym 56660 cpu.inM_SB_LUT4_O_1_I1
.sym 56662 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56663 sram_data[3]$SB_IO_IN
.sym 56664 cpu.regI[12]
.sym 56666 cpu.inM_SB_LUT4_O_11_I3
.sym 56677 sram_addr[11]$SB_IO_OUT
.sym 56679 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56682 sram_data[0]$SB_IO_IN
.sym 56686 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 56689 sram_data[15]$SB_IO_IN
.sym 56693 data_rx[11]
.sym 56694 rcv
.sym 56695 sram_addr[0]$SB_IO_OUT
.sym 56699 inM[11]
.sym 56700 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56701 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 56702 inM[15]
.sym 56708 data_rx[15]
.sym 56710 inM[11]
.sym 56711 rcv
.sym 56722 data_rx[15]
.sym 56723 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 56724 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 56725 sram_data[15]$SB_IO_IN
.sym 56734 sram_addr[11]$SB_IO_OUT
.sym 56735 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56736 data_rx[11]
.sym 56737 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 56740 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56741 sram_addr[0]$SB_IO_OUT
.sym 56742 sram_data[0]$SB_IO_IN
.sym 56743 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 56752 rcv
.sym 56753 inM[15]
.sym 56756 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56757 clk$SB_IO_IN_$glb_clk
.sym 56758 rstn_SB_LUT4_I3_O_$glb_sr
.sym 56759 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56760 cpu.regI[14]
.sym 56761 cpu.regM[5]
.sym 56762 cpu.inM_SB_LUT4_O_12_I3
.sym 56763 cpu.inM_SB_LUT4_O_14_I3
.sym 56764 cpu.inM_SB_LUT4_O_1_I2
.sym 56765 cpu.regM[3]
.sym 56766 cpu.regM[0]
.sym 56772 cpu.inM_SB_LUT4_O_1_I0
.sym 56773 addressW[4]
.sym 56774 sram_data[0]$SB_IO_IN
.sym 56775 sram_data[14]$SB_IO_IN
.sym 56776 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56778 sram_data[11]$SB_IO_IN
.sym 56779 ram.0.0.0_WCLKE
.sym 56780 sram_data[1]$SB_IO_IN
.sym 56781 ram.0.0.0_RCLKE
.sym 56782 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 56783 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 56784 cpu.regM[6]
.sym 56785 addressR[2]
.sym 56787 cpu.inM_SB_LUT4_O_5_I3
.sym 56788 cpu.inM_SB_LUT4_O_6_I3
.sym 56789 cpu.inM_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 56790 ram.2.0.0_RDATA
.sym 56791 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 56792 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56793 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56794 cpu.state[1]
.sym 56801 cpu.state[1]
.sym 56802 cpu.regAn_SB_DFFSR_Q_8_D
.sym 56804 addressW[9]
.sym 56806 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 56810 cpu.regI[5]
.sym 56811 inM[9]
.sym 56817 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 56818 cpu.regAn_SB_DFFSR_Q_3_D
.sym 56823 cpu.regI[9]
.sym 56827 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56830 rstn
.sym 56831 addressR[9]
.sym 56835 cpu.regAn_SB_DFFSR_Q_3_D
.sym 56836 rstn
.sym 56845 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 56846 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 56848 cpu.regI[9]
.sym 56851 cpu.regI[5]
.sym 56852 addressR[9]
.sym 56853 cpu.state[1]
.sym 56854 addressW[9]
.sym 56859 cpu.regAn_SB_DFFSR_Q_8_D
.sym 56863 rstn
.sym 56866 cpu.regAn_SB_DFFSR_Q_8_D
.sym 56869 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56870 cpu.state[1]
.sym 56871 inM[9]
.sym 56872 cpu.regI[5]
.sym 56876 cpu.regAn_SB_DFFSR_Q_3_D
.sym 56880 clk$SB_IO_IN_$glb_clk
.sym 56881 rstn_SB_LUT4_I3_O_$glb_sr
.sym 56882 cpu.regM[9]
.sym 56883 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 56884 cpu.regM[8]
.sym 56885 cpu.inM_SB_LUT4_O_9_I3
.sym 56886 addressW[1]
.sym 56887 cpu.regM[12]
.sym 56888 addressW[2]
.sym 56889 cpu.regM[13]
.sym 56892 ram.0.3.0_WCLKE
.sym 56894 addressW[3]
.sym 56896 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 56898 cpu.inM_SB_LUT4_O_14_I2
.sym 56899 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 56902 cpu.inM_SB_LUT4_O_12_I2
.sym 56903 cpu.instruction_SB_LUT4_O_8_I3
.sym 56904 pc[5]
.sym 56907 cpu.inM_SB_LUT4_O_15_I3
.sym 56908 addressW[2]
.sym 56912 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 56913 addressR[1]
.sym 56915 cpu.regM[9]
.sym 56916 ram.2.0.0_RDATA_1
.sym 56924 cpu.regI[3]
.sym 56929 addressR[3]
.sym 56932 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 56933 cpu.regI[9]
.sym 56934 cpu.regM[7]
.sym 56937 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 56938 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 56939 cpu.regI[12]
.sym 56940 addressW[7]
.sym 56941 cpu.inM_SB_LUT4_O_11_I3
.sym 56945 addressR[2]
.sym 56947 spi_ready
.sym 56949 cpu.inM_SB_LUT4_O_11_I2
.sym 56952 sram_addr[6]$SB_IO_OUT
.sym 56953 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56954 cpu.state[1]
.sym 56962 spi_ready
.sym 56963 addressR[2]
.sym 56964 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 56965 addressR[3]
.sym 56968 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 56970 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 56980 cpu.state[1]
.sym 56981 cpu.regI[3]
.sym 56987 addressR[2]
.sym 56992 sram_addr[6]$SB_IO_OUT
.sym 56993 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 56994 cpu.inM_SB_LUT4_O_11_I3
.sym 56995 cpu.inM_SB_LUT4_O_11_I2
.sym 56998 addressW[7]
.sym 56999 cpu.regM[7]
.sym 57000 cpu.regI[9]
.sym 57001 cpu.regI[12]
.sym 57002 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 57003 clk$SB_IO_IN_$glb_clk
.sym 57004 rstn_SB_LUT4_I3_O_$glb_sr
.sym 57005 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 57006 ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 57007 cpu.regM[2]
.sym 57008 ram.1.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 57010 ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 57011 cpu.inM_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 57012 cpu.regM[10]
.sym 57013 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 57016 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 57018 rcv
.sym 57021 cpu.inM_SB_LUT4_O_9_I2
.sym 57022 sram_addr[9]$SB_IO_OUT
.sym 57023 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 57025 addressW[3]
.sym 57026 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 57028 cpu.inM_SB_LUT4_O_8_I2
.sym 57029 ram.1.0.0_RDATA
.sym 57030 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57033 inM[3]
.sym 57034 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 57035 cpu.regM[12]
.sym 57039 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 57040 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 57049 addressW[11]
.sym 57052 addressW[12]
.sym 57053 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 57055 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 57057 addressR[11]
.sym 57058 cpu.inM_SB_LUT4_O_6_I3
.sym 57059 addressR[13]
.sym 57060 sram_data[11]$SB_IO_IN
.sym 57073 cpu.inM_SB_LUT4_O_6_I2
.sym 57088 addressR[13]
.sym 57091 cpu.inM_SB_LUT4_O_6_I2
.sym 57092 sram_data[11]$SB_IO_IN
.sym 57093 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 57094 cpu.inM_SB_LUT4_O_6_I3
.sym 57098 addressR[11]
.sym 57109 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 57111 addressW[11]
.sym 57112 addressW[12]
.sym 57116 addressW[11]
.sym 57117 addressW[12]
.sym 57118 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 57125 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 57126 clk$SB_IO_IN_$glb_clk
.sym 57127 rstn_SB_LUT4_I3_O_$glb_sr
.sym 57128 cpu.inM_SB_LUT4_O_15_I2
.sym 57129 ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 57130 cpu.inM_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 57131 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 57132 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 57133 ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 57134 ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 57135 ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 57141 ram.1.2.0_RDATA
.sym 57142 cpu.state[1]
.sym 57143 cpu.regI[12]
.sym 57144 addressW[13]
.sym 57145 cpu.regM[10]
.sym 57146 cpu.regI[12]
.sym 57147 addressR[13]
.sym 57149 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 57150 cpu.ALU.yn_SB_LUT4_O_I2
.sym 57151 ram.1.1.0_RDATA
.sym 57154 cpu.regI[12]
.sym 57156 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 57158 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 57159 inM[13]
.sym 57160 ram.1.0.0_RDATA_1
.sym 57161 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 57163 cpu.inM_SB_LUT4_O_7_I2
.sym 57171 cpu.regM[11]
.sym 57172 addressW[11]
.sym 57174 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57176 cpu.regI[9]
.sym 57177 cpu.regI[11]
.sym 57179 cpu.regI[5]
.sym 57180 cpu.regI[12]
.sym 57185 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 57187 inM[11]
.sym 57189 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 57191 addressW[12]
.sym 57194 cpu.state[1]
.sym 57196 addressR[11]
.sym 57199 cpu.regAn_SB_DFFSR_Q_1_D
.sym 57200 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 57202 cpu.state[1]
.sym 57203 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57204 inM[11]
.sym 57205 cpu.regI[5]
.sym 57209 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 57210 addressW[11]
.sym 57211 addressW[12]
.sym 57214 cpu.regM[11]
.sym 57215 addressW[11]
.sym 57216 cpu.regI[12]
.sym 57217 cpu.regI[9]
.sym 57222 cpu.regAn_SB_DFFSR_Q_1_D
.sym 57232 addressW[11]
.sym 57233 addressR[11]
.sym 57234 cpu.regI[5]
.sym 57235 cpu.state[1]
.sym 57238 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 57240 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 57241 cpu.regI[11]
.sym 57249 clk$SB_IO_IN_$glb_clk
.sym 57250 rstn_SB_LUT4_I3_O_$glb_sr
.sym 57251 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57252 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 57254 ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 57256 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57257 cpu.inM_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 57258 ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 57263 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 57264 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57265 addressW[4]
.sym 57267 ram.0.3.0_WCLKE
.sym 57268 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57269 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 57271 addressW[12]
.sym 57273 addressW[3]
.sym 57275 addressW[10]
.sym 57276 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57277 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 57278 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57280 cpu.inM_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 57282 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57283 ram.1.3.0_RDATA
.sym 57285 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57286 cpu.inM_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 57300 ram.0.1.0_RCLKE
.sym 57355 ram.0.1.0_RCLKE
.sym 57372 clk$SB_IO_IN_$glb_clk
.sym 57374 ram.6.2.0_RDATA_SB_LUT4_I0_O
.sym 57375 cpu.inM_SB_LUT4_O_4_I2
.sym 57376 cpu.inM_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 57377 cpu.inM_SB_LUT4_O_5_I2
.sym 57378 ram.6.1.0_RDATA_SB_LUT4_I0_O
.sym 57379 cpu.inM_SB_LUT4_O_7_I2
.sym 57380 ram.6.0.0_RDATA_SB_LUT4_I0_O
.sym 57381 ram.6.3.0_RDATA_SB_LUT4_I0_O
.sym 57382 inM[7]
.sym 57385 inM[7]
.sym 57386 ram.0.0.0_RCLKE
.sym 57387 addressW[7]
.sym 57388 inM[9]
.sym 57389 addressW[6]
.sym 57391 ram.0.3.0_RDATA
.sym 57393 cpu.regI[11]
.sym 57395 addressW[6]
.sym 57396 inM[0]
.sym 57398 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 57403 ram.1.3.0_RDATA_1
.sym 57404 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57407 ram.5.0.0_RDATA_1
.sym 57408 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 57417 ram.0.3.0_RDATA_1
.sym 57418 ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 57419 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57420 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 57421 cpu.inM_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 57422 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 57423 ram.0.0.0_RDATA_1
.sym 57425 ram.5.3.0_RDATA_SB_LUT4_I0_O
.sym 57426 ram.5.1.0_RDATA_1
.sym 57428 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57429 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57430 ram.0.1.0_RDATA_1
.sym 57431 ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 57433 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57435 ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 57437 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 57439 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 57444 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57445 ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 57448 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57449 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 57450 ram.0.1.0_RDATA_1
.sym 57451 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57455 ram.5.1.0_RDATA_1
.sym 57460 ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 57461 ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 57462 ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 57463 ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 57466 ram.5.3.0_RDATA_SB_LUT4_I0_O
.sym 57467 cpu.inM_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 57468 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 57469 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57472 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57473 ram.0.0.0_RDATA_1
.sym 57474 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57475 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57484 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 57485 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57486 ram.0.3.0_RDATA_1
.sym 57487 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 57497 ram.5.1.0_RDATA_1_SB_LUT4_I1_O
.sym 57498 ram.5.0.0_RDATA_1_SB_LUT4_I0_O
.sym 57499 ram.5.3.0_RDATA_1_SB_LUT4_I0_O
.sym 57500 ram.6.1.0_RDATA_1_SB_LUT4_I0_O
.sym 57501 ram.6.0.0_RDATA_1_SB_LUT4_I0_O
.sym 57502 cpu.inM_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 57503 cpu.inM_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 57504 ram.6.3.0_RDATA_1_SB_LUT4_I0_O
.sym 57505 inM[10]
.sym 57506 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 57507 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 57511 inM[11]
.sym 57515 inM[10]
.sym 57516 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57518 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 57519 inM[12]
.sym 57523 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57525 ram.6.2.0_RDATA
.sym 57531 inM[5]
.sym 57538 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57540 ram.5.0.0_RDATA
.sym 57543 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 57544 ram.5.3.0_RDATA
.sym 57545 ram.5.1.0_RDATA
.sym 57547 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 57548 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57549 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 57553 ram.5.2.0_RDATA
.sym 57554 ram.5.1.0_RDATA_SB_LUT4_I0_O
.sym 57555 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 57561 ram.5.2.0_RDATA_SB_LUT4_I0_O
.sym 57562 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 57563 inM[11]
.sym 57565 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57566 ram.5.0.0_RDATA_SB_LUT4_I0_O
.sym 57568 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 57569 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 57571 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 57572 ram.5.1.0_RDATA
.sym 57573 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 57574 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 57580 inM[11]
.sym 57583 ram.5.3.0_RDATA
.sym 57584 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 57585 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 57586 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 57595 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 57596 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 57597 ram.5.0.0_RDATA
.sym 57598 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 57607 ram.5.1.0_RDATA_SB_LUT4_I0_O
.sym 57608 ram.5.0.0_RDATA_SB_LUT4_I0_O
.sym 57610 ram.5.2.0_RDATA_SB_LUT4_I0_O
.sym 57613 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 57614 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 57615 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 57616 ram.5.2.0_RDATA
.sym 57618 clk$SB_IO_IN_$glb_clk
.sym 57623 ram.6.2.0_RDATA_1_SB_LUT4_I0_O
.sym 57624 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57625 ram.5.2.0_RDATA_1_SB_LUT4_I0_O
.sym 57626 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 57630 addressW[2]
.sym 57635 inM[2]
.sym 57639 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 57641 ram.0.3.0_RCLKE
.sym 57642 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 57647 ram.6.0.0_RDATA_1
.sym 57672 ram.6.3.0_RDATA_1
.sym 57732 ram.6.3.0_RDATA_1
.sym 57759 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 57874 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 57877 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 58001 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 58367 ram.0.3.0_WCLKE
.sym 58368 ram.0.3.0_WCLKE
.sym 58492 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 58982 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 58983 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 59105 addressW[2]
.sym 59106 addressW[2]
.sym 59350 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 59353 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 59731 $PACKER_VCC_NET
.sym 59861 addressW[1]
.sym 60454 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 60524 prom_data[2]
.sym 60526 sram_data_$_TBUF__Y_E
.sym 60527 prom_data[3]
.sym 60529 sram_data_$_TBUF__Y_E
.sym 60539 sram_data_$_TBUF__Y_E
.sym 60541 prom_data[3]
.sym 60542 prom_data[2]
.sym 60547 sram_data_$_TBUF__Y_E
.sym 60549 prom_data[5]
.sym 60550 rstn_SB_LUT4_I3_O
.sym 60553 prom_data[4]
.sym 60554 prom_data[7]
.sym 60555 sram_data_$_TBUF__Y_E
.sym 60564 addressW[1]
.sym 60566 cpu.inM_SB_LUT4_O_4_I2
.sym 60579 sram_data[2]$SB_IO_IN
.sym 60593 inM[2]
.sym 60602 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 60615 inM[3]
.sym 60625 inM[3]
.sym 60633 inM[2]
.sym 60670 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 60671 clk$SB_IO_IN_$glb_clk
.sym 60672 rstn_SB_LUT4_I3_O_$glb_sr
.sym 60673 sram_data[4]$SB_IO_IN
.sym 60675 sram_data[5]$SB_IO_IN
.sym 60677 data_rx[2]
.sym 60680 cpu.inM_SB_LUT4_O_8_I3
.sym 60681 data_rx[5]
.sym 60682 data_rx[9]
.sym 60683 data_rx[3]
.sym 60690 sram_data_$_TBUF__Y_E
.sym 60694 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 60695 sram_data[9]$SB_IO_IN
.sym 60697 ram.2.0.0_RDATA
.sym 60698 bootn
.sym 60700 rcv
.sym 60705 sram_data_$_TBUF__Y_E
.sym 60706 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60710 addressR[0]
.sym 60718 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 60720 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 60722 sram_data[5]$SB_IO_IN
.sym 60725 cpu.regD_SB_DFFESR_Q_E
.sym 60729 inM[7]
.sym 60730 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60731 sram_data[5]$SB_IO_IN
.sym 60732 sram_data[13]$SB_IO_IN
.sym 60733 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 60736 sram_data[4]$SB_IO_IN
.sym 60737 cpu.regI[5]
.sym 60738 inM[4]
.sym 60739 addressR[3]
.sym 60740 rcv
.sym 60742 cpu.inM_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 60743 cpu.inM_SB_LUT4_O_5_I2
.sym 60755 sram_addr[2]$SB_IO_OUT
.sym 60760 addressR[1]
.sym 60762 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60763 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 60764 sram_data[1]$SB_IO_IN
.sym 60766 addressR[0]
.sym 60768 addressR[3]
.sym 60770 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60772 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 60774 pc[0]
.sym 60775 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 60776 addressR[2]
.sym 60778 data_rx[2]
.sym 60784 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60785 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 60787 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 60788 sram_addr[2]$SB_IO_OUT
.sym 60789 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60790 data_rx[2]
.sym 60793 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 60795 addressR[3]
.sym 60796 addressR[2]
.sym 60799 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 60800 addressR[0]
.sym 60801 addressR[1]
.sym 60811 pc[0]
.sym 60812 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60814 addressR[0]
.sym 60817 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60818 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 60819 sram_data[1]$SB_IO_IN
.sym 60823 addressR[2]
.sym 60824 addressR[3]
.sym 60826 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 60829 addressR[0]
.sym 60830 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 60832 addressR[1]
.sym 60833 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 60834 clk$SB_IO_IN_$glb_clk
.sym 60835 rstn_SB_LUT4_I3_O_$glb_sr
.sym 60836 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60837 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 60838 data_rx[8]
.sym 60839 cpu.regD_SB_DFFESR_Q_E
.sym 60840 data_rx[0]
.sym 60841 cpu.regAn_SB_DFFSR_Q_8_D
.sym 60842 data_rx[13]
.sym 60843 cpu.inM_SB_LUT4_O_4_I3
.sym 60848 cpu.inM_SB_LUT4_O_15_I3
.sym 60849 pc[2]
.sym 60851 ram.2.0.0_RDATA_1
.sym 60852 sram_data[9]$SB_IO_IN
.sym 60854 pc[2]
.sym 60855 sram_data[2]$SB_IO_IN
.sym 60856 addressR[1]
.sym 60857 pc[3]
.sym 60858 pc[0]
.sym 60859 sram_addr[2]$SB_IO_OUT
.sym 60860 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 60861 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 60862 cpu.inM_SB_LUT4_O_8_I3
.sym 60864 cpu.regM[3]
.sym 60865 addressW[8]
.sym 60866 cpu.regM[0]
.sym 60868 cpu.regI[9]
.sym 60869 cpu.inM_SB_LUT4_O_7_I3
.sym 60870 ready
.sym 60871 inM[1]
.sym 60878 cpu.inM_SB_LUT4_O_1_I1
.sym 60879 cpu.instruction_SB_LUT4_O_8_I3
.sym 60880 cpu.inM_SB_LUT4_O_12_I2
.sym 60881 sram_data[3]$SB_IO_IN
.sym 60882 cpu.inM_SB_LUT4_O_1_I2
.sym 60883 cpu.inM_SB_LUT4_O_1_I0
.sym 60885 cpu.inM_SB_LUT4_O_14_I3
.sym 60886 addressR[4]
.sym 60887 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 60888 sram_data[14]$SB_IO_IN
.sym 60889 data_rx[5]
.sym 60890 cpu.regI[5]
.sym 60891 data_rx[3]
.sym 60892 cpu.inM_SB_LUT4_O_14_I2
.sym 60893 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60894 bootn
.sym 60895 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60896 cpu.state[1]
.sym 60897 sram_data[5]$SB_IO_IN
.sym 60900 cpu.inM_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 60901 cpu.inM_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 60903 inM[4]
.sym 60904 cpu.inM_SB_LUT4_O_12_I3
.sym 60905 data_rx[0]
.sym 60906 cpu.inM_SB_LUT4_O_1_I3
.sym 60907 cpu.inM_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 60910 cpu.regI[5]
.sym 60911 cpu.state[1]
.sym 60912 addressR[4]
.sym 60913 inM[4]
.sym 60916 bootn
.sym 60917 cpu.instruction_SB_LUT4_O_8_I3
.sym 60919 sram_data[14]$SB_IO_IN
.sym 60922 cpu.inM_SB_LUT4_O_12_I3
.sym 60923 data_rx[5]
.sym 60924 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60925 cpu.inM_SB_LUT4_O_12_I2
.sym 60928 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 60929 sram_data[5]$SB_IO_IN
.sym 60930 cpu.inM_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 60934 sram_data[3]$SB_IO_IN
.sym 60935 cpu.inM_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 60937 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 60940 data_rx[0]
.sym 60941 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60942 cpu.inM_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 60943 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60946 cpu.inM_SB_LUT4_O_14_I2
.sym 60947 data_rx[3]
.sym 60948 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60949 cpu.inM_SB_LUT4_O_14_I3
.sym 60952 cpu.inM_SB_LUT4_O_1_I2
.sym 60953 cpu.inM_SB_LUT4_O_1_I3
.sym 60954 cpu.inM_SB_LUT4_O_1_I1
.sym 60955 cpu.inM_SB_LUT4_O_1_I0
.sym 60956 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 60957 clk$SB_IO_IN_$glb_clk
.sym 60958 rstn_SB_LUT4_I3_O_$glb_sr
.sym 60960 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60961 cpu.ALU.yn_SB_LUT4_O_15_I2
.sym 60962 addressR[3]
.sym 60963 cpu.regAn_SB_DFFSR_Q_9_D
.sym 60964 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 60965 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 60966 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 60973 bootn
.sym 60974 pc[4]
.sym 60975 bootn
.sym 60978 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 60980 cpu.regI[5]
.sym 60981 cpu.inM_SB_LUT4_O_14_I3
.sym 60983 addressW[1]
.sym 60984 cpu.regM[5]
.sym 60985 addressR[2]
.sym 60986 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 60988 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 60989 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 60990 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 60992 cpu.regI[5]
.sym 60993 sram_data[10]$SB_IO_IN
.sym 61000 cpu.inM_SB_LUT4_O_5_I3
.sym 61002 cpu.regM[8]
.sym 61003 cpu.regI[12]
.sym 61005 addressW[2]
.sym 61006 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 61007 cpu.inM_SB_LUT4_O_4_I3
.sym 61008 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 61009 sram_addr[13]$SB_IO_OUT
.sym 61010 data_rx[8]
.sym 61012 cpu.inM_SB_LUT4_O_8_I2
.sym 61013 sram_data[8]$SB_IO_IN
.sym 61014 sram_addr[9]$SB_IO_OUT
.sym 61015 cpu.inM_SB_LUT4_O_9_I2
.sym 61018 cpu.inM_SB_LUT4_O_5_I2
.sym 61019 cpu.inM_SB_LUT4_O_9_I3
.sym 61021 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 61022 cpu.inM_SB_LUT4_O_8_I3
.sym 61024 sram_data[12]$SB_IO_IN
.sym 61025 addressW[8]
.sym 61026 cpu.inM_SB_LUT4_O_4_I2
.sym 61028 cpu.regI[9]
.sym 61029 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61030 addressR[1]
.sym 61033 cpu.inM_SB_LUT4_O_8_I3
.sym 61034 sram_addr[9]$SB_IO_OUT
.sym 61035 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 61036 cpu.inM_SB_LUT4_O_8_I2
.sym 61039 cpu.regI[9]
.sym 61040 cpu.regM[8]
.sym 61041 cpu.regI[12]
.sym 61042 addressW[8]
.sym 61045 sram_data[8]$SB_IO_IN
.sym 61046 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 61047 cpu.inM_SB_LUT4_O_9_I2
.sym 61048 cpu.inM_SB_LUT4_O_9_I3
.sym 61051 data_rx[8]
.sym 61053 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 61054 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61058 addressR[1]
.sym 61063 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 61064 cpu.inM_SB_LUT4_O_5_I3
.sym 61065 sram_data[12]$SB_IO_IN
.sym 61066 cpu.inM_SB_LUT4_O_5_I2
.sym 61072 addressW[2]
.sym 61075 cpu.inM_SB_LUT4_O_4_I3
.sym 61076 sram_addr[13]$SB_IO_OUT
.sym 61077 cpu.inM_SB_LUT4_O_4_I2
.sym 61078 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 61079 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 61080 clk$SB_IO_IN_$glb_clk
.sym 61081 rstn_SB_LUT4_I3_O_$glb_sr
.sym 61083 cpu.regAn_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 61084 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 61085 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61086 cpu.regAn_SB_DFFSR_Q_10_D
.sym 61087 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 61088 cpu.ALU.yn_SB_LUT4_O_12_I2
.sym 61089 addressR[2]
.sym 61090 addressW[1]
.sym 61094 inM[13]
.sym 61096 cpu.inM_SB_LUT4_O_11_I3
.sym 61097 cpu.inM_SB_LUT4_O_1_I1
.sym 61098 inM[15]
.sym 61099 cpu.regI[12]
.sym 61100 addressR[0]
.sym 61101 sram_data[8]$SB_IO_IN
.sym 61103 addressW[6]
.sym 61104 addressW[1]
.sym 61105 sram_addr[13]$SB_IO_OUT
.sym 61106 cpu.ALU.yn_SB_LUT4_O_15_I2
.sym 61109 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 61111 addressW[1]
.sym 61114 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 61115 cpu.regI[6]
.sym 61123 cpu.inM_SB_LUT4_O_15_I2
.sym 61124 ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 61125 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61126 ram.1.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 61127 ram.1.1.0_RDATA
.sym 61129 ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 61131 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 61132 addressW[13]
.sym 61134 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61135 ram.1.2.0_RDATA
.sym 61136 cpu.inM_SB_LUT4_O_15_I3
.sym 61137 cpu.regI[12]
.sym 61138 cpu.regM[13]
.sym 61139 cpu.inM_SB_LUT4_O_7_I3
.sym 61140 cpu.regI[9]
.sym 61141 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61142 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61144 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61146 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61147 sram_data[2]$SB_IO_IN
.sym 61148 ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 61149 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61150 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61152 ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 61153 sram_data[10]$SB_IO_IN
.sym 61154 cpu.inM_SB_LUT4_O_7_I2
.sym 61156 addressW[13]
.sym 61157 cpu.regI[12]
.sym 61158 cpu.regM[13]
.sym 61159 cpu.regI[9]
.sym 61162 ram.1.2.0_RDATA
.sym 61163 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61164 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61165 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61168 cpu.inM_SB_LUT4_O_15_I3
.sym 61169 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 61170 cpu.inM_SB_LUT4_O_15_I2
.sym 61171 sram_data[2]$SB_IO_IN
.sym 61175 ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 61176 ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 61177 ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 61186 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61187 ram.1.1.0_RDATA
.sym 61188 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61189 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61192 ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 61193 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61194 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61195 ram.1.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 61198 sram_data[10]$SB_IO_IN
.sym 61199 cpu.inM_SB_LUT4_O_7_I2
.sym 61200 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 61201 cpu.inM_SB_LUT4_O_7_I3
.sym 61202 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 61203 clk$SB_IO_IN_$glb_clk
.sym 61204 rstn_SB_LUT4_I3_O_$glb_sr
.sym 61205 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 61206 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61207 cpu.ALU.yn[4]
.sym 61208 cpu.regAn_SB_DFFSR_Q_11_D
.sym 61209 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 61211 addressR[1]
.sym 61212 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 61217 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 61218 addressW[10]
.sym 61219 cpu.state[1]
.sym 61220 cpu.regI[2]
.sym 61222 addressR[2]
.sym 61223 cpu.regI[13]
.sym 61224 pc[1]
.sym 61225 cpu.regM[6]
.sym 61226 bootn
.sym 61228 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 61229 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 61230 inM[12]
.sym 61232 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 61235 cpu.inM_SB_LUT4_O_5_I2
.sym 61236 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61238 cpu.inM_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 61239 cpu.regI[5]
.sym 61246 inM[3]
.sym 61248 cpu.inM_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 61249 ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 61250 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61251 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61252 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61253 ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 61254 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61255 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61256 cpu.regM[12]
.sym 61257 addressW[12]
.sym 61258 ram.1.0.0_RDATA
.sym 61259 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61260 ram.1.2.0_RDATA_1
.sym 61261 ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 61262 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61264 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61265 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61266 ram.1.3.0_RDATA
.sym 61267 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61270 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61271 ram.1.1.0_RDATA_1
.sym 61272 cpu.regI[9]
.sym 61273 cpu.regI[12]
.sym 61275 ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 61277 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61279 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61280 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61281 cpu.inM_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 61282 ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 61285 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61286 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61287 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61288 ram.1.3.0_RDATA
.sym 61291 ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 61293 ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 61294 ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 61298 inM[3]
.sym 61303 addressW[12]
.sym 61304 cpu.regM[12]
.sym 61305 cpu.regI[12]
.sym 61306 cpu.regI[9]
.sym 61309 ram.1.2.0_RDATA_1
.sym 61310 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61311 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61312 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61315 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61316 ram.1.0.0_RDATA
.sym 61317 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61318 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 61321 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61322 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61323 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61324 ram.1.1.0_RDATA_1
.sym 61326 clk$SB_IO_IN_$glb_clk
.sym 61329 inM[9]
.sym 61331 ram.6.3.0_RDATA
.sym 61332 cpu.ALU.yn[0]
.sym 61335 cpu.ALU.yn[7]
.sym 61336 inM[15]
.sym 61341 addressR[1]
.sym 61343 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 61344 cpu.regI[7]
.sym 61348 ram.1.2.0_RDATA_1
.sym 61349 inM[14]
.sym 61350 cpu.regM[9]
.sym 61351 addressW[2]
.sym 61352 inM[10]
.sym 61355 addressR[10]
.sym 61356 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 61357 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 61358 cpu.regI[8]
.sym 61360 cpu.regI[6]
.sym 61362 cpu.regI[10]
.sym 61363 inM[1]
.sym 61372 inM[13]
.sym 61373 ram.1.0.0_RDATA_1
.sym 61374 ram.0.0.0_RCLKE
.sym 61377 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61379 inM[2]
.sym 61382 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61385 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61390 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61393 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61394 ram.1.3.0_RDATA_1
.sym 61395 ram.0.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 61396 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61399 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61405 inM[2]
.sym 61410 inM[13]
.sym 61420 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61421 ram.1.3.0_RDATA_1
.sym 61422 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61423 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61432 ram.0.0.0_RCLKE
.sym 61440 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61441 ram.0.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 61444 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61445 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61446 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61447 ram.1.0.0_RDATA_1
.sym 61449 clk$SB_IO_IN_$glb_clk
.sym 61451 inM[12]
.sym 61452 inM[11]
.sym 61453 cpu.ALU.yn[14]
.sym 61455 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_I1_O
.sym 61456 cpu.ALU.yn[12]
.sym 61457 inM[10]
.sym 61458 cpu.ALU.out_SB_LUT4_O_2_I2
.sym 61463 inM[3]
.sym 61465 inM[2]
.sym 61466 inM[5]
.sym 61468 cpu.ALU.yn[7]
.sym 61469 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 61472 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 61473 ram.1.0.0_RDATA
.sym 61474 inM[7]
.sym 61475 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61480 inM[10]
.sym 61481 addressR[10]
.sym 61483 cpu.regI[5]
.sym 61484 inM[12]
.sym 61492 ram.6.2.0_RDATA_SB_LUT4_I0_O
.sym 61493 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 61494 cpu.inM_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 61495 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61497 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61498 cpu.inM_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 61499 ram.6.3.0_RDATA_1_SB_LUT4_I0_O
.sym 61500 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61501 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 61502 ram.5.3.0_RDATA_1_SB_LUT4_I0_O
.sym 61503 ram.6.3.0_RDATA
.sym 61505 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61506 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61507 cpu.inM_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 61508 ram.6.2.0_RDATA
.sym 61510 ram.6.1.0_RDATA
.sym 61511 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61513 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61514 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61515 ram.6.3.0_RDATA_SB_LUT4_I0_O
.sym 61517 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61518 ram.6.0.0_RDATA
.sym 61520 ram.6.1.0_RDATA_SB_LUT4_I0_O
.sym 61521 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61522 ram.6.0.0_RDATA_SB_LUT4_I0_O
.sym 61525 ram.6.2.0_RDATA
.sym 61526 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 61527 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61528 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61531 ram.6.3.0_RDATA_SB_LUT4_I0_O
.sym 61532 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61533 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61534 cpu.inM_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 61537 ram.6.2.0_RDATA_SB_LUT4_I0_O
.sym 61538 ram.6.1.0_RDATA_SB_LUT4_I0_O
.sym 61540 ram.6.0.0_RDATA_SB_LUT4_I0_O
.sym 61543 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61544 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61545 ram.6.3.0_RDATA_1_SB_LUT4_I0_O
.sym 61546 cpu.inM_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 61549 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 61550 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61551 ram.6.1.0_RDATA
.sym 61552 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61555 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61556 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 61557 ram.5.3.0_RDATA_1_SB_LUT4_I0_O
.sym 61558 cpu.inM_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 61561 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 61562 ram.6.0.0_RDATA
.sym 61563 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61564 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61567 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 61568 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61569 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61570 ram.6.3.0_RDATA
.sym 61575 addressR[10]
.sym 61576 ram.6.1.0_RDATA
.sym 61578 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 61579 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 61580 cpu.regAn_SB_DFFSR_Q_2_D
.sym 61581 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61585 addressW[1]
.sym 61587 cpu.regI[8]
.sym 61589 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61592 ram.1.0.0_RDATA_1
.sym 61593 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 61599 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 61602 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 61603 addressW[1]
.sym 61604 ram.6.0.0_RDATA
.sym 61615 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61616 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61617 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61618 ram.6.2.0_RDATA_1_SB_LUT4_I0_O
.sym 61619 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61620 ram.5.0.0_RDATA_1
.sym 61621 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61623 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61624 ram.5.0.0_RDATA_1_SB_LUT4_I0_O
.sym 61626 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61627 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61628 ram.5.2.0_RDATA_1_SB_LUT4_I0_O
.sym 61629 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61632 ram.5.1.0_RDATA_1
.sym 61634 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61635 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61636 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61637 ram.6.3.0_RDATA_1
.sym 61638 ram.6.0.0_RDATA_1
.sym 61639 ram.5.1.0_RDATA_1_SB_LUT4_I1_O
.sym 61641 ram.5.3.0_RDATA_1
.sym 61642 ram.6.1.0_RDATA_1_SB_LUT4_I0_O
.sym 61643 ram.6.0.0_RDATA_1_SB_LUT4_I0_O
.sym 61646 ram.6.1.0_RDATA_1
.sym 61648 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61649 ram.5.1.0_RDATA_1
.sym 61650 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61651 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61654 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61655 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61656 ram.5.0.0_RDATA_1
.sym 61657 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61660 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61661 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61662 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61663 ram.5.3.0_RDATA_1
.sym 61666 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 61667 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61668 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61669 ram.6.1.0_RDATA_1
.sym 61672 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61673 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61674 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 61675 ram.6.0.0_RDATA_1
.sym 61679 ram.5.2.0_RDATA_1_SB_LUT4_I0_O
.sym 61680 ram.5.1.0_RDATA_1_SB_LUT4_I1_O
.sym 61681 ram.5.0.0_RDATA_1_SB_LUT4_I0_O
.sym 61684 ram.6.1.0_RDATA_1_SB_LUT4_I0_O
.sym 61685 ram.6.2.0_RDATA_1_SB_LUT4_I0_O
.sym 61687 ram.6.0.0_RDATA_1_SB_LUT4_I0_O
.sym 61690 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 61691 ram.6.3.0_RDATA_1
.sym 61692 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 61693 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61699 ram.5.3.0_RDATA_1
.sym 61713 cpu.state[1]
.sym 61715 ram.1.3.0_RDATA
.sym 61716 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 61718 addressW[10]
.sym 61720 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 61732 ram.6.1.0_RDATA_1
.sym 61740 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61745 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61750 inM[10]
.sym 61752 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61753 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61754 inM[12]
.sym 61756 ram.6.2.0_RDATA_1
.sym 61764 ram.5.2.0_RDATA_1
.sym 61766 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61789 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61790 ram.6.2.0_RDATA_1
.sym 61791 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61792 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61797 inM[12]
.sym 61801 ram.5.2.0_RDATA_1
.sym 61802 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61803 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 61804 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 61808 inM[10]
.sym 61818 clk$SB_IO_IN_$glb_clk
.sym 61835 ram.1.3.0_RDATA_1
.sym 61836 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61839 addressW[5]
.sym 61842 ram.5.0.0_RDATA_1
.sym 61955 ram.6.2.0_RDATA
.sym 62082 ram.6.0.0_RDATA_1
.sym 62094 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 62325 addressW[5]
.sym 62336 inM[9]
.sym 63058 addressW[1]
.sym 63061 addressW[1]
.sym 63074 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 63187 $PACKER_VCC_NET
.sym 63812 inM[9]
.sym 64062 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 64530 addressW[1]
.sym 64595 cpu.pc_SB_DFFESR_Q_E
.sym 64599 cpu.regD_SB_DFFESR_Q_E
.sym 64600 prom_data[4]
.sym 64602 sram_data_$_TBUF__Y_E
.sym 64603 prom_data[5]
.sym 64605 sram_data_$_TBUF__Y_E
.sym 64613 prom_data[4]
.sym 64615 sram_data_$_TBUF__Y_E
.sym 64617 prom_data[5]
.sym 64621 sram_data_$_TBUF__Y_E
.sym 64623 cpu.regD_SB_DFFESR_Q_E
.sym 64627 cpu.regI[9]
.sym 64630 cpu.regM[1]
.sym 64639 inM[9]
.sym 64643 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 64644 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 64657 sram_data[6]$SB_IO_IN
.sym 64659 sram_data[13]$SB_IO_IN
.sym 64677 bootn
.sym 64682 inM[5]
.sym 64685 inM[7]
.sym 64687 rstn
.sym 64693 inM[4]
.sym 64694 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 64700 inM[5]
.sym 64709 rstn
.sym 64725 inM[4]
.sym 64731 inM[7]
.sym 64737 bootn
.sym 64746 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 64747 clk$SB_IO_IN_$glb_clk
.sym 64748 rstn_SB_LUT4_I3_O_$glb_sr
.sym 64749 sram_data[6]$SB_IO_IN
.sym 64751 sram_data[7]$SB_IO_IN
.sym 64755 new_data_rx[2]
.sym 64756 new_data_rx[3]
.sym 64757 new_data_rx[5]
.sym 64759 cpu.inM_SB_LUT4_O_I2
.sym 64760 new_data_rx[4]
.sym 64766 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 64768 rstn
.sym 64769 inM[0]
.sym 64770 addressW[0]
.sym 64773 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 64776 cpu.regI[9]
.sym 64790 cpu.regI[9]
.sym 64791 cpu.inM_SB_LUT4_O_I3
.sym 64795 cpu.state[1]
.sym 64796 inM[2]
.sym 64799 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 64802 inM[5]
.sym 64803 addressR[1]
.sym 64804 bootn
.sym 64807 inM[8]
.sym 64810 addressR[0]
.sym 64811 cpu.regI[9]
.sym 64812 sram_data[6]$SB_IO_IN
.sym 64813 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 64815 new_data_rx[4]
.sym 64816 sram_data[7]$SB_IO_IN
.sym 64822 inM[5]
.sym 64838 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 64840 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 64843 data_rx[9]
.sym 64845 sram_data[9]$SB_IO_IN
.sym 64848 new_data_rx[2]
.sym 64849 new_data_rx[3]
.sym 64850 new_data_rx[5]
.sym 64851 inM[9]
.sym 64853 inM[2]
.sym 64855 rcv
.sym 64856 inM[5]
.sym 64857 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 64859 inM[3]
.sym 64863 new_data_rx[2]
.sym 64864 inM[2]
.sym 64865 rcv
.sym 64881 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 64882 data_rx[9]
.sym 64883 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 64884 sram_data[9]$SB_IO_IN
.sym 64887 new_data_rx[5]
.sym 64889 rcv
.sym 64890 inM[5]
.sym 64895 inM[9]
.sym 64896 rcv
.sym 64899 rcv
.sym 64900 new_data_rx[3]
.sym 64901 inM[3]
.sym 64909 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 64910 clk$SB_IO_IN_$glb_clk
.sym 64911 rstn_SB_LUT4_I3_O_$glb_sr
.sym 64912 new_data_rx[6]
.sym 64913 uart_rx.load_SB_LUT4_I2_O
.sym 64914 cpu.regI[4]
.sym 64915 uart_rx.load_SB_LUT4_I2_O
.sym 64916 new_data_rx[7]
.sym 64917 new_data_rx[1]
.sym 64918 new_data_rx[0]
.sym 64923 inM[10]
.sym 64924 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 64925 inM[15]
.sym 64927 uart_rx.shifter_SB_DFFESS_Q_E
.sym 64928 pc[3]
.sym 64930 addressR[0]
.sym 64931 sram_data[10]$SB_IO_IN
.sym 64932 addressW[1]
.sym 64933 led_SB_DFFESR_Q_E
.sym 64935 led[1]$SB_IO_OUT
.sym 64936 cpu.state[1]
.sym 64939 rstn
.sym 64940 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 64942 cpu.regI[9]
.sym 64943 rstn
.sym 64944 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 64945 inM[3]
.sym 64946 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 64947 cpu.regI[9]
.sym 64953 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 64954 cpu.state[1]
.sym 64955 rstn
.sym 64957 rcv
.sym 64958 sram_data[13]$SB_IO_IN
.sym 64959 data_rx[13]
.sym 64961 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64962 cpu.state[1]
.sym 64963 cpu.regI[5]
.sym 64964 addressW[4]
.sym 64966 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 64967 inM[0]
.sym 64969 addressR[1]
.sym 64970 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 64971 cpu.regI[4]
.sym 64973 inM[8]
.sym 64974 inM[13]
.sym 64975 new_data_rx[0]
.sym 64976 addressR[0]
.sym 64979 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 64980 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 64983 cpu.inM_SB_LUT4_O_1_I0
.sym 64987 addressR[0]
.sym 64988 addressR[1]
.sym 64989 cpu.inM_SB_LUT4_O_1_I0
.sym 64992 cpu.regI[5]
.sym 64993 addressW[4]
.sym 64994 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64995 cpu.state[1]
.sym 64998 rcv
.sym 65000 inM[8]
.sym 65004 cpu.state[1]
.sym 65005 cpu.regI[4]
.sym 65007 rstn
.sym 65010 new_data_rx[0]
.sym 65011 inM[0]
.sym 65012 rcv
.sym 65016 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 65017 cpu.regI[4]
.sym 65019 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65022 rcv
.sym 65025 inM[13]
.sym 65028 sram_data[13]$SB_IO_IN
.sym 65029 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 65030 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 65031 data_rx[13]
.sym 65032 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65033 clk$SB_IO_IN_$glb_clk
.sym 65034 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65036 cpu.inM_SB_LUT4_O_11_I3
.sym 65037 cpu.inM_SB_LUT4_O_10_I3
.sym 65039 cpu.inM_SB_LUT4_O_13_I3
.sym 65040 data_rx[4]
.sym 65041 data_rx[6]
.sym 65044 new_data_rx[1]
.sym 65049 inM[7]
.sym 65050 pc[5]
.sym 65051 cpu.regI[6]
.sym 65052 addressW[4]
.sym 65053 sram_data[5]$SB_IO_IN
.sym 65054 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65055 inM[0]
.sym 65056 pc[5]
.sym 65059 inM[10]
.sym 65060 inM[13]
.sym 65061 addressW[0]
.sym 65063 cpu.regI[1]
.sym 65065 inM[11]
.sym 65067 cpu.regI[9]
.sym 65077 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65078 cpu.regI[3]
.sym 65079 cpu.regI[5]
.sym 65080 cpu.regI[5]
.sym 65081 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 65082 cpu.regI[12]
.sym 65085 addressR[0]
.sym 65086 cpu.regM[0]
.sym 65087 addressW[0]
.sym 65088 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65090 ready
.sym 65095 addressR[3]
.sym 65096 cpu.state[1]
.sym 65097 addressR[1]
.sym 65099 rstn
.sym 65102 cpu.regI[9]
.sym 65103 addressR[3]
.sym 65104 cpu.regAn_SB_DFFSR_Q_9_D
.sym 65105 inM[3]
.sym 65106 addressW[3]
.sym 65115 addressR[3]
.sym 65116 cpu.state[1]
.sym 65117 addressW[3]
.sym 65118 cpu.regI[5]
.sym 65121 addressW[0]
.sym 65122 cpu.regI[9]
.sym 65123 cpu.regI[12]
.sym 65124 cpu.regM[0]
.sym 65129 cpu.regAn_SB_DFFSR_Q_9_D
.sym 65134 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 65135 cpu.regI[3]
.sym 65136 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65139 cpu.regI[5]
.sym 65140 inM[3]
.sym 65141 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65142 cpu.state[1]
.sym 65146 cpu.regAn_SB_DFFSR_Q_9_D
.sym 65148 rstn
.sym 65151 addressR[1]
.sym 65152 addressR[0]
.sym 65153 ready
.sym 65154 addressR[3]
.sym 65156 clk$SB_IO_IN_$glb_clk
.sym 65157 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65158 cpu.ALU.yn_SB_LUT4_O_14_I2
.sym 65159 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 65160 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 65162 addressR[13]
.sym 65163 cpu.ALU.yn[5]
.sym 65164 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 65165 cpu.regI[12]
.sym 65168 inM[9]
.sym 65169 inM[12]
.sym 65170 addressW[7]
.sym 65171 data_rx[7]
.sym 65173 cpu.regI[5]
.sym 65174 cpu.regI[3]
.sym 65176 rcv
.sym 65177 sram_data[4]$SB_IO_IN
.sym 65178 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65179 inM[4]
.sym 65181 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 65182 addressW[9]
.sym 65183 addressR[1]
.sym 65184 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 65185 inM[2]
.sym 65191 cpu.ALU.yn[4]
.sym 65192 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65193 ram.6.3.0_RDATA
.sym 65200 cpu.state[1]
.sym 65203 addressW[5]
.sym 65204 cpu.regM[5]
.sym 65205 cpu.regI[2]
.sym 65206 addressR[2]
.sym 65208 cpu.regI[9]
.sym 65209 inM[2]
.sym 65211 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65212 cpu.regI[5]
.sym 65213 rstn
.sym 65214 cpu.state[1]
.sym 65217 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 65220 inM[13]
.sym 65222 cpu.regI[12]
.sym 65225 addressW[13]
.sym 65226 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65227 cpu.regAn_SB_DFFSR_Q_10_D
.sym 65229 addressW[2]
.sym 65238 addressW[13]
.sym 65239 cpu.state[1]
.sym 65240 inM[13]
.sym 65241 cpu.regI[5]
.sym 65244 cpu.regI[5]
.sym 65245 cpu.state[1]
.sym 65246 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65247 addressW[2]
.sym 65250 addressR[2]
.sym 65251 cpu.regI[5]
.sym 65252 inM[2]
.sym 65253 cpu.state[1]
.sym 65256 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 65257 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65258 cpu.regI[2]
.sym 65262 cpu.regAn_SB_DFFSR_Q_10_D
.sym 65264 rstn
.sym 65268 addressW[5]
.sym 65269 cpu.regM[5]
.sym 65270 cpu.regI[9]
.sym 65271 cpu.regI[12]
.sym 65276 cpu.regAn_SB_DFFSR_Q_10_D
.sym 65279 clk$SB_IO_IN_$glb_clk
.sym 65280 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65282 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 65283 cpu.ALU.yn[2]
.sym 65284 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 65285 cpu.ALU.yn[1]
.sym 65286 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 65287 cpu.ALU.xn[3]
.sym 65288 cpu.regD[3]
.sym 65289 cpu.regD[15]
.sym 65291 inM[11]
.sym 65293 pc[1]
.sym 65294 cpu.regI[8]
.sym 65295 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 65296 cpu.regM[3]
.sym 65298 cpu.regI[6]
.sym 65299 addressW[5]
.sym 65300 cpu.regI[10]
.sym 65301 ready
.sym 65302 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 65305 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 65306 addressW[1]
.sym 65308 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 65309 inM[8]
.sym 65311 $PACKER_VCC_NET
.sym 65312 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 65313 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_I1_O
.sym 65322 cpu.regI[8]
.sym 65325 cpu.regI[5]
.sym 65326 addressW[2]
.sym 65328 addressR[1]
.sym 65329 cpu.regI[12]
.sym 65331 addressW[1]
.sym 65335 cpu.regI[1]
.sym 65339 cpu.regI[9]
.sym 65340 cpu.regM[2]
.sym 65344 cpu.ALU.yn_SB_LUT4_O_13_I2
.sym 65345 rstn
.sym 65346 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 65347 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65348 cpu.state[1]
.sym 65349 cpu.regAn_SB_DFFSR_Q_11_D
.sym 65352 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65353 inM[1]
.sym 65355 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65356 cpu.regI[5]
.sym 65357 inM[1]
.sym 65358 cpu.state[1]
.sym 65361 cpu.state[1]
.sym 65362 addressR[1]
.sym 65363 cpu.regI[5]
.sym 65364 addressW[1]
.sym 65367 cpu.ALU.yn_SB_LUT4_O_13_I2
.sym 65369 cpu.regI[8]
.sym 65373 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 65375 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65376 cpu.regI[1]
.sym 65381 cpu.regAn_SB_DFFSR_Q_11_D
.sym 65382 rstn
.sym 65393 cpu.regAn_SB_DFFSR_Q_11_D
.sym 65397 cpu.regI[12]
.sym 65398 cpu.regM[2]
.sym 65399 cpu.regI[9]
.sym 65400 addressW[2]
.sym 65402 clk$SB_IO_IN_$glb_clk
.sym 65403 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65404 inM[8]
.sym 65405 inM[2]
.sym 65406 cpu.ALU.yn[3]
.sym 65407 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 65408 inM[3]
.sym 65409 cpu.ALU.out_SB_LUT4_O_12_I2
.sym 65410 cpu.ALU.out_SB_LUT4_O_11_I2
.sym 65411 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_I1_O
.sym 65412 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 65417 inM[14]
.sym 65418 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 65421 cpu.regI[5]
.sym 65424 cpu.regI[5]
.sym 65425 addressW[1]
.sym 65426 cpu.regI[8]
.sym 65429 inM[3]
.sym 65430 cpu.ALU.yn_SB_LUT4_O_13_I2
.sym 65431 rstn
.sym 65432 cpu.regI[11]
.sym 65433 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 65434 cpu.state[1]
.sym 65435 cpu.regI[10]
.sym 65436 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 65437 inM[8]
.sym 65438 inM[9]
.sym 65439 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 65446 cpu.ALU.yn_SB_LUT4_O_15_I2
.sym 65453 cpu.regI[6]
.sym 65454 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 65463 ram.6.3.0_RDATA
.sym 65468 cpu.regI[8]
.sym 65474 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 65484 cpu.regI[6]
.sym 65485 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 65497 ram.6.3.0_RDATA
.sym 65503 cpu.ALU.yn_SB_LUT4_O_15_I2
.sym 65505 cpu.regI[8]
.sym 65522 cpu.regI[8]
.sym 65523 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 65525 clk$SB_IO_IN_$glb_clk
.sym 65526 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65527 cpu.ALU.yn[10]
.sym 65528 cpu.ALU.out_SB_LUT4_O_4_I2
.sym 65529 cpu.ALU.yn[8]
.sym 65530 cpu.ALU.yn[11]
.sym 65531 cpu.ALU.out_SB_LUT4_O_3_I2
.sym 65532 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 65533 cpu.ALU.yn[9]
.sym 65534 cpu.ALU.out_SB_LUT4_O_6_I2
.sym 65540 start
.sym 65541 inM[6]
.sym 65543 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 65544 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_I1_O
.sym 65546 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 65548 inM[1]
.sym 65549 cpu.ALU.yn[0]
.sym 65550 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 65553 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 65554 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 65555 inM[10]
.sym 65557 cpu.regI[5]
.sym 65559 inM[12]
.sym 65561 inM[11]
.sym 65568 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 65569 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 65570 cpu.regI[8]
.sym 65572 cpu.regI[6]
.sym 65575 cpu.ALU.out_SB_LUT4_O_2_I2
.sym 65577 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 65578 cpu.regI[8]
.sym 65588 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 65593 cpu.ALU.out_SB_LUT4_O_4_I2
.sym 65596 cpu.ALU.out_SB_LUT4_O_3_I2
.sym 65602 cpu.ALU.out_SB_LUT4_O_2_I2
.sym 65603 cpu.regI[6]
.sym 65608 cpu.regI[6]
.sym 65609 cpu.ALU.out_SB_LUT4_O_3_I2
.sym 65613 cpu.regI[8]
.sym 65615 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 65625 cpu.regI[6]
.sym 65626 cpu.ALU.out_SB_LUT4_O_3_I2
.sym 65627 cpu.ALU.out_SB_LUT4_O_4_I2
.sym 65628 cpu.ALU.out_SB_LUT4_O_2_I2
.sym 65633 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 65634 cpu.regI[8]
.sym 65637 cpu.regI[6]
.sym 65639 cpu.ALU.out_SB_LUT4_O_4_I2
.sym 65643 cpu.regI[8]
.sym 65644 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 65645 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 65646 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 65648 clk$SB_IO_IN_$glb_clk
.sym 65649 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65650 cpu.regD[2]
.sym 65651 cpu.regD[12]
.sym 65652 cpu.regD[8]
.sym 65653 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 65654 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 65655 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 65656 cpu.ALU.xn[8]
.sym 65657 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 65663 addressW[7]
.sym 65664 cpu.ALU.yn[12]
.sym 65667 addressW[8]
.sym 65668 cpu.ALU.yn[14]
.sym 65669 cpu.regI[8]
.sym 65670 start
.sym 65673 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 65674 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 65683 ram.6.1.0_RDATA
.sym 65693 addressW[10]
.sym 65694 ram.6.1.0_RDATA
.sym 65697 inM[10]
.sym 65698 cpu.state[1]
.sym 65699 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65701 rstn
.sym 65702 cpu.regI[10]
.sym 65703 cpu.regI[5]
.sym 65706 cpu.state[1]
.sym 65712 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 65714 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65716 addressR[10]
.sym 65717 cpu.regI[5]
.sym 65721 cpu.regAn_SB_DFFSR_Q_2_D
.sym 65732 cpu.regAn_SB_DFFSR_Q_2_D
.sym 65739 ram.6.1.0_RDATA
.sym 65749 cpu.regAn_SB_DFFSR_Q_2_D
.sym 65751 rstn
.sym 65754 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65755 inM[10]
.sym 65756 cpu.regI[5]
.sym 65757 cpu.state[1]
.sym 65760 cpu.regI[10]
.sym 65761 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 65763 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 65766 cpu.state[1]
.sym 65767 addressR[10]
.sym 65768 cpu.regI[5]
.sym 65769 addressW[10]
.sym 65771 clk$SB_IO_IN_$glb_clk
.sym 65772 rstn_SB_LUT4_I3_O_$glb_sr
.sym 65781 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 65786 inM[0]
.sym 65787 inM[6]
.sym 65792 inM[1]
.sym 65793 cpu.regI[6]
.sym 65795 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 65797 ram.5.3.0_RDATA_1
.sym 65807 $PACKER_VCC_NET
.sym 65815 ram.5.3.0_RDATA_1
.sym 65860 ram.5.3.0_RDATA_1
.sym 65904 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 65906 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 65907 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 65918 inM[5]
.sym 65919 inM[4]
.sym 65929 ram.5.2.0_RDATA
.sym 65930 ram.5.3.0_RDATA
.sym 65931 ram.5.1.0_RDATA
.sym 66031 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 66051 $PACKER_VCC_NET
.sym 66052 ram.5.2.0_RDATA_1
.sym 66054 ram.6.2.0_RDATA_1
.sym 66161 ram.6.1.0_RDATA_1
.sym 66165 inM[1]
.sym 66300 ram.5.3.0_RDATA_1
.sym 66399 inM[10]
.sym 66421 ram.5.3.0_RDATA
.sym 66423 ram.5.1.0_RDATA
.sym 66642 inM[12]
.sym 66644 inM[9]
.sym 66645 inM[12]
.sym 66766 inM[11]
.sym 67380 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 67381 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 67382 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 67872 inM[10]
.sym 68118 inM[12]
.sym 68364 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 68676 rstn_SB_LUT4_I3_O
.sym 68677 prom_data[6]
.sym 68679 sram_data_$_TBUF__Y_E
.sym 68680 prom_data[7]
.sym 68682 sram_data_$_TBUF__Y_E
.sym 68687 rstn_SB_LUT4_I3_O
.sym 68691 prom_data[7]
.sym 68692 sram_data_$_TBUF__Y_E
.sym 68695 prom_data[6]
.sym 68700 sram_data_$_TBUF__Y_E
.sym 68703 prom_data[6]
.sym 68705 prom_data[8]
.sym 68708 prom_data[9]
.sym 68712 cpu.regM[1]
.sym 68716 inM[2]
.sym 68735 inM[5]
.sym 68736 sram_data[3]$SB_IO_IN
.sym 68749 cpu.inM_SB_LUT4_O_I3
.sym 68758 cpu.inM_SB_LUT4_O_I2
.sym 68761 bootn
.sym 68764 sram_data[9]$SB_IO_IN
.sym 68769 cpu.instruction_SB_LUT4_O_1_I3
.sym 68789 cpu.instruction_SB_LUT4_O_1_I3
.sym 68791 sram_data[9]$SB_IO_IN
.sym 68792 bootn
.sym 68807 cpu.inM_SB_LUT4_O_I2
.sym 68809 cpu.inM_SB_LUT4_O_I3
.sym 68823 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 68824 clk$SB_IO_IN_$glb_clk
.sym 68825 rstn_SB_LUT4_I3_O_$glb_sr
.sym 68830 uart_rx.shifter[6]
.sym 68832 uart_rx.shifter[3]
.sym 68833 uart_rx.shifter[5]
.sym 68834 uart_rx.shifter[2]
.sym 68836 uart_rx.shifter[4]
.sym 68844 pc[3]
.sym 68845 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 68848 cpu.regI[9]
.sym 68849 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 68851 pc[4]
.sym 68852 pc[2]
.sym 68853 rstn
.sym 68859 sram_data[11]$SB_IO_IN
.sym 68863 cpu.instruction_SB_LUT4_O_1_I3
.sym 68871 inM[9]
.sym 68885 cpu.regI[7]
.sym 68890 inM[8]
.sym 68895 uart_rx.load
.sym 68911 led[1]$SB_IO_OUT
.sym 68917 but_SB_LUT4_I1_O
.sym 68918 uart_rx.load_SB_LUT4_I2_O
.sym 68925 uart_rx.shifter[3]
.sym 68927 cpu.inM_SB_LUT4_O_1_I0
.sym 68929 uart_rx.shifter[4]
.sym 68931 uart_rx.shifter[6]
.sym 68933 addressR[0]
.sym 68934 uart_rx.shifter[5]
.sym 68952 uart_rx.shifter[3]
.sym 68961 uart_rx.shifter[4]
.sym 68967 uart_rx.shifter[6]
.sym 68976 cpu.inM_SB_LUT4_O_1_I0
.sym 68977 addressR[0]
.sym 68978 led[1]$SB_IO_OUT
.sym 68979 but_SB_LUT4_I1_O
.sym 68983 uart_rx.shifter[5]
.sym 68986 uart_rx.load_SB_LUT4_I2_O
.sym 68987 clk$SB_IO_IN_$glb_clk
.sym 68988 rstn_SB_LUT4_I3_O_$glb_sr
.sym 68990 uart_rx.shifter[7]
.sym 68991 uart_rx.shifter[1]
.sym 69001 pc[0]
.sym 69002 addressW[8]
.sym 69003 but_SB_LUT4_I1_O
.sym 69004 cpu.regI[1]
.sym 69006 addressW[0]
.sym 69009 inM[10]
.sym 69010 inM[11]
.sym 69011 pc[0]
.sym 69017 cpu.regI[7]
.sym 69019 inM[2]
.sym 69023 cpu.regI[12]
.sym 69032 uart_rx.load_SB_LUT4_I2_O
.sym 69034 uart_rx.shifter[2]
.sym 69039 uart_rx.shifter[8]
.sym 69047 uart_rx.shifter[7]
.sym 69052 rstn
.sym 69053 cpu.regI[4]
.sym 69055 uart_rx.load_SB_LUT4_I2_O
.sym 69056 uart_rx.shifter[1]
.sym 69060 uart_rx.load
.sym 69064 uart_rx.shifter[7]
.sym 69070 rstn
.sym 69071 uart_rx.load
.sym 69078 cpu.regI[4]
.sym 69082 uart_rx.load_SB_LUT4_I2_O
.sym 69089 uart_rx.shifter[8]
.sym 69094 uart_rx.shifter[2]
.sym 69100 uart_rx.shifter[1]
.sym 69109 uart_rx.load_SB_LUT4_I2_O
.sym 69110 clk$SB_IO_IN_$glb_clk
.sym 69111 rstn_SB_LUT4_I3_O_$glb_sr
.sym 69112 cpu.regI[7]
.sym 69115 cpu.regI[12]
.sym 69118 new_data_rx[7]
.sym 69119 cpu.regI[4]
.sym 69124 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69125 uart_rx.shifter[8]
.sym 69126 pc[3]
.sym 69128 uart_rx.load_SB_LUT4_I2_O
.sym 69129 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 69130 addressW[9]
.sym 69131 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 69132 pc[3]
.sym 69133 inM[5]
.sym 69134 cpu.state[1]
.sym 69135 bootn
.sym 69144 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 69145 addressW[3]
.sym 69153 new_data_rx[6]
.sym 69154 sram_data[7]$SB_IO_IN
.sym 69155 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 69158 sram_data[6]$SB_IO_IN
.sym 69159 new_data_rx[4]
.sym 69161 sram_data[4]$SB_IO_IN
.sym 69162 rcv
.sym 69163 inM[4]
.sym 69164 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69165 data_rx[7]
.sym 69167 inM[6]
.sym 69169 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 69174 data_rx[4]
.sym 69183 data_rx[6]
.sym 69192 sram_data[6]$SB_IO_IN
.sym 69193 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 69194 data_rx[6]
.sym 69195 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 69198 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 69199 sram_data[7]$SB_IO_IN
.sym 69200 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 69201 data_rx[7]
.sym 69210 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 69211 data_rx[4]
.sym 69212 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 69213 sram_data[4]$SB_IO_IN
.sym 69217 rcv
.sym 69218 inM[4]
.sym 69219 new_data_rx[4]
.sym 69222 rcv
.sym 69223 inM[6]
.sym 69224 new_data_rx[6]
.sym 69232 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69233 clk$SB_IO_IN_$glb_clk
.sym 69234 rstn_SB_LUT4_I3_O_$glb_sr
.sym 69237 cpu.regI[10]
.sym 69239 pc[1]
.sym 69240 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69241 cpu.ALU.xn[15]
.sym 69247 $PACKER_VCC_NET
.sym 69248 cpu.instruction_SB_LUT4_O_2_I1
.sym 69249 inM[0]
.sym 69250 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69251 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 69252 sram_data[7]$SB_IO_IN
.sym 69253 addressW[10]
.sym 69254 sram_data[12]$SB_IO_IN
.sym 69255 inM[6]
.sym 69257 cpu.regI[3]
.sym 69258 addressR[0]
.sym 69259 addressW[6]
.sym 69261 cpu.ALU.yn[5]
.sym 69262 cpu.regI[11]
.sym 69263 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 69264 inM[9]
.sym 69265 cpu.regI[11]
.sym 69267 inM[3]
.sym 69269 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 69270 cpu.regI[6]
.sym 69277 cpu.regAn_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 69279 cpu.regI[12]
.sym 69280 cpu.regI[9]
.sym 69282 cpu.ALU.yn_SB_LUT4_O_12_I2
.sym 69285 addressW[6]
.sym 69286 cpu.regI[9]
.sym 69287 cpu.regI[12]
.sym 69288 cpu.regI[8]
.sym 69290 cpu.regM[3]
.sym 69293 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69294 cpu.regM[1]
.sym 69296 cpu.regI[13]
.sym 69297 addressW[1]
.sym 69298 cpu.regM[10]
.sym 69301 addressW[10]
.sym 69305 addressW[3]
.sym 69306 cpu.regM[6]
.sym 69309 cpu.regM[1]
.sym 69310 cpu.regI[12]
.sym 69311 cpu.regI[9]
.sym 69312 addressW[1]
.sym 69315 cpu.regI[12]
.sym 69316 cpu.regI[9]
.sym 69317 cpu.regM[6]
.sym 69318 addressW[6]
.sym 69321 cpu.regM[10]
.sym 69322 cpu.regI[12]
.sym 69323 addressW[10]
.sym 69324 cpu.regI[9]
.sym 69333 cpu.regI[13]
.sym 69334 cpu.regAn_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 69336 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69339 cpu.regI[8]
.sym 69342 cpu.ALU.yn_SB_LUT4_O_12_I2
.sym 69345 cpu.regI[9]
.sym 69346 cpu.regM[3]
.sym 69347 addressW[3]
.sym 69348 cpu.regI[12]
.sym 69354 cpu.regI[12]
.sym 69355 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 69356 clk$SB_IO_IN_$glb_clk
.sym 69357 rstn_SB_LUT4_I3_O_$glb_sr
.sym 69358 cpu.ALU.yn[15]
.sym 69359 cpu.ALU.xn[5]
.sym 69360 cpu.ALU.ng_SB_LUT4_O_I2
.sym 69361 cpu.ALU.yn[6]
.sym 69362 cpu.ALU.xn[1]
.sym 69363 cpu.regD[5]
.sym 69364 cpu.regD[1]
.sym 69365 cpu.ALU.yn[13]
.sym 69369 ram.6.3.0_RDATA
.sym 69370 cpu.regI[10]
.sym 69371 cpu.state[1]
.sym 69372 ram.0.0.0_WCLKE
.sym 69373 cpu.regI[11]
.sym 69375 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 69376 ram.0.1.0_WCLKE
.sym 69379 addressW[0]
.sym 69380 addressR[13]
.sym 69381 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 69384 cpu.regI[7]
.sym 69387 inM[8]
.sym 69388 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 69390 cpu.ALU.xn[15]
.sym 69400 cpu.regI[9]
.sym 69401 cpu.regI[10]
.sym 69403 inM[3]
.sym 69404 cpu.regI[8]
.sym 69406 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 69407 cpu.ALU.yn_SB_LUT4_O_14_I2
.sym 69409 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69410 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 69411 addressW[9]
.sym 69414 cpu.regI[12]
.sym 69415 cpu.regM[9]
.sym 69417 cpu.regI[7]
.sym 69422 cpu.regD[3]
.sym 69424 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_I1_O
.sym 69425 cpu.regI[11]
.sym 69427 cpu.regI[8]
.sym 69439 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 69440 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69441 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_I1_O
.sym 69445 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 69447 cpu.regI[8]
.sym 69450 cpu.regD[3]
.sym 69451 cpu.regI[7]
.sym 69452 cpu.regI[11]
.sym 69453 cpu.regI[10]
.sym 69457 cpu.ALU.yn_SB_LUT4_O_14_I2
.sym 69459 cpu.regI[8]
.sym 69462 cpu.regI[9]
.sym 69463 cpu.regI[12]
.sym 69464 addressW[9]
.sym 69465 cpu.regM[9]
.sym 69468 cpu.regI[10]
.sym 69469 cpu.regI[11]
.sym 69471 cpu.regD[3]
.sym 69475 inM[3]
.sym 69478 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 69479 clk$SB_IO_IN_$glb_clk
.sym 69480 rstn_SB_LUT4_I3_O_$glb_sr
.sym 69482 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 69483 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 69484 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 69485 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 69486 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 69487 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 69488 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 69493 inM[13]
.sym 69494 ram.1.1.0_RDATA_1
.sym 69495 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69497 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 69498 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69501 ram.0.2.0_RCLKE
.sym 69502 cpu.regI[5]
.sym 69503 inM[15]
.sym 69504 inM[12]
.sym 69505 cpu.ALU.yn_SB_LUT4_O_I2
.sym 69507 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 69509 cpu.regI[7]
.sym 69512 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 69513 cpu.regI[8]
.sym 69515 inM[2]
.sym 69524 cpu.regI[8]
.sym 69525 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 69527 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 69529 cpu.ALU.out_SB_LUT4_O_6_I2
.sym 69535 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 69536 cpu.ALU.out_SB_LUT4_O_11_I2
.sym 69539 cpu.regI[8]
.sym 69540 cpu.regI[6]
.sym 69541 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 69544 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 69548 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 69551 cpu.ALU.out_SB_LUT4_O_12_I2
.sym 69553 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 69555 cpu.regI[6]
.sym 69556 cpu.ALU.out_SB_LUT4_O_6_I2
.sym 69562 cpu.ALU.out_SB_LUT4_O_12_I2
.sym 69564 cpu.regI[6]
.sym 69569 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 69570 cpu.regI[8]
.sym 69573 cpu.ALU.out_SB_LUT4_O_6_I2
.sym 69574 cpu.regI[6]
.sym 69575 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 69579 cpu.regI[6]
.sym 69582 cpu.ALU.out_SB_LUT4_O_11_I2
.sym 69585 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 69586 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 69587 cpu.regI[8]
.sym 69588 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 69591 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 69592 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 69593 cpu.regI[8]
.sym 69594 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 69598 cpu.ALU.out_SB_LUT4_O_12_I2
.sym 69599 cpu.ALU.out_SB_LUT4_O_11_I2
.sym 69600 cpu.regI[6]
.sym 69602 clk$SB_IO_IN_$glb_clk
.sym 69603 rstn_SB_LUT4_I3_O_$glb_sr
.sym 69604 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 69605 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 69606 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 69607 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 69608 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 69609 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 69610 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 69611 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 69615 ram.6.1.0_RDATA
.sym 69616 ram.0.1.0_RCLKE
.sym 69617 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 69618 addressW[0]
.sym 69619 cpu.ALU.xn[4]
.sym 69620 cpu.ALU.yn[4]
.sym 69621 inM[5]
.sym 69623 ram.0.1.0_RDATA
.sym 69624 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69625 addressW[10]
.sym 69626 inM[3]
.sym 69627 inM[4]
.sym 69645 cpu.regI[8]
.sym 69646 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 69649 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 69653 cpu.regI[8]
.sym 69654 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 69655 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 69656 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 69658 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 69660 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 69661 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 69663 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 69664 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 69669 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 69670 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 69671 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 69672 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 69673 cpu.regI[8]
.sym 69680 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 69681 cpu.regI[8]
.sym 69684 cpu.regI[8]
.sym 69685 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 69686 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 69687 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 69692 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 69693 cpu.regI[8]
.sym 69696 cpu.regI[8]
.sym 69698 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 69702 cpu.regI[8]
.sym 69703 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 69704 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 69705 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 69708 cpu.regI[8]
.sym 69709 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 69710 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 69711 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 69714 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 69717 cpu.regI[8]
.sym 69720 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 69721 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 69722 cpu.regI[8]
.sym 69723 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 69727 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 69728 cpu.ALU.xn[11]
.sym 69729 cpu.regD[11]
.sym 69730 cpu.ALU.xn[9]
.sym 69732 cpu.ALU.xn[2]
.sym 69733 cpu.ALU.xn[12]
.sym 69734 cpu.regD[9]
.sym 69739 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 69740 inM[7]
.sym 69741 ram.0.1.0_RDATA_1
.sym 69742 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69745 $PACKER_VCC_NET
.sym 69747 addressW[1]
.sym 69748 ram.0.3.0_RDATA_1
.sym 69749 addressW[8]
.sym 69750 ram.0.0.0_RDATA_1
.sym 69752 addressW[6]
.sym 69754 cpu.ALU.xn[2]
.sym 69773 cpu.regI[11]
.sym 69774 cpu.regI[10]
.sym 69776 inM[8]
.sym 69781 cpu.regI[7]
.sym 69782 cpu.regI[10]
.sym 69784 cpu.regD[2]
.sym 69785 cpu.regD[12]
.sym 69787 inM[2]
.sym 69791 cpu.regD[9]
.sym 69792 inM[12]
.sym 69794 cpu.regD[8]
.sym 69804 inM[2]
.sym 69807 inM[12]
.sym 69816 inM[8]
.sym 69819 cpu.regI[11]
.sym 69820 cpu.regI[7]
.sym 69821 cpu.regD[9]
.sym 69822 cpu.regI[10]
.sym 69825 cpu.regI[10]
.sym 69826 cpu.regI[11]
.sym 69827 cpu.regI[7]
.sym 69828 cpu.regD[12]
.sym 69831 cpu.regI[11]
.sym 69832 cpu.regI[7]
.sym 69833 cpu.regD[8]
.sym 69834 cpu.regI[10]
.sym 69838 cpu.regD[8]
.sym 69839 cpu.regI[10]
.sym 69840 cpu.regI[11]
.sym 69843 cpu.regI[11]
.sym 69844 cpu.regI[7]
.sym 69845 cpu.regI[10]
.sym 69846 cpu.regD[2]
.sym 69847 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 69848 clk$SB_IO_IN_$glb_clk
.sym 69849 rstn_SB_LUT4_I3_O_$glb_sr
.sym 69859 $PACKER_VCC_NET
.sym 69860 $PACKER_VCC_NET
.sym 69861 ram.5.2.0_RDATA
.sym 69862 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 69864 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 69865 cpu.regI[11]
.sym 69866 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 69868 ram.0.0.0_RDATA
.sym 69869 inM[9]
.sym 69870 cpu.regI[10]
.sym 69871 ram.5.0.0_RDATA
.sym 69872 rstn
.sym 69885 inM[11]
.sym 69984 ram.5.2.0_RDATA_1
.sym 70109 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 70113 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 70230 ram.6.2.0_RDATA_1
.sym 70238 $PACKER_VCC_NET
.sym 70353 ram.5.3.0_RDATA
.sym 70476 ram.5.3.0_RDATA_1
.sym 70482 $PACKER_VCC_NET
.sym 70488 $PACKER_VCC_NET
.sym 70599 ram.5.1.0_RDATA
.sym 70845 ram.6.3.0_RDATA
.sym 71091 ram.6.1.0_RDATA
.sym 71334 ram.5.2.0_RDATA
.sym 71335 $PACKER_VCC_NET
.sym 71344 $PACKER_VCC_NET
.sym 71457 ram.5.2.0_RDATA_1
.sym 71703 ram.6.2.0_RDATA_1
.sym 71826 ram.5.3.0_RDATA
.sym 71949 ram.5.3.0_RDATA_1
.sym 72072 ram.5.1.0_RDATA
.sym 72318 ram.6.3.0_RDATA
.sym 72447 $PACKER_VCC_NET
.sym 72452 $PACKER_VCC_NET
.sym 72564 ram.6.1.0_RDATA
.sym 72723 cpu.pc_SB_DFFESR_Q_E
.sym 72741 cpu.pc_SB_DFFESR_Q_E
.sym 72780 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 72781 prom_data[14]
.sym 72802 cpu.regI[7]
.sym 72810 sram_data[15]$SB_IO_IN
.sym 72812 sram_data[11]$SB_IO_IN
.sym 72831 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72836 inM[6]
.sym 72837 inM[8]
.sym 72844 inM[9]
.sym 72860 inM[6]
.sym 72873 inM[8]
.sym 72890 inM[9]
.sym 72899 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72900 clk$SB_IO_IN_$glb_clk
.sym 72901 rstn_SB_LUT4_I3_O_$glb_sr
.sym 72902 sram_data[8]$SB_IO_IN
.sym 72904 sram_data[9]$SB_IO_IN
.sym 72907 but_SB_LUT4_I1_O
.sym 72908 led[0]$SB_IO_OUT
.sym 72912 led[1]$SB_IO_OUT
.sym 72913 cpu.inM_SB_LUT4_O_1_I1
.sym 72914 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72918 rstn
.sym 72921 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72924 sram_data_$_TBUF__Y_E
.sym 72927 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72928 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 72929 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 72931 sram_data_$_TBUF__Y_E
.sym 72935 but[1]$SB_IO_IN
.sym 72943 sram_data[9]$SB_IO_IN
.sym 72946 pc[2]
.sym 72948 but[0]$SB_IO_IN
.sym 72950 uart_rx.shifter_SB_DFFESS_Q_E
.sym 72952 pc[4]
.sym 72956 inM[6]
.sym 72960 cpu.regI[7]
.sym 72963 rcv
.sym 72964 sram_data[9]$SB_IO_IN
.sym 72965 sram_data[8]$SB_IO_IN
.sym 72968 cpu.inM_SB_LUT4_O_1_I1
.sym 72975 sram_data_$_TBUF__Y_E
.sym 72984 uart_rx.shifter[7]
.sym 72985 uart_rx.shifter[3]
.sym 72989 uart_rx.shifter[4]
.sym 72991 uart_rx.shifter[6]
.sym 72994 uart_rx.shifter[5]
.sym 73010 uart_rx.shifter_SB_DFFESS_Q_E
.sym 73017 uart_rx.shifter[7]
.sym 73028 uart_rx.shifter[4]
.sym 73034 uart_rx.shifter[6]
.sym 73042 uart_rx.shifter[3]
.sym 73052 uart_rx.shifter[5]
.sym 73062 uart_rx.shifter_SB_DFFESS_Q_E
.sym 73063 clk$SB_IO_IN_$glb_clk
.sym 73064 rstn_SB_LUT4_I3_O_$glb_sr
.sym 73065 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 73066 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 73067 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 73070 data_rx[1]
.sym 73071 cpu.instruction_SB_LUT4_O_14_I0
.sym 73079 addressW[4]
.sym 73080 cpu.instruction_SB_LUT4_O_1_I3
.sym 73081 sram_data[14]$SB_IO_IN
.sym 73082 sram_data[1]$SB_IO_IN
.sym 73083 ram.0.0.0_RCLKE
.sym 73085 ram.0.0.0_WCLKE
.sym 73086 sram_data[0]$SB_IO_IN
.sym 73088 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 73092 cpu.state[1]
.sym 73094 cpu.regI[7]
.sym 73096 cpu.regI[2]
.sym 73097 pc[1]
.sym 73099 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 73107 uart_rx.shifter[8]
.sym 73110 uart_rx.shifter[2]
.sym 73117 uart_rx.shifter_SB_DFFESS_Q_E
.sym 73145 uart_rx.shifter[8]
.sym 73151 uart_rx.shifter[2]
.sym 73185 uart_rx.shifter_SB_DFFESS_Q_E
.sym 73186 clk$SB_IO_IN_$glb_clk
.sym 73187 rstn_SB_LUT4_I3_O_$glb_sr
.sym 73188 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 73189 cpu.regAn_SB_DFFSR_Q_12_D
.sym 73190 data_rx[7]
.sym 73191 cpu.instruction_SB_LUT4_O_2_I0
.sym 73193 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 73195 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 73197 uart_rx.shifter[8]
.sym 73201 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 73202 cpu.regI[6]
.sym 73203 cpu.instruction_SB_LUT4_O_8_I3
.sym 73204 inM[3]
.sym 73206 pc[5]
.sym 73208 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73210 addressW[3]
.sym 73211 cpu.instruction_SB_LUT4_O_15_I3
.sym 73216 sram_data[2]$SB_IO_IN
.sym 73217 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73218 addressR[1]
.sym 73219 pc[2]
.sym 73220 cpu.regI[7]
.sym 73221 pc[0]
.sym 73223 cpu.instruction_SB_LUT4_O_13_I2
.sym 73231 cpu.instruction_SB_LUT4_O_10_I2
.sym 73233 cpu.instruction_SB_LUT4_O_2_I1
.sym 73237 sram_data[12]$SB_IO_IN
.sym 73243 sram_data[7]$SB_IO_IN
.sym 73244 cpu.instruction_SB_LUT4_O_3_I1
.sym 73248 cpu.instruction_SB_LUT4_O_2_I0
.sym 73249 new_data_rx[7]
.sym 73250 sram_data[4]$SB_IO_IN
.sym 73251 bootn
.sym 73262 cpu.instruction_SB_LUT4_O_2_I1
.sym 73263 sram_data[7]$SB_IO_IN
.sym 73264 bootn
.sym 73265 cpu.instruction_SB_LUT4_O_2_I0
.sym 73280 sram_data[12]$SB_IO_IN
.sym 73281 cpu.instruction_SB_LUT4_O_10_I2
.sym 73283 bootn
.sym 73300 new_data_rx[7]
.sym 73304 sram_data[4]$SB_IO_IN
.sym 73305 cpu.instruction_SB_LUT4_O_3_I1
.sym 73307 bootn
.sym 73308 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 73309 clk$SB_IO_IN_$glb_clk
.sym 73310 rstn_SB_LUT4_I3_O_$glb_sr
.sym 73313 cpu.regI[8]
.sym 73314 cpu.regI[2]
.sym 73315 cpu.regI[10]
.sym 73320 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 73323 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 73326 uart_rx.load
.sym 73327 cpu.instruction_SB_LUT4_O_10_I2
.sym 73329 addressR[0]
.sym 73330 rcv
.sym 73332 cpu.instruction_SB_LUT4_O_3_I1
.sym 73334 addressW[3]
.sym 73335 pc[1]
.sym 73336 inM[6]
.sym 73337 bootn
.sym 73340 inM[5]
.sym 73341 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 73344 inM[1]
.sym 73346 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 73358 cpu.regI[11]
.sym 73360 cpu.regI[7]
.sym 73364 cpu.regD[15]
.sym 73372 cpu.regI[10]
.sym 73377 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73378 addressR[1]
.sym 73380 pc[1]
.sym 73381 pc[0]
.sym 73397 cpu.regI[10]
.sym 73409 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73410 pc[1]
.sym 73411 pc[0]
.sym 73412 addressR[1]
.sym 73415 cpu.regI[7]
.sym 73416 cpu.regI[10]
.sym 73417 cpu.regD[15]
.sym 73418 cpu.regI[11]
.sym 73421 cpu.regI[10]
.sym 73422 cpu.regD[15]
.sym 73423 cpu.regI[11]
.sym 73431 cpu.pc_SB_DFFESR_Q_E_$glb_ce
.sym 73432 clk$SB_IO_IN_$glb_clk
.sym 73433 rstn_SB_LUT4_I3_O_$glb_sr
.sym 73434 inM[15]
.sym 73435 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 73436 inM[14]
.sym 73437 cpu.lt
.sym 73438 inM[13]
.sym 73439 cpu.ALU.xn[0]
.sym 73440 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 73441 cpu.ALU.out_SB_LUT4_O_1_I2
.sym 73442 pc[1]
.sym 73449 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 73452 inM[2]
.sym 73453 ram.1.2.0_RDATA
.sym 73454 ram.1.1.0_RDATA
.sym 73455 cpu.state[1]
.sym 73456 pc[1]
.sym 73457 cpu.regI[8]
.sym 73458 cpu.regI[8]
.sym 73459 inM[13]
.sym 73462 cpu.regI[10]
.sym 73463 cpu.regI[7]
.sym 73465 cpu.ALU.out_SB_LUT4_O_I2
.sym 73466 cpu.ALU.yn[15]
.sym 73467 inM[15]
.sym 73468 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 73477 cpu.regI[8]
.sym 73479 cpu.regI[10]
.sym 73480 cpu.regD[5]
.sym 73481 cpu.regD[1]
.sym 73482 cpu.regI[11]
.sym 73485 cpu.regI[8]
.sym 73488 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73492 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 73495 cpu.ALU.yn_SB_LUT4_O_I2
.sym 73500 inM[5]
.sym 73501 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 73504 inM[1]
.sym 73505 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 73508 cpu.regI[8]
.sym 73510 cpu.ALU.yn_SB_LUT4_O_I2
.sym 73514 cpu.regI[11]
.sym 73515 cpu.regI[10]
.sym 73516 cpu.regD[5]
.sym 73520 cpu.ALU.yn_SB_LUT4_O_I2
.sym 73521 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 73522 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73523 cpu.regI[8]
.sym 73526 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 73527 cpu.regI[8]
.sym 73532 cpu.regI[10]
.sym 73533 cpu.regI[11]
.sym 73534 cpu.regD[1]
.sym 73539 inM[5]
.sym 73546 inM[1]
.sym 73550 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 73551 cpu.regI[8]
.sym 73554 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 73555 clk$SB_IO_IN_$glb_clk
.sym 73556 rstn_SB_LUT4_I3_O_$glb_sr
.sym 73557 cpu.ALU.out_SB_LUT4_O_7_I2
.sym 73558 cpu.ALU.out_SB_LUT4_O_14_I2_SB_LUT4_I0_O
.sym 73559 cpu.ALU.xn[6]
.sym 73560 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 73561 cpu.regD[6]
.sym 73562 cpu.ALU.xn[7]
.sym 73563 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 73564 cpu.ALU.out_SB_LUT4_O_8_I2
.sym 73572 addressW[3]
.sym 73576 ram.0.3.0_WCLKE
.sym 73577 addressW[4]
.sym 73579 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 73581 inM[14]
.sym 73582 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 73584 cpu.state[1]
.sym 73586 cpu.regI[7]
.sym 73587 cpu.regI[7]
.sym 73590 cpu.regI[10]
.sym 73591 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 73592 cpu.ALU.yn[13]
.sym 73599 cpu.ALU.xn[5]
.sym 73600 cpu.ALU.yn[3]
.sym 73601 cpu.ALU.yn[6]
.sym 73604 cpu.ALU.xn[4]
.sym 73605 cpu.ALU.yn[4]
.sym 73609 cpu.ALU.yn[5]
.sym 73610 cpu.ALU.xn[1]
.sym 73611 cpu.ALU.xn[0]
.sym 73612 cpu.regI[7]
.sym 73613 cpu.ALU.xn[2]
.sym 73616 cpu.ALU.xn[6]
.sym 73618 cpu.ALU.yn[1]
.sym 73619 cpu.ALU.xn[7]
.sym 73620 cpu.ALU.yn[7]
.sym 73622 cpu.ALU.yn[0]
.sym 73623 cpu.regI[7]
.sym 73624 cpu.ALU.yn[2]
.sym 73628 cpu.ALU.xn[3]
.sym 73630 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 73632 cpu.ALU.yn[0]
.sym 73633 cpu.ALU.xn[0]
.sym 73636 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 73637 cpu.regI[7]
.sym 73638 cpu.ALU.yn[1]
.sym 73639 cpu.ALU.xn[1]
.sym 73640 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 73642 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 73643 cpu.regI[7]
.sym 73644 cpu.ALU.yn[2]
.sym 73645 cpu.ALU.xn[2]
.sym 73646 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 73648 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[4]
.sym 73649 cpu.regI[7]
.sym 73650 cpu.ALU.yn[3]
.sym 73651 cpu.ALU.xn[3]
.sym 73652 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 73654 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[5]
.sym 73655 cpu.regI[7]
.sym 73656 cpu.ALU.yn[4]
.sym 73657 cpu.ALU.xn[4]
.sym 73658 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[4]
.sym 73660 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[6]
.sym 73661 cpu.regI[7]
.sym 73662 cpu.ALU.yn[5]
.sym 73663 cpu.ALU.xn[5]
.sym 73664 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[5]
.sym 73666 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[7]
.sym 73667 cpu.regI[7]
.sym 73668 cpu.ALU.yn[6]
.sym 73669 cpu.ALU.xn[6]
.sym 73670 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[6]
.sym 73672 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[8]
.sym 73673 cpu.regI[7]
.sym 73674 cpu.ALU.yn[7]
.sym 73675 cpu.ALU.xn[7]
.sym 73676 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[7]
.sym 73680 cpu.regD[14]
.sym 73681 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 73682 cpu.regD[7]
.sym 73683 cpu.ALU.out_SB_LUT4_O_I2
.sym 73684 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 73685 cpu.ALU.xn[10]
.sym 73686 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 73687 cpu.ALU.xn[14]
.sym 73688 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 73692 ram.0.3.0_RDATA
.sym 73693 addressW[7]
.sym 73694 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 73695 addressW[6]
.sym 73696 cpu.regI[11]
.sym 73697 ram.0.0.0_RCLKE
.sym 73699 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 73701 cpu.ALU.xn[2]
.sym 73702 inM[0]
.sym 73703 addressW[5]
.sym 73716 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[8]
.sym 73721 cpu.ALU.yn[10]
.sym 73722 cpu.ALU.xn[15]
.sym 73723 cpu.ALU.yn[8]
.sym 73724 cpu.ALU.yn[11]
.sym 73727 cpu.ALU.xn[12]
.sym 73729 cpu.ALU.xn[13]
.sym 73730 cpu.ALU.xn[11]
.sym 73732 cpu.ALU.xn[9]
.sym 73735 cpu.ALU.yn[9]
.sym 73737 cpu.regI[7]
.sym 73738 cpu.ALU.yn[15]
.sym 73741 cpu.ALU.yn[14]
.sym 73742 cpu.ALU.xn[10]
.sym 73744 cpu.ALU.xn[14]
.sym 73745 cpu.regI[7]
.sym 73746 cpu.regI[7]
.sym 73747 cpu.ALU.yn[12]
.sym 73751 cpu.ALU.xn[8]
.sym 73752 cpu.ALU.yn[13]
.sym 73753 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[9]
.sym 73754 cpu.regI[7]
.sym 73755 cpu.ALU.xn[8]
.sym 73756 cpu.ALU.yn[8]
.sym 73757 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[8]
.sym 73759 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[10]
.sym 73760 cpu.regI[7]
.sym 73761 cpu.ALU.xn[9]
.sym 73762 cpu.ALU.yn[9]
.sym 73763 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[9]
.sym 73765 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[11]
.sym 73766 cpu.regI[7]
.sym 73767 cpu.ALU.xn[10]
.sym 73768 cpu.ALU.yn[10]
.sym 73769 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[10]
.sym 73771 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[12]
.sym 73772 cpu.regI[7]
.sym 73773 cpu.ALU.xn[11]
.sym 73774 cpu.ALU.yn[11]
.sym 73775 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[11]
.sym 73777 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[13]
.sym 73778 cpu.regI[7]
.sym 73779 cpu.ALU.yn[12]
.sym 73780 cpu.ALU.xn[12]
.sym 73781 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[12]
.sym 73783 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[14]
.sym 73784 cpu.regI[7]
.sym 73785 cpu.ALU.yn[13]
.sym 73786 cpu.ALU.xn[13]
.sym 73787 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[13]
.sym 73789 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[15]
.sym 73790 cpu.regI[7]
.sym 73791 cpu.ALU.xn[14]
.sym 73792 cpu.ALU.yn[14]
.sym 73793 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[14]
.sym 73796 cpu.ALU.yn[15]
.sym 73797 cpu.regI[7]
.sym 73798 cpu.ALU.xn[15]
.sym 73799 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[15]
.sym 73804 cpu.pc_SB_DFFESR_Q_E
.sym 73807 inM[1]
.sym 73824 inM[10]
.sym 73825 cpu.ALU.xn[13]
.sym 73828 inM[1]
.sym 73844 cpu.regD[2]
.sym 73845 cpu.regD[12]
.sym 73847 cpu.regI[10]
.sym 73851 cpu.regD[9]
.sym 73852 inM[9]
.sym 73854 cpu.regD[11]
.sym 73858 cpu.regI[11]
.sym 73860 cpu.regI[10]
.sym 73862 cpu.regD[11]
.sym 73867 inM[11]
.sym 73875 cpu.regI[7]
.sym 73877 cpu.regI[7]
.sym 73878 cpu.regI[11]
.sym 73879 cpu.regI[10]
.sym 73880 cpu.regD[11]
.sym 73883 cpu.regI[11]
.sym 73885 cpu.regI[10]
.sym 73886 cpu.regD[11]
.sym 73892 inM[11]
.sym 73895 cpu.regD[9]
.sym 73896 cpu.regI[10]
.sym 73897 cpu.regI[11]
.sym 73907 cpu.regI[11]
.sym 73908 cpu.regD[2]
.sym 73909 cpu.regI[10]
.sym 73913 cpu.regI[10]
.sym 73914 cpu.regD[12]
.sym 73916 cpu.regI[11]
.sym 73921 inM[9]
.sym 73923 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 73924 clk$SB_IO_IN_$glb_clk
.sym 73925 rstn_SB_LUT4_I3_O_$glb_sr
.sym 73941 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 73945 inM[2]
.sym 73947 ram.0.3.0_RCLKE
.sym 74192 addressW[6]
.sym 74307 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 74687 addressW[7]
.sym 74933 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 75062 $PACKER_VCC_NET
.sym 76033 $PACKER_VCC_NET
.sym 76040 $PACKER_VCC_NET
.sym 76163 addressW[7]
.sym 76287 cpu.pc_SB_DFFESR_Q_E
.sym 76775 cpu.pc_SB_DFFESR_Q_E
.sym 76830 prom_data[8]
.sym 76832 sram_data_$_TBUF__Y_E
.sym 76833 prom_data[9]
.sym 76835 sram_data_$_TBUF__Y_E
.sym 76840 sram_data_$_TBUF__Y_E
.sym 76848 sram_data_$_TBUF__Y_E
.sym 76850 prom_data[8]
.sym 76853 prom_data[9]
.sym 76855 prom_data[11]
.sym 76856 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 76857 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 76858 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76859 cpu.instruction_SB_LUT4_O_I0
.sym 76860 prom_data[15]
.sym 76861 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 76862 prom_data[10]
.sym 76867 cpu.regI[8]
.sym 76870 inM[14]
.sym 76872 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 76874 inM[13]
.sym 76885 sram_data[8]$SB_IO_IN
.sym 76887 but[0]$SB_IO_IN
.sym 76888 sram_data_$_TBUF__Y_E
.sym 76889 but[1]$SB_IO_IN
.sym 76899 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76904 pc[2]
.sym 76910 pc[5]
.sym 76920 pc[3]
.sym 76926 pc[4]
.sym 76928 inM[14]
.sym 76942 pc[5]
.sym 76943 pc[3]
.sym 76944 pc[4]
.sym 76945 pc[2]
.sym 76949 inM[14]
.sym 76976 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76977 clk$SB_IO_IN_$glb_clk
.sym 76978 rstn_SB_LUT4_I3_O_$glb_sr
.sym 76979 sram_data[10]$SB_IO_IN
.sym 76981 sram_data[11]$SB_IO_IN
.sym 76983 cpu.instruction_SB_LUT4_O_6_I0
.sym 76984 cpu.instruction_SB_LUT4_O_I1
.sym 76985 cpu.regI[0]
.sym 76986 addressW[0]
.sym 76987 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 76988 cpu.instruction_SB_LUT4_O_5_I1
.sym 76989 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 76990 cpu.regI[1]
.sym 76998 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76999 pc[1]
.sym 77000 ram.2.0.0_RDATA
.sym 77001 sram_data_$_TBUF__Y_E
.sym 77003 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 77004 bootn
.sym 77006 rcv
.sym 77011 inM[15]
.sym 77014 pc[3]
.sym 77015 sram_data[10]$SB_IO_IN
.sym 77016 addressR[0]
.sym 77021 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 77023 cpu.instruction_SB_LUT4_O_5_I1
.sym 77025 sram_data[6]$SB_IO_IN
.sym 77026 cpu.regI[6]
.sym 77027 cpu.regI[1]
.sym 77029 pc[5]
.sym 77033 inM[0]
.sym 77034 cpu.regI[0]
.sym 77035 sram_data[5]$SB_IO_IN
.sym 77037 sram_data[11]$SB_IO_IN
.sym 77038 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 77040 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 77043 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 77045 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 77046 cpu.regI[3]
.sym 77048 cpu.regI[5]
.sym 77049 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77052 prom_data[14]
.sym 77060 but[1]$SB_IO_IN
.sym 77064 but[0]$SB_IO_IN
.sym 77067 addressR[1]
.sym 77072 addressR[0]
.sym 77073 data_rx[1]
.sym 77078 led_SB_DFFESR_Q_E
.sym 77085 addressR[0]
.sym 77086 led[0]$SB_IO_OUT
.sym 77088 inM[1]
.sym 77089 inM[0]
.sym 77099 addressR[0]
.sym 77100 but[1]$SB_IO_IN
.sym 77101 addressR[1]
.sym 77102 data_rx[1]
.sym 77107 inM[0]
.sym 77130 inM[1]
.sym 77135 led[0]$SB_IO_OUT
.sym 77136 but[0]$SB_IO_IN
.sym 77137 addressR[1]
.sym 77138 addressR[0]
.sym 77139 led_SB_DFFESR_Q_E
.sym 77140 clk$SB_IO_IN_$glb_clk
.sym 77141 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77142 cpu.instruction_SB_LUT4_O_4_I1
.sym 77143 cpu.regI[6]
.sym 77144 cpu.regI[3]
.sym 77145 cpu.regI[5]
.sym 77146 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 77147 cpu.instruction_SB_LUT4_O_4_I0
.sym 77148 cpu.instruction_SB_LUT4_O_15_I2
.sym 77149 cpu.instruction_SB_LUT4_O_14_I1
.sym 77150 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77154 pc[2]
.sym 77156 cpu.instruction_SB_LUT4_O_13_I2
.sym 77157 pc[0]
.sym 77159 pc[3]
.sym 77160 led[0]$SB_IO_OUT
.sym 77163 addressR[1]
.sym 77164 ram.2.0.0_RDATA_1
.sym 77165 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77166 cpu.regI[0]
.sym 77167 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 77168 addressW[0]
.sym 77169 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77173 pc[1]
.sym 77174 inM[1]
.sym 77175 inM[0]
.sym 77176 rstn
.sym 77177 cpu.regI[6]
.sym 77184 pc[5]
.sym 77185 inM[1]
.sym 77190 rcv
.sym 77191 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 77194 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77197 new_data_rx[1]
.sym 77198 pc[4]
.sym 77200 pc[1]
.sym 77201 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 77204 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 77209 pc[3]
.sym 77210 pc[2]
.sym 77212 pc[0]
.sym 77216 pc[0]
.sym 77217 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 77222 pc[3]
.sym 77223 pc[2]
.sym 77224 pc[5]
.sym 77225 pc[4]
.sym 77228 pc[4]
.sym 77229 pc[5]
.sym 77230 pc[0]
.sym 77231 pc[3]
.sym 77246 rcv
.sym 77247 inM[1]
.sym 77248 new_data_rx[1]
.sym 77252 pc[0]
.sym 77253 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 77254 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 77255 pc[1]
.sym 77262 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77263 clk$SB_IO_IN_$glb_clk
.sym 77264 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77265 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 77266 cpu.instruction_SB_LUT4_O_12_I3
.sym 77267 cpu.instruction_SB_LUT4_O_2_I1
.sym 77268 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 77269 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 77270 cpu.instruction_SB_LUT4_O_10_I2
.sym 77271 addressR[0]
.sym 77272 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 77277 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 77278 bootn
.sym 77279 bootn
.sym 77280 cpu.regI[5]
.sym 77281 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 77282 uart_rx.shifter_SB_DFFESS_Q_E
.sym 77283 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 77284 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 77285 pc[1]
.sym 77286 pc[4]
.sym 77287 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 77289 inM[15]
.sym 77291 cpu.regI[5]
.sym 77293 sram_data[10]$SB_IO_IN
.sym 77294 addressR[0]
.sym 77296 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77298 cpu.regI[8]
.sym 77300 cpu.instruction_SB_LUT4_O_5_I1
.sym 77306 rcv
.sym 77307 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 77309 cpu.regI[5]
.sym 77310 pc[1]
.sym 77312 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 77313 cpu.state[1]
.sym 77314 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 77315 addressR[0]
.sym 77320 new_data_rx[7]
.sym 77321 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77322 pc[0]
.sym 77323 cpu.regAn_SB_DFFSR_Q_12_D
.sym 77324 inM[0]
.sym 77326 cpu.regI[0]
.sym 77328 addressW[0]
.sym 77330 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 77331 inM[7]
.sym 77333 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77336 rstn
.sym 77339 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77340 cpu.state[1]
.sym 77341 inM[0]
.sym 77342 cpu.regI[5]
.sym 77345 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 77346 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 77348 cpu.regI[0]
.sym 77351 rcv
.sym 77352 new_data_rx[7]
.sym 77353 inM[7]
.sym 77357 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 77358 pc[1]
.sym 77359 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 77360 pc[0]
.sym 77369 rstn
.sym 77371 cpu.regAn_SB_DFFSR_Q_12_D
.sym 77381 cpu.state[1]
.sym 77382 addressR[0]
.sym 77383 cpu.regI[5]
.sym 77384 addressW[0]
.sym 77385 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 77386 clk$SB_IO_IN_$glb_clk
.sym 77387 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77388 cpu.regD[15]
.sym 77401 addressR[0]
.sym 77405 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 77409 addressW[6]
.sym 77410 addressW[1]
.sym 77411 rcv
.sym 77413 inM[0]
.sym 77414 cpu.regI[1]
.sym 77415 cpu.regI[6]
.sym 77417 inM[7]
.sym 77419 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 77420 cpu.regI[0]
.sym 77421 cpu.regI[6]
.sym 77422 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77423 cpu.regI[6]
.sym 77436 cpu.instruction_SB_LUT4_O_13_I2
.sym 77437 sram_data[2]$SB_IO_IN
.sym 77438 cpu.instruction_SB_LUT4_O_12_I3
.sym 77444 cpu.instruction_SB_LUT4_O_5_I0
.sym 77445 sram_data[8]$SB_IO_IN
.sym 77448 bootn
.sym 77453 sram_data[10]$SB_IO_IN
.sym 77460 cpu.instruction_SB_LUT4_O_5_I1
.sym 77475 cpu.instruction_SB_LUT4_O_13_I2
.sym 77476 sram_data[8]$SB_IO_IN
.sym 77477 bootn
.sym 77480 sram_data[2]$SB_IO_IN
.sym 77481 cpu.instruction_SB_LUT4_O_5_I1
.sym 77482 bootn
.sym 77483 cpu.instruction_SB_LUT4_O_5_I0
.sym 77486 cpu.instruction_SB_LUT4_O_12_I3
.sym 77487 sram_data[10]$SB_IO_IN
.sym 77489 bootn
.sym 77508 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 77509 clk$SB_IO_IN_$glb_clk
.sym 77510 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77511 cpu.regD[13]
.sym 77512 cpu.regD[0]
.sym 77513 cpu.ALU.ng_SB_LUT4_I2_O
.sym 77514 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77516 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 77517 cpu.ALU.ng_SB_LUT4_I2_1_O
.sym 77518 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 77523 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 77527 cpu.state[1]
.sym 77528 bootn
.sym 77529 cpu.regI[13]
.sym 77531 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 77532 cpu.instruction_SB_LUT4_O_5_I0
.sym 77533 cpu.regI[10]
.sym 77535 inM[4]
.sym 77536 cpu.regI[8]
.sym 77538 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 77539 cpu.regI[11]
.sym 77540 cpu.regI[10]
.sym 77544 cpu.regD[13]
.sym 77545 cpu.regI[11]
.sym 77554 cpu.regI[8]
.sym 77556 cpu.regI[10]
.sym 77557 cpu.regI[11]
.sym 77558 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 77561 cpu.regI[7]
.sym 77562 cpu.ALU.ng_SB_LUT4_O_I2
.sym 77569 cpu.regD[0]
.sym 77571 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 77575 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 77576 cpu.regD[13]
.sym 77579 cpu.lt
.sym 77581 cpu.regI[6]
.sym 77582 cpu.ALU.out_SB_LUT4_O_I2
.sym 77583 cpu.ALU.out_SB_LUT4_O_1_I2
.sym 77587 cpu.lt
.sym 77591 cpu.ALU.out_SB_LUT4_O_I2
.sym 77592 cpu.ALU.out_SB_LUT4_O_1_I2
.sym 77593 cpu.ALU.ng_SB_LUT4_O_I2
.sym 77594 cpu.regI[6]
.sym 77598 cpu.ALU.out_SB_LUT4_O_I2
.sym 77599 cpu.regI[6]
.sym 77605 cpu.ALU.ng_SB_LUT4_O_I2
.sym 77606 cpu.regI[6]
.sym 77609 cpu.ALU.out_SB_LUT4_O_1_I2
.sym 77611 cpu.regI[6]
.sym 77615 cpu.regD[0]
.sym 77616 cpu.regI[10]
.sym 77617 cpu.regI[11]
.sym 77621 cpu.regI[10]
.sym 77622 cpu.regI[11]
.sym 77623 cpu.regI[7]
.sym 77624 cpu.regD[13]
.sym 77627 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 77628 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 77629 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 77630 cpu.regI[8]
.sym 77632 clk$SB_IO_IN_$glb_clk
.sym 77633 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77634 inM[0]
.sym 77635 inM[6]
.sym 77636 inM[7]
.sym 77637 inM[5]
.sym 77638 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 77639 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 77640 inM[4]
.sym 77641 cpu.ALU.xn[4]
.sym 77642 inM[13]
.sym 77644 cpu.pc_SB_DFFESR_Q_E
.sym 77649 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77651 ram.1.2.0_RDATA_1
.sym 77652 inM[14]
.sym 77657 addressW[2]
.sym 77659 ready
.sym 77665 cpu.regI[6]
.sym 77666 inM[1]
.sym 77667 inM[0]
.sym 77669 inM[6]
.sym 77675 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 77676 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 77677 cpu.regD[7]
.sym 77678 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 77679 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 77682 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 77684 cpu.regI[7]
.sym 77685 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 77687 cpu.regD[6]
.sym 77688 cpu.ALU.xn[0]
.sym 77689 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 77691 cpu.regI[8]
.sym 77692 inM[6]
.sym 77693 cpu.regI[6]
.sym 77697 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 77698 cpu.regI[7]
.sym 77699 cpu.regI[11]
.sym 77700 cpu.regI[10]
.sym 77704 cpu.ALU.yn[0]
.sym 77705 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_I1_O
.sym 77708 cpu.regI[8]
.sym 77709 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 77710 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 77711 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 77714 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 77715 cpu.regI[6]
.sym 77716 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_I1_O
.sym 77717 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 77721 cpu.regD[6]
.sym 77722 cpu.regI[10]
.sym 77723 cpu.regI[11]
.sym 77726 cpu.regD[6]
.sym 77727 cpu.regI[7]
.sym 77728 cpu.regI[11]
.sym 77729 cpu.regI[10]
.sym 77735 inM[6]
.sym 77739 cpu.regI[10]
.sym 77740 cpu.regI[11]
.sym 77741 cpu.regD[7]
.sym 77744 cpu.ALU.yn[0]
.sym 77746 cpu.ALU.xn[0]
.sym 77747 cpu.regI[7]
.sym 77750 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 77751 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 77752 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 77753 cpu.regI[8]
.sym 77754 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 77755 clk$SB_IO_IN_$glb_clk
.sym 77756 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77757 cpu.ALU.xn[13]
.sym 77761 cpu.regD[10]
.sym 77769 ram.1.0.0_RDATA
.sym 77770 inM[4]
.sym 77772 inM[5]
.sym 77778 inM[6]
.sym 77780 inM[7]
.sym 77783 inM[5]
.sym 77789 inM[4]
.sym 77800 inM[7]
.sym 77802 cpu.regI[7]
.sym 77806 cpu.regD[14]
.sym 77807 cpu.regI[8]
.sym 77808 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 77810 inM[14]
.sym 77811 cpu.regI[10]
.sym 77812 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77817 cpu.regI[11]
.sym 77823 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 77824 cpu.regD[7]
.sym 77826 cpu.regD[10]
.sym 77834 inM[14]
.sym 77837 cpu.regI[11]
.sym 77838 cpu.regI[7]
.sym 77839 cpu.regD[14]
.sym 77840 cpu.regI[10]
.sym 77843 inM[7]
.sym 77849 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77850 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 77851 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 77852 cpu.regI[8]
.sym 77855 cpu.regI[7]
.sym 77856 cpu.regD[7]
.sym 77857 cpu.regI[10]
.sym 77858 cpu.regI[11]
.sym 77861 cpu.regD[10]
.sym 77863 cpu.regI[11]
.sym 77864 cpu.regI[10]
.sym 77867 cpu.regI[7]
.sym 77868 cpu.regD[10]
.sym 77869 cpu.regI[10]
.sym 77870 cpu.regI[11]
.sym 77873 cpu.regD[14]
.sym 77875 cpu.regI[11]
.sym 77876 cpu.regI[10]
.sym 77877 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 77878 clk$SB_IO_IN_$glb_clk
.sym 77879 rstn_SB_LUT4_I3_O_$glb_sr
.sym 77882 uart_tx.data_r[6]
.sym 77887 uart_tx.data_r[7]
.sym 77902 ram.1.0.0_RDATA_1
.sym 77904 inM[1]
.sym 77923 cpu.state[1]
.sym 77929 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 77932 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 77935 cpu.regI[6]
.sym 77945 rstn
.sym 77960 rstn
.sym 77961 cpu.state[1]
.sym 77962 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 77979 cpu.regI[6]
.sym 77980 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 78001 clk$SB_IO_IN_$glb_clk
.sym 78002 rstn_SB_LUT4_I3_O_$glb_sr
.sym 78003 uart_tx.shifter[9]
.sym 78008 uart_tx.shifter[8]
.sym 78011 inM[1]
.sym 78012 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 78013 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 78019 cpu.pc_SB_DFFESR_Q_E
.sym 78025 ram.1.3.0_RDATA
.sym 78032 inM[1]
.sym 78137 inM[13]
.sym 78138 ram.5.0.0_RDATA_1
.sym 78141 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 78143 ram.1.3.0_RDATA_1
.sym 78145 addressW[5]
.sym 78146 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 78149 uart_tx.load
.sym 78272 ram.6.2.0_RDATA
.sym 78273 addressW[0]
.sym 78388 ram.6.0.0_RDATA_1
.sym 78641 addressW[5]
.sym 79005 $PACKER_VCC_NET
.sym 79118 inM[13]
.sym 79120 cpu.pc_SB_DFFESR_Q_E
.sym 79488 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 79492 $PACKER_VCC_NET
.sym 79505 addressW[0]
.sym 79610 inM[13]
.sym 79749 addressW[0]
.sym 80493 addressW[0]
.sym 80594 inM[13]
.sym 80907 prom_data[10]
.sym 80909 sram_data_$_TBUF__Y_E
.sym 80910 prom_data[11]
.sym 80912 sram_data_$_TBUF__Y_E
.sym 80921 sram_data_$_TBUF__Y_E
.sym 80924 prom_data[11]
.sym 80929 sram_data_$_TBUF__Y_E
.sym 80931 prom_data[10]
.sym 80932 cpu.instruction_SB_LUT4_O_6_I1
.sym 80933 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 80934 prom_data[12]
.sym 80935 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80936 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 80937 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 80938 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 80939 prom_data[13]
.sym 80965 prom_data[14]
.sym 80966 sram_data[13]$SB_IO_IN
.sym 80974 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80976 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 80977 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 80978 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 80980 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 80981 pc[1]
.sym 80982 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 80985 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80986 inM[15]
.sym 80989 pc[1]
.sym 80993 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 80994 inM[11]
.sym 80995 inM[10]
.sym 80997 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 80999 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81001 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81003 pc[0]
.sym 81004 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 81009 inM[11]
.sym 81013 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 81014 pc[0]
.sym 81015 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81016 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 81019 pc[0]
.sym 81020 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81021 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81022 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81025 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81026 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 81027 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81028 pc[0]
.sym 81031 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81032 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 81033 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81034 pc[1]
.sym 81037 inM[15]
.sym 81043 pc[1]
.sym 81044 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81045 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81046 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 81051 inM[10]
.sym 81053 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 81054 clk$SB_IO_IN_$glb_clk
.sym 81055 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81056 sram_data[12]$SB_IO_IN
.sym 81058 sram_data[13]$SB_IO_IN
.sym 81060 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 81061 cpu.instruction_SB_LUT4_O_13_I2
.sym 81062 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 81063 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 81064 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 81065 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 81066 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 81067 cpu.instruction_SB_LUT4_O_1_I3
.sym 81070 addressW[0]
.sym 81072 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81073 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 81075 rstn
.sym 81076 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 81080 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 81082 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81088 inM[11]
.sym 81089 inM[10]
.sym 81091 inM[13]
.sym 81092 inM[12]
.sym 81095 pc[0]
.sym 81098 pc[0]
.sym 81104 bootn
.sym 81105 sram_data[13]$SB_IO_IN
.sym 81109 inM[5]
.sym 81111 bootn
.sym 81112 addressW[0]
.sym 81115 sram_data[3]$SB_IO_IN
.sym 81119 sram_data[12]$SB_IO_IN
.sym 81121 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 81122 prom_data[15]
.sym 81123 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 81124 cpu.regI[3]
.sym 81125 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81137 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81138 cpu.instruction_SB_LUT4_O_I1
.sym 81139 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 81141 cpu.instruction_SB_LUT4_O_I0
.sym 81143 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 81145 cpu.instruction_SB_LUT4_O_6_I1
.sym 81146 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 81147 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 81148 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81149 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81151 pc[0]
.sym 81153 cpu.instruction_SB_LUT4_O_6_I0
.sym 81156 pc[1]
.sym 81157 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 81158 addressR[0]
.sym 81159 bootn
.sym 81162 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 81164 sram_data[1]$SB_IO_IN
.sym 81165 bootn
.sym 81166 pc[0]
.sym 81167 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81168 sram_data[0]$SB_IO_IN
.sym 81170 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 81171 pc[1]
.sym 81172 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 81173 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 81176 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81177 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81178 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81179 pc[0]
.sym 81182 sram_data[0]$SB_IO_IN
.sym 81183 cpu.instruction_SB_LUT4_O_6_I1
.sym 81184 cpu.instruction_SB_LUT4_O_6_I0
.sym 81185 bootn
.sym 81190 addressR[0]
.sym 81194 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81196 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 81197 pc[0]
.sym 81200 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 81201 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 81202 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 81203 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 81206 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 81207 pc[0]
.sym 81208 bootn
.sym 81209 pc[1]
.sym 81212 cpu.instruction_SB_LUT4_O_I1
.sym 81213 cpu.instruction_SB_LUT4_O_I0
.sym 81214 bootn
.sym 81215 sram_data[1]$SB_IO_IN
.sym 81216 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 81217 clk$SB_IO_IN_$glb_clk
.sym 81218 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81219 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 81220 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 81221 cpu.regI[15]
.sym 81222 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81223 cpu.instruction_SB_LUT4_O_11_I3
.sym 81224 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 81225 cpu.instruction_SB_LUT4_O_15_I3
.sym 81226 cpu.instruction_SB_LUT4_O_8_I3
.sym 81231 led[1]$SB_IO_OUT
.sym 81232 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 81233 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 81234 uart_rx.shifter_SB_DFFESS_Q_E
.sym 81235 pc[3]
.sym 81238 pc[3]
.sym 81239 addressW[0]
.sym 81241 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 81242 addressW[1]
.sym 81244 addressR[0]
.sym 81246 addressW[0]
.sym 81251 rstn
.sym 81253 cpu.regI[11]
.sym 81261 sram_data[6]$SB_IO_IN
.sym 81263 pc[1]
.sym 81264 bootn
.sym 81265 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 81266 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 81267 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 81268 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 81269 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81270 sram_data[5]$SB_IO_IN
.sym 81271 pc[1]
.sym 81272 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 81273 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 81274 cpu.instruction_SB_LUT4_O_14_I0
.sym 81275 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 81276 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 81277 cpu.instruction_SB_LUT4_O_15_I3
.sym 81280 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 81281 sram_data[3]$SB_IO_IN
.sym 81282 cpu.instruction_SB_LUT4_O_15_I2
.sym 81284 cpu.instruction_SB_LUT4_O_4_I1
.sym 81285 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 81286 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 81289 cpu.instruction_SB_LUT4_O_4_I0
.sym 81290 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81291 cpu.instruction_SB_LUT4_O_14_I1
.sym 81293 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 81294 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 81295 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 81299 cpu.instruction_SB_LUT4_O_14_I0
.sym 81300 bootn
.sym 81301 sram_data[6]$SB_IO_IN
.sym 81302 cpu.instruction_SB_LUT4_O_14_I1
.sym 81305 cpu.instruction_SB_LUT4_O_4_I0
.sym 81306 sram_data[3]$SB_IO_IN
.sym 81307 bootn
.sym 81308 cpu.instruction_SB_LUT4_O_4_I1
.sym 81311 sram_data[5]$SB_IO_IN
.sym 81312 bootn
.sym 81313 cpu.instruction_SB_LUT4_O_15_I3
.sym 81314 cpu.instruction_SB_LUT4_O_15_I2
.sym 81317 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 81318 cpu.instruction_SB_LUT4_O_15_I3
.sym 81319 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81320 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 81323 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 81324 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 81325 pc[1]
.sym 81326 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 81329 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 81330 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 81331 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 81332 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 81335 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81336 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 81337 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 81338 pc[1]
.sym 81339 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 81340 clk$SB_IO_IN_$glb_clk
.sym 81341 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81342 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 81343 cpu.instruction_SB_LUT4_O_11_I2
.sym 81344 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 81345 cpu.regI[11]
.sym 81346 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81347 cpu.instruction_SB_LUT4_O_3_I1
.sym 81348 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 81349 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 81356 pc[5]
.sym 81357 pc[5]
.sym 81358 cpu.regI[6]
.sym 81362 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 81363 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 81366 cpu.regI[15]
.sym 81367 pc[0]
.sym 81369 cpu.regI[5]
.sym 81370 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81373 inM[13]
.sym 81374 inM[12]
.sym 81383 pc[0]
.sym 81385 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81386 pc[1]
.sym 81387 cpu.instruction_SB_LUT4_O_11_I3
.sym 81388 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81390 cpu.instruction_SB_LUT4_O_14_I1
.sym 81391 pc[0]
.sym 81392 cpu.regAn_SB_DFFSR_Q_12_D
.sym 81393 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 81394 pc[1]
.sym 81395 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 81396 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 81397 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81398 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81399 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 81400 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81403 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81406 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 81409 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 81410 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 81414 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 81416 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 81417 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81418 pc[1]
.sym 81422 cpu.instruction_SB_LUT4_O_14_I1
.sym 81423 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 81424 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 81425 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 81428 cpu.instruction_SB_LUT4_O_11_I3
.sym 81429 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 81430 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 81431 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 81434 pc[1]
.sym 81435 pc[0]
.sym 81436 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81437 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81440 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81441 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81442 pc[0]
.sym 81443 pc[1]
.sym 81446 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 81447 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 81448 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 81449 pc[1]
.sym 81454 cpu.regAn_SB_DFFSR_Q_12_D
.sym 81458 pc[1]
.sym 81459 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 81460 pc[0]
.sym 81461 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81463 clk$SB_IO_IN_$glb_clk
.sym 81464 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81469 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 81470 cpu.state[1]
.sym 81472 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 81475 inM[6]
.sym 81477 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 81478 rcv
.sym 81479 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81480 cpu.regI[11]
.sym 81481 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 81482 addressW[7]
.sym 81483 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 81485 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 81486 sram_data[11]$SB_IO_IN
.sym 81491 cpu.regI[11]
.sym 81492 cpu.state[1]
.sym 81495 inM[5]
.sym 81496 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 81497 bootn
.sym 81499 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 81500 addressW[0]
.sym 81522 inM[15]
.sym 81539 inM[15]
.sym 81585 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 81586 clk$SB_IO_IN_$glb_clk
.sym 81587 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81592 uart_tx.shifter[2]
.sym 81599 inM[7]
.sym 81602 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 81609 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 81613 inM[4]
.sym 81614 start_SB_LUT4_I2_O
.sym 81617 inM[0]
.sym 81619 inM[6]
.sym 81621 inM[7]
.sym 81622 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 81632 cpu.lt
.sym 81633 cpu.regI[0]
.sym 81634 cpu.state[1]
.sym 81635 cpu.regI[1]
.sym 81637 inM[0]
.sym 81639 cpu.ALU.ng_SB_LUT4_I2_O
.sym 81641 inM[13]
.sym 81642 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 81651 cpu.ALU.ng_SB_LUT4_I2_1_O
.sym 81652 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 81654 cpu.ALU.out_SB_LUT4_O_14_I2_SB_LUT4_I0_O
.sym 81656 cpu.regI[2]
.sym 81659 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 81660 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 81663 inM[13]
.sym 81670 inM[0]
.sym 81674 cpu.regI[2]
.sym 81677 cpu.lt
.sym 81680 cpu.state[1]
.sym 81681 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 81682 cpu.ALU.ng_SB_LUT4_I2_O
.sym 81683 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 81692 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 81693 cpu.regI[1]
.sym 81694 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 81695 cpu.ALU.out_SB_LUT4_O_14_I2_SB_LUT4_I0_O
.sym 81700 cpu.regI[0]
.sym 81701 cpu.lt
.sym 81704 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 81705 cpu.ALU.out_SB_LUT4_O_14_I2_SB_LUT4_I0_O
.sym 81706 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 81707 cpu.ALU.ng_SB_LUT4_I2_1_O
.sym 81708 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 81709 clk$SB_IO_IN_$glb_clk
.sym 81710 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81713 uart_tx.data_r[0]
.sym 81718 start_SB_LUT4_I2_O
.sym 81725 addressW[1]
.sym 81728 cpu.regI[5]
.sym 81735 uart_tx.shifter[3]
.sym 81739 rstn
.sym 81741 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 81745 cpu.regI[11]
.sym 81752 cpu.ALU.out_SB_LUT4_O_7_I2
.sym 81753 cpu.regI[10]
.sym 81759 cpu.ALU.out_SB_LUT4_O_8_I2
.sym 81760 cpu.regD[4]
.sym 81762 cpu.regI[6]
.sym 81763 cpu.regI[11]
.sym 81764 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 81766 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 81770 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 81772 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 81786 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 81788 cpu.regI[6]
.sym 81791 cpu.regI[6]
.sym 81793 cpu.ALU.out_SB_LUT4_O_8_I2
.sym 81798 cpu.regI[6]
.sym 81799 cpu.ALU.out_SB_LUT4_O_7_I2
.sym 81803 cpu.regI[6]
.sym 81804 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 81809 cpu.ALU.out_SB_LUT4_O_7_I2
.sym 81810 cpu.ALU.out_SB_LUT4_O_8_I2
.sym 81812 cpu.regI[6]
.sym 81815 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 81816 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 81817 cpu.regI[6]
.sym 81818 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 81822 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 81824 cpu.regI[6]
.sym 81827 cpu.regI[10]
.sym 81828 cpu.regI[11]
.sym 81829 cpu.regD[4]
.sym 81832 clk$SB_IO_IN_$glb_clk
.sym 81833 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81836 start_SB_LUT4_I2_O
.sym 81839 uart_tx.shifter[5]
.sym 81840 uart_tx.shifter[3]
.sym 81841 uart_tx.shifter[4]
.sym 81846 cpu.regD[4]
.sym 81847 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 81848 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 81849 addressW[5]
.sym 81850 inM[6]
.sym 81853 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 81854 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 81857 start
.sym 81859 inM[7]
.sym 81867 inM[4]
.sym 81875 cpu.regD[13]
.sym 81887 cpu.regI[10]
.sym 81888 cpu.regI[11]
.sym 81906 inM[10]
.sym 81908 cpu.regD[13]
.sym 81910 cpu.regI[11]
.sym 81911 cpu.regI[10]
.sym 81932 inM[10]
.sym 81954 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 81955 clk$SB_IO_IN_$glb_clk
.sym 81956 rstn_SB_LUT4_I3_O_$glb_sr
.sym 81958 uart_tx.data_r[3]
.sym 81959 uart_tx.data_r[2]
.sym 81961 uart_tx.data_r[1]
.sym 81962 uart_tx.data_r[4]
.sym 81972 addressW[8]
.sym 81973 start
.sym 81975 addressW[7]
.sym 81990 inM[3]
.sym 81992 inM[5]
.sym 82000 start_SB_LUT4_I2_O
.sym 82008 inM[6]
.sym 82019 inM[7]
.sym 82044 inM[6]
.sym 82075 inM[7]
.sym 82077 start_SB_LUT4_I2_O
.sym 82078 clk$SB_IO_IN_$glb_clk
.sym 82084 uart_tx.shifter[6]
.sym 82087 uart_tx.shifter[7]
.sym 82092 ready
.sym 82098 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 82099 inM[1]
.sym 82111 start_SB_LUT4_I2_O
.sym 82125 uart_tx.load
.sym 82131 uart_tx.data_r[6]
.sym 82132 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 82136 uart_tx.data_r[7]
.sym 82137 uart_tx.shifter[9]
.sym 82154 uart_tx.data_r[7]
.sym 82156 uart_tx.load
.sym 82184 uart_tx.data_r[6]
.sym 82185 uart_tx.load
.sym 82187 uart_tx.shifter[9]
.sym 82200 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 82201 clk$SB_IO_IN_$glb_clk
.sym 82202 rstn_SB_LUT4_I3_O_$glb_sr
.sym 82203 uart_tx.data_r[5]
.sym 82338 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 82339 inM[1]
.sym 82582 addressW[0]
.sym 82716 addressW[0]
.sym 82951 inM[6]
.sym 83079 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 83455 addressW[0]
.sym 83692 addressW[0]
.sym 83942 addressW[0]
.sym 84057 addressW[0]
.sym 84058 addressW[0]
.sym 84192 addressW[0]
.sym 84317 ram.0.1.0_RCLKE
.sym 84918 addressW[0]
.sym 84984 prom_data[12]
.sym 84986 sram_data_$_TBUF__Y_E
.sym 84987 prom_data[13]
.sym 84989 sram_data_$_TBUF__Y_E
.sym 84994 sram_data_$_TBUF__Y_E
.sym 84995 prom_data[12]
.sym 85000 prom_data[13]
.sym 85002 sram_data_$_TBUF__Y_E
.sym 85009 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85010 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85011 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85012 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85013 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85014 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85015 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85016 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85039 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 85044 prom_data[15]
.sym 85051 inM[12]
.sym 85052 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 85055 pc[2]
.sym 85056 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 85057 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 85058 inM[13]
.sym 85062 pc[0]
.sym 85063 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85065 pc[3]
.sym 85068 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85069 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85071 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85073 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 85077 pc[1]
.sym 85078 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 85080 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85081 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85082 bootn
.sym 85084 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 85085 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 85087 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 85090 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85091 bootn
.sym 85093 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85096 inM[12]
.sym 85102 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85103 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85104 pc[1]
.sym 85105 pc[0]
.sym 85108 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85110 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85114 pc[3]
.sym 85115 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85116 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85117 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 85120 pc[0]
.sym 85121 pc[3]
.sym 85122 pc[2]
.sym 85123 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85126 inM[13]
.sym 85130 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 85131 clk$SB_IO_IN_$glb_clk
.sym 85132 rstn_SB_LUT4_I3_O_$glb_sr
.sym 85135 sram_data[14]$SB_IO_IN
.sym 85137 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 85138 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 85139 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 85140 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85141 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 85142 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85143 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 85144 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85151 pc[4]
.sym 85152 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 85155 pc[2]
.sym 85156 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 85157 pc[3]
.sym 85163 sram_data_$_TBUF__Y_E
.sym 85174 sram_data[14]$SB_IO_IN
.sym 85179 sram_data[15]$SB_IO_IN
.sym 85182 pc[5]
.sym 85185 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85189 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85191 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85192 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85195 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85197 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 85198 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85199 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85202 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85214 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85215 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 85218 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 85219 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 85222 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85223 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85226 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85227 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 85228 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85229 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85230 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 85233 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85236 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 85238 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 85239 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85240 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 85241 pc[0]
.sym 85242 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 85243 pc[1]
.sym 85245 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85247 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85248 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 85249 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 85250 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 85253 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85254 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 85255 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 85256 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 85259 pc[0]
.sym 85260 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85261 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85265 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 85266 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85267 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85271 pc[0]
.sym 85272 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85273 pc[1]
.sym 85274 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 85278 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 85280 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85283 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85285 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85290 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 85291 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 85292 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 85296 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0
.sym 85297 cpu.regI[13]
.sym 85298 cpu.instruction_SB_LUT4_O_9_I2
.sym 85299 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 85300 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85301 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 85302 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85303 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 85309 addressW[8]
.sym 85311 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85313 addressW[0]
.sym 85318 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85321 rstn
.sym 85322 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85323 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 85325 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85327 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85329 pc[1]
.sym 85339 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 85340 pc[1]
.sym 85342 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 85343 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85346 sram_data[15]$SB_IO_IN
.sym 85347 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 85348 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 85349 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 85351 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85352 cpu.instruction_SB_LUT4_O_8_I3
.sym 85353 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 85354 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85355 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85357 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85358 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85361 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0
.sym 85362 bootn
.sym 85363 bootn
.sym 85364 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85365 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 85366 pc[0]
.sym 85370 pc[0]
.sym 85371 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85372 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85373 pc[1]
.sym 85376 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 85377 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 85379 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85382 sram_data[15]$SB_IO_IN
.sym 85383 bootn
.sym 85384 cpu.instruction_SB_LUT4_O_8_I3
.sym 85388 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85389 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85390 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85391 pc[0]
.sym 85394 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 85395 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 85396 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85397 pc[1]
.sym 85400 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 85401 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85402 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 85403 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85407 bootn
.sym 85408 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 85409 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 85412 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0
.sym 85413 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 85414 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 85415 bootn
.sym 85416 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 85417 clk$SB_IO_IN_$glb_clk
.sym 85418 rstn_SB_LUT4_I3_O_$glb_sr
.sym 85419 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85420 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85421 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 85422 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85423 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.sym 85424 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 85425 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85426 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 85431 inM[5]
.sym 85433 uart_rx.shifter[8]
.sym 85435 pc[3]
.sym 85437 sram_data[13]$SB_IO_IN
.sym 85439 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 85440 addressW[9]
.sym 85441 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 85446 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 85454 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 85460 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 85461 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 85463 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85464 cpu.instruction_SB_LUT4_O_11_I3
.sym 85465 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 85466 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 85467 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 85468 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 85469 cpu.instruction_SB_LUT4_O_11_I2
.sym 85470 sram_data[11]$SB_IO_IN
.sym 85471 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 85472 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 85475 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85476 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85482 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85483 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85484 pc[0]
.sym 85487 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 85488 bootn
.sym 85489 pc[1]
.sym 85491 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 85493 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85494 pc[0]
.sym 85495 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 85499 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 85500 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 85501 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 85505 pc[1]
.sym 85506 pc[0]
.sym 85507 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 85508 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 85511 bootn
.sym 85512 cpu.instruction_SB_LUT4_O_11_I2
.sym 85513 sram_data[11]$SB_IO_IN
.sym 85514 cpu.instruction_SB_LUT4_O_11_I3
.sym 85517 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85518 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 85519 pc[1]
.sym 85520 pc[0]
.sym 85523 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 85524 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 85525 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 85526 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 85529 pc[1]
.sym 85530 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85531 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 85532 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85535 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 85538 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85539 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 85540 clk$SB_IO_IN_$glb_clk
.sym 85541 rstn_SB_LUT4_I3_O_$glb_sr
.sym 85542 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 85544 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85546 cpu.state[2]
.sym 85547 cpu.instruction_SB_LUT4_O_5_I0
.sym 85554 inM[4]
.sym 85557 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 85560 addressW[10]
.sym 85561 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 85564 $PACKER_VCC_NET
.sym 85569 cpu.regI[11]
.sym 85574 pc[5]
.sym 85584 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85592 rstn
.sym 85595 cpu.regI[15]
.sym 85601 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85603 cpu.state[2]
.sym 85607 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 85610 bootn
.sym 85640 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85641 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 85642 bootn
.sym 85643 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 85646 cpu.regI[15]
.sym 85647 rstn
.sym 85649 cpu.state[2]
.sym 85658 cpu.regI[15]
.sym 85659 cpu.state[2]
.sym 85663 clk$SB_IO_IN_$glb_clk
.sym 85665 uart_tx.shifter[0]
.sym 85672 uart_tx.shifter[1]
.sym 85677 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 85679 cpu.state[1]
.sym 85680 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 85682 rstn
.sym 85685 ram.0.0.0_WCLKE
.sym 85686 ram.0.1.0_WCLKE
.sym 85687 addressW[0]
.sym 85690 uart_tx.load
.sym 85708 uart_tx.data_r[0]
.sym 85714 uart_tx.load
.sym 85724 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 85734 uart_tx.shifter[3]
.sym 85763 uart_tx.data_r[0]
.sym 85764 uart_tx.load
.sym 85766 uart_tx.shifter[3]
.sym 85785 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 85786 clk$SB_IO_IN_$glb_clk
.sym 85787 rstn_SB_LUT4_I3_O_$glb_sr
.sym 85792 cpu.regD[4]
.sym 85797 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 85807 ram.1.1.0_RDATA_1
.sym 85808 ram.0.2.0_RCLKE
.sym 85814 rstn
.sym 85817 cpu.loadI
.sym 85821 ready
.sym 85831 start_SB_LUT4_I2_O
.sym 85832 ready
.sym 85833 start
.sym 85837 inM[0]
.sym 85877 inM[0]
.sym 85906 ready
.sym 85907 start
.sym 85908 start_SB_LUT4_I2_O
.sym 85909 clk$SB_IO_IN_$glb_clk
.sym 85911 uart_tx.load
.sym 85912 uart_tx.start_r
.sym 85914 uart_tx.start_r_SB_LUT4_I2_1_O
.sym 85925 addressW[10]
.sym 85926 inM[3]
.sym 85927 ram.0.1.0_RDATA
.sym 85928 ram.0.1.0_RCLKE
.sym 85929 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 85933 inM[3]
.sym 85941 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 85943 uart_tx.shifter[6]
.sym 85944 uart_tx.load
.sym 85954 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 85959 start_SB_LUT4_I2_O
.sym 85961 uart_tx.data_r[3]
.sym 85962 uart_tx.data_r[2]
.sym 85964 uart_tx.data_r[1]
.sym 85968 uart_tx.load
.sym 85969 uart_tx.shifter[6]
.sym 85981 uart_tx.shifter[5]
.sym 85983 uart_tx.shifter[4]
.sym 86000 start_SB_LUT4_I2_O
.sym 86016 uart_tx.load
.sym 86017 uart_tx.shifter[6]
.sym 86018 uart_tx.data_r[3]
.sym 86021 uart_tx.shifter[4]
.sym 86023 uart_tx.load
.sym 86024 uart_tx.data_r[1]
.sym 86027 uart_tx.data_r[2]
.sym 86028 uart_tx.load
.sym 86030 uart_tx.shifter[5]
.sym 86031 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 86032 clk$SB_IO_IN_$glb_clk
.sym 86033 rstn_SB_LUT4_I3_O_$glb_sr
.sym 86034 uart_tx.state[1]
.sym 86035 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 86036 cpu.loadI
.sym 86037 uart_tx.bitc_SB_DFFESR_Q_E
.sym 86038 ready
.sym 86046 $PACKER_VCC_NET
.sym 86048 inM[0]
.sym 86049 ram.0.3.0_RDATA_1
.sym 86050 ram.0.1.0_RDATA_1
.sym 86051 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 86052 addressW[8]
.sym 86054 ram.0.0.0_RDATA_1
.sym 86057 addressW[1]
.sym 86077 start_SB_LUT4_I2_O
.sym 86079 inM[1]
.sym 86088 inM[4]
.sym 86091 inM[3]
.sym 86099 inM[2]
.sym 86117 inM[3]
.sym 86123 inM[2]
.sym 86134 inM[1]
.sym 86139 inM[4]
.sym 86154 start_SB_LUT4_I2_O
.sym 86155 clk$SB_IO_IN_$glb_clk
.sym 86159 uart_tx.bitc[2]
.sym 86160 uart_tx.bitc[3]
.sym 86161 uart_tx.bitc[1]
.sym 86162 uart_tx.bitc[0]
.sym 86164 uart_tx.state_SB_LUT4_I2_I1
.sym 86169 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 86170 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 86171 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 86172 rstn
.sym 86175 ram.5.0.0_RDATA
.sym 86178 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 86179 ram.0.0.0_RDATA
.sym 86203 uart_tx.data_r[4]
.sym 86206 uart_tx.data_r[5]
.sym 86211 uart_tx.shifter[8]
.sym 86214 uart_tx.load
.sym 86225 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 86229 uart_tx.shifter[7]
.sym 86255 uart_tx.shifter[7]
.sym 86256 uart_tx.data_r[4]
.sym 86257 uart_tx.load
.sym 86274 uart_tx.shifter[8]
.sym 86275 uart_tx.data_r[5]
.sym 86276 uart_tx.load
.sym 86277 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 86278 clk$SB_IO_IN_$glb_clk
.sym 86279 rstn_SB_LUT4_I3_O_$glb_sr
.sym 86323 inM[5]
.sym 86332 start_SB_LUT4_I2_O
.sym 86354 inM[5]
.sym 86400 start_SB_LUT4_I2_O
.sym 86401 clk$SB_IO_IN_$glb_clk
.sym 86418 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 86421 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 86426 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 86539 $PACKER_VCC_NET
.sym 86545 $PACKER_VCC_NET
.sym 86789 $PACKER_VCC_NET
.sym 86795 $PACKER_VCC_NET
.sym 86910 addressW[8]
.sym 86917 ram.0.0.0_RCLKE
.sym 87278 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 87279 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 87645 $PACKER_VCC_NET
.sym 87651 $PACKER_VCC_NET
.sym 87770 addressW[6]
.sym 87777 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 87894 addressW[10]
.sym 88386 addressW[8]
.sym 88755 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 88759 $PACKER_VCC_NET
.sym 88760 $PACKER_VCC_NET
.sym 88762 $PACKER_VCC_NET
.sym 89064 prom_data[14]
.sym 89066 sram_data_$_TBUF__Y_E
.sym 89071 prom_data[14]
.sym 89072 sram_data_$_TBUF__Y_E
.sym 89112 sram_data[14]$SB_IO_IN
.sym 89118 sram_data[15]$SB_IO_IN
.sym 89137 pc[4]
.sym 89140 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89143 pc[4]
.sym 89148 pc[5]
.sym 89149 pc[2]
.sym 89150 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89153 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89156 pc[3]
.sym 89158 pc[0]
.sym 89159 pc[1]
.sym 89162 pc[3]
.sym 89163 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89164 pc[2]
.sym 89167 pc[3]
.sym 89168 pc[5]
.sym 89169 pc[2]
.sym 89170 pc[4]
.sym 89173 pc[1]
.sym 89176 pc[0]
.sym 89179 pc[0]
.sym 89180 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89181 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89182 pc[1]
.sym 89185 pc[5]
.sym 89186 pc[3]
.sym 89187 pc[4]
.sym 89188 pc[2]
.sym 89191 pc[3]
.sym 89192 pc[4]
.sym 89193 pc[2]
.sym 89194 pc[5]
.sym 89197 pc[5]
.sym 89199 pc[4]
.sym 89203 pc[3]
.sym 89205 pc[2]
.sym 89206 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89210 sram_data[15]$SB_IO_IN
.sym 89214 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89216 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89217 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89219 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89221 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 89226 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89232 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 89243 pc[2]
.sym 89247 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89251 pc[3]
.sym 89253 pc[0]
.sym 89255 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 89256 pc[4]
.sym 89257 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 89264 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 89265 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89269 pc[2]
.sym 89272 sram_data_$_TBUF__Y_E
.sym 89274 rcv
.sym 89291 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89297 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89299 pc[2]
.sym 89301 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 89302 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89303 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89305 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89307 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89310 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89312 pc[1]
.sym 89313 pc[0]
.sym 89314 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 89315 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 89317 pc[3]
.sym 89318 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89320 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89321 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 89322 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89324 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89325 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89327 pc[1]
.sym 89330 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 89331 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89332 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 89336 pc[0]
.sym 89338 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89339 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89342 pc[3]
.sym 89343 pc[0]
.sym 89344 pc[2]
.sym 89345 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89348 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89349 pc[1]
.sym 89350 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89351 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89354 pc[1]
.sym 89355 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89356 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 89357 pc[0]
.sym 89362 pc[0]
.sym 89363 pc[1]
.sym 89367 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89368 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 89369 pc[0]
.sym 89373 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 89374 uart_rx.shifter[8]
.sym 89375 uart_rx.shifter[9]
.sym 89376 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 89377 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89378 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I0
.sym 89379 cpu.instruction_SB_LUT4_O_9_I3
.sym 89385 ram.0.0.0_RCLKE
.sym 89387 addressW[4]
.sym 89393 ram.0.0.0_WCLKE
.sym 89394 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 89397 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 89399 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89403 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89404 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 89405 rcv
.sym 89406 uart_rx.bitc_SB_DFFESR_Q_E
.sym 89407 cpu.regI[13]
.sym 89414 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89415 sram_data[13]$SB_IO_IN
.sym 89416 cpu.instruction_SB_LUT4_O_9_I2
.sym 89418 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 89419 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 89420 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89421 pc[3]
.sym 89422 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89424 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 89425 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 89426 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89427 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 89428 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 89429 pc[5]
.sym 89430 pc[1]
.sym 89431 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89432 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 89433 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 89436 cpu.instruction_SB_LUT4_O_9_I3
.sym 89437 bootn
.sym 89439 pc[0]
.sym 89440 pc[4]
.sym 89442 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89444 pc[0]
.sym 89447 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 89448 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 89449 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89450 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89453 bootn
.sym 89454 cpu.instruction_SB_LUT4_O_9_I2
.sym 89455 sram_data[13]$SB_IO_IN
.sym 89456 cpu.instruction_SB_LUT4_O_9_I3
.sym 89459 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 89460 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 89461 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89462 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 89465 pc[0]
.sym 89466 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 89467 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 89468 pc[1]
.sym 89471 pc[0]
.sym 89472 pc[4]
.sym 89473 pc[5]
.sym 89474 pc[3]
.sym 89477 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89479 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89483 pc[0]
.sym 89485 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 89486 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 89489 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89492 pc[0]
.sym 89493 cpu.loadI_SB_LUT4_I2_O_$glb_ce
.sym 89494 clk$SB_IO_IN_$glb_clk
.sym 89495 rstn_SB_LUT4_I3_O_$glb_sr
.sym 89498 rcv
.sym 89499 uart_rx.rx_r_SB_LUT4_I2_O
.sym 89500 uart_rx.clear
.sym 89501 uart_rx.baud_en
.sym 89502 uart_rx.shifter_SB_DFFESS_Q_E
.sym 89503 uart_rx.load
.sym 89509 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 89510 inM[3]
.sym 89514 addressW[3]
.sym 89517 pc[5]
.sym 89519 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 89522 pc[3]
.sym 89525 pc[0]
.sym 89530 pc[0]
.sym 89540 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 89541 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 89545 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 89546 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89548 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89549 pc[0]
.sym 89551 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89552 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89556 pc[0]
.sym 89557 pc[5]
.sym 89558 pc[4]
.sym 89559 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89561 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89563 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89571 pc[4]
.sym 89573 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89576 pc[4]
.sym 89577 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89579 pc[5]
.sym 89582 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89583 pc[0]
.sym 89584 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89585 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89588 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89589 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89590 pc[0]
.sym 89595 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 89596 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89597 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89600 pc[0]
.sym 89602 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89606 pc[5]
.sym 89608 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89612 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89613 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89614 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 89615 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 89621 uart_rx.bitc[2]
.sym 89622 uart_rx.bitc[3]
.sym 89623 uart_rx.bitc_SB_DFFESR_Q_E
.sym 89624 uart_rx.load_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 89625 uart_rx.bitc[0]
.sym 89626 uart_rx.bitc[1]
.sym 89630 uart_tx.load
.sym 89631 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 89632 uart_rx.rx_r
.sym 89636 uart_rx.load
.sym 89638 addressW[3]
.sym 89642 rcv
.sym 89644 pc[4]
.sym 89648 uart_rx.clear_SB_LUT4_I3_I1
.sym 89650 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 89651 uart_rx.shifter_SB_DFFESS_Q_E
.sym 89654 uart_rx.clear_SB_LUT4_I3_I0
.sym 89660 pc[1]
.sym 89661 cpu.loadI
.sym 89664 pc[1]
.sym 89670 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 89672 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.sym 89674 rstn
.sym 89685 pc[0]
.sym 89693 pc[0]
.sym 89695 pc[1]
.sym 89705 pc[1]
.sym 89707 pc[0]
.sym 89718 cpu.loadI
.sym 89720 rstn
.sym 89723 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 89724 pc[0]
.sym 89725 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.sym 89726 pc[1]
.sym 89740 clk$SB_IO_IN_$glb_clk
.sym 89743 uart_rx.B1.counter[1]
.sym 89744 uart_rx.B1.counter[2]
.sym 89745 uart_rx.B1.counter[3]
.sym 89746 uart_rx.B1.counter[4]
.sym 89747 uart_rx.B1.counter[5]
.sym 89748 uart_rx.B1.counter[6]
.sym 89749 uart_rx.B1.counter[7]
.sym 89754 inM[2]
.sym 89760 pc[1]
.sym 89761 ram.1.2.0_RDATA
.sym 89762 ram.1.1.0_RDATA
.sym 89765 cpu.loadI
.sym 89766 addressW[1]
.sym 89785 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 89787 uart_tx.shifter[2]
.sym 89799 uart_tx.load
.sym 89806 uart_tx.shifter[1]
.sym 89816 uart_tx.load
.sym 89819 uart_tx.shifter[1]
.sym 89859 uart_tx.shifter[2]
.sym 89861 uart_tx.load
.sym 89862 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 89863 clk$SB_IO_IN_$glb_clk
.sym 89864 rstn_SB_LUT4_I3_O_$glb_sr
.sym 89865 uart_rx.B1.counter[8]
.sym 89866 uart_rx.B1.counter[9]
.sym 89867 uart_rx.clear_SB_LUT4_I3_I1
.sym 89868 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 89869 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89870 uart_rx.clear_SB_LUT4_I3_I0
.sym 89871 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 89872 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89877 uart_tx.shifter[0]
.sym 89880 addressW[3]
.sym 89881 addressW[4]
.sym 89884 ram.0.3.0_WCLKE
.sym 89887 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 89926 inM[4]
.sym 89965 inM[4]
.sym 89985 cpu.regD_SB_DFFESR_Q_E_$glb_ce
.sym 89986 clk$SB_IO_IN_$glb_clk
.sym 89987 rstn_SB_LUT4_I3_O_$glb_sr
.sym 89989 uart_tx.BAUD0.divcounter[1]
.sym 89990 uart_tx.BAUD0.divcounter[2]
.sym 89991 uart_tx.BAUD0.divcounter[3]
.sym 89992 uart_tx.BAUD0.divcounter[4]
.sym 89993 uart_tx.BAUD0.divcounter[5]
.sym 89994 uart_tx.BAUD0.divcounter[6]
.sym 89995 uart_tx.BAUD0.divcounter[7]
.sym 90000 ram.0.3.0_RDATA
.sym 90001 addressW[7]
.sym 90003 addressW[6]
.sym 90004 addressW[6]
.sym 90008 ram.0.0.0_RCLKE
.sym 90011 addressW[5]
.sym 90013 uart_tx.BAUD0.divcounter[4]
.sym 90017 uart_tx.BAUD0.divcounter[0]
.sym 90019 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_I2_O
.sym 90020 uart_tx.load
.sym 90038 uart_tx.start_r
.sym 90041 ready
.sym 90043 rstn
.sym 90047 start
.sym 90063 ready
.sym 90064 uart_tx.start_r
.sym 90065 rstn
.sym 90071 start
.sym 90080 rstn
.sym 90082 ready
.sym 90083 uart_tx.start_r
.sym 90109 clk$SB_IO_IN_$glb_clk
.sym 90111 uart_tx.BAUD0.divcounter[8]
.sym 90112 uart_tx.BAUD0.divcounter[9]
.sym 90113 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 90114 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 90115 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_I1
.sym 90116 cpu.loadI_SB_LUT4_I2_O
.sym 90117 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90118 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90152 uart_tx.load
.sym 90155 uart_tx.bitc_SB_DFFESR_Q_E
.sym 90159 uart_tx.state_SB_LUT4_I2_I1
.sym 90160 uart_tx.load
.sym 90163 uart_tx.start_r_SB_LUT4_I2_1_O
.sym 90166 rstn
.sym 90168 uart_tx.state[1]
.sym 90170 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 90182 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90183 cpu.pc_SB_DFFESR_Q_E
.sym 90185 uart_tx.state[1]
.sym 90186 rstn
.sym 90187 uart_tx.load
.sym 90188 uart_tx.state_SB_LUT4_I2_I1
.sym 90191 rstn
.sym 90193 uart_tx.bitc_SB_DFFESR_Q_E
.sym 90197 cpu.pc_SB_DFFESR_Q_E
.sym 90203 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 90204 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 90205 uart_tx.load
.sym 90209 uart_tx.start_r_SB_LUT4_I2_1_O
.sym 90210 uart_tx.state_SB_LUT4_I2_I1
.sym 90211 uart_tx.state[1]
.sym 90232 clk$SB_IO_IN_$glb_clk
.sym 90236 uart_tx.BAUD0.divcounter[0]
.sym 90249 addressW[3]
.sym 90250 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 90253 inM[2]
.sym 90255 ram.0.3.0_RCLKE
.sym 90285 uart_tx.bitc[2]
.sym 90286 uart_tx.bitc_SB_DFFESR_Q_E
.sym 90288 uart_tx.bitc[0]
.sym 90295 uart_tx.load
.sym 90302 uart_tx.bitc[3]
.sym 90303 uart_tx.bitc[1]
.sym 90307 $nextpnr_ICESTORM_LC_20$O
.sym 90310 uart_tx.bitc[0]
.sym 90313 uart_tx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 90316 uart_tx.bitc[1]
.sym 90319 uart_tx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 90321 uart_tx.bitc[2]
.sym 90323 uart_tx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 90327 uart_tx.bitc[3]
.sym 90329 uart_tx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 90332 uart_tx.bitc[0]
.sym 90333 uart_tx.bitc[1]
.sym 90339 uart_tx.bitc[0]
.sym 90350 uart_tx.bitc[2]
.sym 90351 uart_tx.bitc[0]
.sym 90352 uart_tx.bitc[1]
.sym 90353 uart_tx.bitc[3]
.sym 90354 uart_tx.bitc_SB_DFFESR_Q_E
.sym 90355 clk$SB_IO_IN_$glb_clk
.sym 90356 uart_tx.load
.sym 90500 addressW[6]
.sym 90505 ram.5.0.0_RDATA_1
.sym 90615 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 90635 ram.6.2.0_RDATA
.sym 90759 ram.6.0.0_RDATA_1
.sym 90972 addressW[5]
.sym 90984 addressW[7]
.sym 90991 addressW[7]
.sym 90995 addressW[7]
.sym 90997 ram.5.0.0_RDATA_1
.sym 91119 ram.6.2.0_RDATA
.sym 91230 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 91246 ram.6.0.0_RDATA_1
.sym 91477 addressW[5]
.sym 91610 addressW[1]
.sym 91615 ram.6.2.0_RDATA
.sym 91725 addressW[3]
.sym 91732 addressW[2]
.sym 91853 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 91862 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 92106 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 92218 addressW[0]
.sym 92337 $PACKER_VCC_NET
.sym 92341 $PACKER_VCC_NET
.sym 92351 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 92451 addressW[5]
.sym 92460 addressW[7]
.sym 92466 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 92467 addressW[7]
.sym 92471 addressW[7]
.sym 92595 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 92597 inM[11]
.sym 92606 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 92953 addressW[5]
.sym 93081 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 93082 addressW[1]
.sym 93138 prom_data[15]
.sym 93140 sram_data_$_TBUF__Y_E
.sym 93158 prom_data[15]
.sym 93159 sram_data_$_TBUF__Y_E
.sym 93180 uart_rx.baud_en
.sym 93195 but[0]$SB_IO_IN
.sym 93197 but[1]$SB_IO_IN
.sym 93303 ram.2.0.0_RDATA
.sym 93311 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 93334 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 93343 pc[5]
.sym 93344 pc[5]
.sym 93352 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 93371 pc[2]
.sym 93379 pc[2]
.sym 93380 pc[4]
.sym 93384 pc[3]
.sym 93389 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 93392 pc[3]
.sym 93398 pc[5]
.sym 93399 pc[5]
.sym 93401 pc[3]
.sym 93402 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 93404 pc[2]
.sym 93413 pc[2]
.sym 93414 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 93416 pc[3]
.sym 93419 pc[2]
.sym 93421 pc[3]
.sym 93431 pc[5]
.sym 93433 pc[4]
.sym 93443 pc[4]
.sym 93444 pc[2]
.sym 93445 pc[3]
.sym 93446 pc[5]
.sym 93462 ram.2.0.0_RDATA_1
.sym 93467 pc[2]
.sym 93468 led[0]$SB_IO_OUT
.sym 93479 rstn
.sym 93491 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93492 pc[4]
.sym 93493 uart_rx.shifter_SB_DFFESS_Q_E
.sym 93495 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93500 uart_rx.rx_r
.sym 93501 pc[5]
.sym 93502 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 93504 pc[2]
.sym 93505 bootn
.sym 93506 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 93507 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 93510 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 93512 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I0
.sym 93513 pc[3]
.sym 93516 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 93517 uart_rx.shifter[9]
.sym 93521 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 93524 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93526 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 93527 bootn
.sym 93532 uart_rx.shifter[9]
.sym 93538 uart_rx.rx_r
.sym 93542 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 93543 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 93544 pc[5]
.sym 93545 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 93548 pc[2]
.sym 93549 pc[4]
.sym 93550 pc[3]
.sym 93551 pc[5]
.sym 93554 pc[5]
.sym 93555 pc[3]
.sym 93556 pc[4]
.sym 93557 pc[2]
.sym 93560 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 93561 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 93562 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 93563 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I0
.sym 93570 uart_rx.shifter_SB_DFFESS_Q_E
.sym 93571 clk$SB_IO_IN_$glb_clk
.sym 93572 rstn_SB_LUT4_I3_O_$glb_sr
.sym 93589 uart_rx.shifter_SB_DFFESS_Q_E
.sym 93593 bootn
.sym 93596 uart_rx.rx_r
.sym 93599 uart_rx.baud_en
.sym 93601 uart_rx.shifter_SB_DFFESS_Q_E
.sym 93604 addressW[0]
.sym 93618 uart_rx.clear
.sym 93619 uart_rx.baud_en
.sym 93621 uart_rx.load
.sym 93626 uart_rx.rx_r
.sym 93627 uart_rx.load_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 93631 uart_rx.clear_SB_LUT4_I3_I1
.sym 93633 uart_rx.rx_r_SB_LUT4_I2_O
.sym 93637 uart_rx.clear_SB_LUT4_I3_I0
.sym 93639 rstn
.sym 93640 rcv
.sym 93641 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 93660 uart_rx.load
.sym 93661 rstn
.sym 93667 uart_rx.rx_r
.sym 93668 uart_rx.clear
.sym 93671 rstn
.sym 93672 uart_rx.rx_r
.sym 93673 uart_rx.clear
.sym 93674 rcv
.sym 93677 uart_rx.baud_en
.sym 93678 rstn
.sym 93679 uart_rx.rx_r_SB_LUT4_I2_O
.sym 93680 uart_rx.load_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 93683 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 93684 uart_rx.clear_SB_LUT4_I3_I1
.sym 93685 rstn
.sym 93686 uart_rx.clear_SB_LUT4_I3_I0
.sym 93690 uart_rx.load_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 93691 uart_rx.baud_en
.sym 93692 rstn
.sym 93694 clk$SB_IO_IN_$glb_clk
.sym 93698 ram.0.2.0_WCLKE
.sym 93714 addressW[1]
.sym 93717 addressW[6]
.sym 93739 uart_rx.bitc_SB_DFFESR_Q_E
.sym 93741 uart_rx.clear
.sym 93749 uart_rx.clear
.sym 93752 uart_rx.bitc[1]
.sym 93755 uart_rx.bitc[2]
.sym 93756 uart_rx.bitc[3]
.sym 93757 uart_rx.clear_SB_LUT4_I3_I1
.sym 93759 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 93763 uart_rx.clear_SB_LUT4_I3_I0
.sym 93767 uart_rx.bitc[0]
.sym 93769 $nextpnr_ICESTORM_LC_18$O
.sym 93771 uart_rx.bitc[0]
.sym 93775 uart_rx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 93777 uart_rx.bitc[1]
.sym 93781 uart_rx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 93784 uart_rx.bitc[2]
.sym 93785 uart_rx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 93788 uart_rx.bitc[3]
.sym 93791 uart_rx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 93794 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 93795 uart_rx.clear_SB_LUT4_I3_I0
.sym 93796 uart_rx.clear_SB_LUT4_I3_I1
.sym 93797 uart_rx.clear
.sym 93800 uart_rx.bitc[0]
.sym 93801 uart_rx.bitc[1]
.sym 93802 uart_rx.bitc[3]
.sym 93803 uart_rx.bitc[2]
.sym 93809 uart_rx.bitc[0]
.sym 93812 uart_rx.bitc[0]
.sym 93815 uart_rx.bitc[1]
.sym 93816 uart_rx.bitc_SB_DFFESR_Q_E
.sym 93817 clk$SB_IO_IN_$glb_clk
.sym 93818 uart_rx.clear
.sym 93820 tx$SB_IO_OUT
.sym 93823 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 93826 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 93835 uart_rx.bitc_SB_DFFESR_Q_E
.sym 93836 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 93866 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93873 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 93874 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93875 uart_rx.B1.counter[7]
.sym 93877 uart_rx.B1.counter[1]
.sym 93879 uart_rx.B1.counter[3]
.sym 93881 uart_rx.B1.counter[5]
.sym 93883 uart_rx.B1.counter[0]
.sym 93886 uart_rx.B1.counter[2]
.sym 93888 uart_rx.B1.counter[4]
.sym 93890 uart_rx.B1.counter[6]
.sym 93891 uart_rx.B1.counter[0]
.sym 93892 $nextpnr_ICESTORM_LC_17$O
.sym 93894 uart_rx.B1.counter[0]
.sym 93898 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 93899 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93901 uart_rx.B1.counter[1]
.sym 93902 uart_rx.B1.counter[0]
.sym 93904 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 93905 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93906 uart_rx.B1.counter[2]
.sym 93908 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 93910 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 93911 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93913 uart_rx.B1.counter[3]
.sym 93914 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 93916 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 93917 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93918 uart_rx.B1.counter[4]
.sym 93920 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 93922 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 93923 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93925 uart_rx.B1.counter[5]
.sym 93926 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 93928 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 93929 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93930 uart_rx.B1.counter[6]
.sym 93932 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 93934 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 93935 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 93936 uart_rx.B1.counter[7]
.sym 93938 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 93940 clk$SB_IO_IN_$glb_clk
.sym 93941 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 93942 addressW[5]
.sym 93949 uart_rx.B1.counter[0]
.sym 93954 ram.1.2.0_RDATA_1
.sym 93963 tx$SB_IO_OUT
.sym 93965 addressW[2]
.sym 93968 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 93975 uart_tx.BAUD0.divcounter[2]
.sym 93978 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 93984 uart_rx.B1.counter[1]
.sym 93985 uart_rx.B1.counter[2]
.sym 93986 uart_rx.B1.counter[3]
.sym 93987 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 93988 uart_rx.B1.counter[5]
.sym 93990 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 93992 uart_rx.B1.counter[9]
.sym 93995 uart_rx.B1.counter[4]
.sym 93997 uart_rx.B1.counter[6]
.sym 93998 uart_rx.B1.counter[7]
.sym 93999 uart_rx.B1.counter[8]
.sym 94000 uart_rx.B1.counter[9]
.sym 94003 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 94004 uart_rx.baud_en
.sym 94005 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 94012 uart_rx.clear_SB_LUT4_I3_I0
.sym 94014 uart_rx.B1.counter[0]
.sym 94015 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 94016 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 94018 uart_rx.B1.counter[8]
.sym 94019 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 94023 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 94024 uart_rx.B1.counter[9]
.sym 94025 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 94028 uart_rx.B1.counter[7]
.sym 94029 uart_rx.B1.counter[6]
.sym 94030 uart_rx.B1.counter[9]
.sym 94031 uart_rx.B1.counter[4]
.sym 94034 uart_rx.B1.counter[3]
.sym 94035 uart_rx.B1.counter[2]
.sym 94036 uart_rx.baud_en
.sym 94037 uart_rx.B1.counter[0]
.sym 94040 uart_rx.B1.counter[2]
.sym 94041 uart_rx.B1.counter[3]
.sym 94042 uart_rx.B1.counter[0]
.sym 94043 uart_rx.B1.counter[6]
.sym 94046 uart_rx.B1.counter[5]
.sym 94048 uart_rx.B1.counter[1]
.sym 94049 uart_rx.B1.counter[8]
.sym 94054 uart_rx.clear_SB_LUT4_I3_I0
.sym 94055 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 94058 uart_rx.B1.counter[4]
.sym 94059 uart_rx.B1.counter[7]
.sym 94060 uart_rx.B1.counter[9]
.sym 94061 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 94063 clk$SB_IO_IN_$glb_clk
.sym 94064 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 94073 addressW[5]
.sym 94076 addressW[5]
.sym 94077 ram.1.0.0_RDATA
.sym 94091 addressW[1]
.sym 94093 uart_tx.BAUD0.divcounter[0]
.sym 94097 addressW[0]
.sym 94108 uart_tx.BAUD0.divcounter[2]
.sym 94109 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94110 uart_tx.BAUD0.divcounter[4]
.sym 94111 uart_tx.BAUD0.divcounter[5]
.sym 94115 uart_tx.BAUD0.divcounter[1]
.sym 94117 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94119 uart_tx.BAUD0.divcounter[0]
.sym 94120 uart_tx.BAUD0.divcounter[6]
.sym 94121 uart_tx.BAUD0.divcounter[7]
.sym 94125 uart_tx.BAUD0.divcounter[3]
.sym 94126 ready
.sym 94134 uart_tx.BAUD0.divcounter[0]
.sym 94138 $nextpnr_ICESTORM_LC_19$O
.sym 94140 uart_tx.BAUD0.divcounter[0]
.sym 94144 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 94145 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94146 uart_tx.BAUD0.divcounter[1]
.sym 94148 uart_tx.BAUD0.divcounter[0]
.sym 94150 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 94151 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94153 uart_tx.BAUD0.divcounter[2]
.sym 94154 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 94156 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 94157 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94159 uart_tx.BAUD0.divcounter[3]
.sym 94160 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 94162 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 94163 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94165 uart_tx.BAUD0.divcounter[4]
.sym 94166 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 94168 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 94169 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94171 uart_tx.BAUD0.divcounter[5]
.sym 94172 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 94174 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 94175 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94176 uart_tx.BAUD0.divcounter[6]
.sym 94178 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 94180 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 94181 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94182 uart_tx.BAUD0.divcounter[7]
.sym 94184 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 94186 clk$SB_IO_IN_$glb_clk
.sym 94187 ready
.sym 94188 addressW[3]
.sym 94192 $PACKER_VCC_NET
.sym 94193 $PACKER_VCC_NET
.sym 94198 inM[11]
.sym 94200 ram.1.0.0_RDATA_1
.sym 94201 addressW[1]
.sym 94217 addressW[5]
.sym 94222 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 94223 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 94224 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 94229 uart_tx.BAUD0.divcounter[8]
.sym 94230 uart_tx.BAUD0.divcounter[9]
.sym 94231 cpu.loadI
.sym 94232 uart_tx.BAUD0.divcounter[3]
.sym 94233 ready
.sym 94234 uart_tx.BAUD0.divcounter[5]
.sym 94235 uart_tx.BAUD0.divcounter[6]
.sym 94236 uart_tx.BAUD0.divcounter[7]
.sym 94238 uart_tx.BAUD0.divcounter[1]
.sym 94239 uart_tx.BAUD0.divcounter[0]
.sym 94240 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94241 ready
.sym 94242 uart_tx.BAUD0.divcounter[4]
.sym 94245 uart_tx.BAUD0.divcounter[2]
.sym 94249 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_I1
.sym 94252 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 94254 uart_tx.BAUD0.divcounter[9]
.sym 94255 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 94256 rstn
.sym 94261 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 94262 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94264 uart_tx.BAUD0.divcounter[8]
.sym 94265 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 94269 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 94270 uart_tx.BAUD0.divcounter[9]
.sym 94271 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 94274 uart_tx.BAUD0.divcounter[4]
.sym 94275 uart_tx.BAUD0.divcounter[7]
.sym 94276 uart_tx.BAUD0.divcounter[2]
.sym 94277 uart_tx.BAUD0.divcounter[3]
.sym 94280 uart_tx.BAUD0.divcounter[0]
.sym 94281 uart_tx.BAUD0.divcounter[1]
.sym 94282 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 94283 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_I1
.sym 94286 uart_tx.BAUD0.divcounter[6]
.sym 94287 uart_tx.BAUD0.divcounter[9]
.sym 94288 uart_tx.BAUD0.divcounter[8]
.sym 94289 uart_tx.BAUD0.divcounter[5]
.sym 94293 rstn
.sym 94295 cpu.loadI
.sym 94298 uart_tx.BAUD0.divcounter[9]
.sym 94299 ready
.sym 94300 uart_tx.BAUD0.divcounter[8]
.sym 94301 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 94304 uart_tx.BAUD0.divcounter[5]
.sym 94305 uart_tx.BAUD0.divcounter[1]
.sym 94306 uart_tx.BAUD0.divcounter[0]
.sym 94307 uart_tx.BAUD0.divcounter[6]
.sym 94309 clk$SB_IO_IN_$glb_clk
.sym 94310 ready
.sym 94323 ram.1.3.0_RDATA
.sym 94325 cpu.loadI_SB_LUT4_I2_O
.sym 94340 addressW[8]
.sym 94343 addressW[7]
.sym 94370 uart_tx.BAUD0.divcounter[0]
.sym 94372 ready
.sym 94399 uart_tx.BAUD0.divcounter[0]
.sym 94432 clk$SB_IO_IN_$glb_clk
.sym 94433 ready
.sym 94434 addressW[5]
.sym 94446 ram.1.3.0_RDATA_1
.sym 94453 addressW[5]
.sym 94460 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 94466 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 94468 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 94469 inM[1]
.sym 94560 ram.0.1.0_WCLKE
.sym 94583 addressW[1]
.sym 94704 inM[1]
.sym 94708 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 94710 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 94711 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 94714 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 94806 ram.0.3.0_RCLKE
.sym 94928 ram.0.3.0_WCLKE
.sym 94938 addressW[5]
.sym 94958 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 94960 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 95074 addressW[0]
.sym 95083 addressW[1]
.sym 95113 addressW[5]
.sym 95126 addressW[5]
.sym 95184 addressW[5]
.sym 95191 addressW[1]
.sym 95202 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 95303 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 95306 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 95313 $PACKER_VCC_NET
.sym 95420 addressW[5]
.sym 95428 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 95430 ram.5.0.0_RDATA_1
.sym 95443 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 95447 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 95543 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 95549 addressW[5]
.sym 95552 addressW[5]
.sym 95664 addressW[2]
.sym 95665 addressW[3]
.sym 95667 addressW[2]
.sym 95671 addressW[3]
.sym 95674 inM[11]
.sym 95676 ram.6.0.0_RDATA_1
.sym 95792 inM[13]
.sym 95805 $PACKER_VCC_NET
.sym 95821 addressW[1]
.sym 95919 addressW[6]
.sym 95924 addressW[4]
.sym 95936 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 96045 ram.6.2.0_RDATA
.sym 96049 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 96282 ram.0.3.0_RCLKE
.sym 96283 $PACKER_VCC_NET
.sym 96297 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 96405 ram.0.1.0_RCLKE
.sym 96541 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 96545 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 96547 inM[11]
.sym 96550 addressW[0]
.sym 96597 addressW[5]
.sym 96620 addressW[5]
.sym 96650 ram.0.1.0_WCLKE
.sym 96651 addressW[10]
.sym 96655 ram.0.1.0_WCLKE
.sym 96668 addressW[5]
.sym 96673 ram.0.1.0_RCLKE
.sym 96779 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 96794 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 96900 addressW[10]
.sym 97025 addressW[5]
.sym 97031 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 97038 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 97244 ram.2.0.0_RDATA
.sym 97372 ram.2.0.0_RDATA_1
.sym 97386 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 97387 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 97409 addressW[10]
.sym 97411 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 97416 inM[5]
.sym 97417 addressW[9]
.sym 97427 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 97430 inM[4]
.sym 97432 $PACKER_VCC_NET
.sym 97531 ram.1.1.0_RDATA
.sym 97539 addressW[1]
.sym 97544 led[1]$SB_IO_OUT
.sym 97547 addressW[0]
.sym 97552 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 97556 $PACKER_VCC_NET
.sym 97557 ram.0.1.0_WCLKE
.sym 97558 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 97560 $PACKER_VCC_NET
.sym 97561 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 97654 ram.1.1.0_RDATA_1
.sym 97674 addressW[8]
.sym 97675 ram.1.1.0_RDATA_1
.sym 97681 ram.0.2.0_RCLKE
.sym 97683 addressW[0]
.sym 97777 ram.1.2.0_RDATA
.sym 97793 addressW[7]
.sym 97797 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 97801 inM[3]
.sym 97802 addressW[10]
.sym 97803 addressW[9]
.sym 97805 ram.0.1.0_RCLKE
.sym 97808 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 97828 ram.0.2.0_WCLKE
.sym 97860 ram.0.2.0_WCLKE
.sym 97900 ram.1.2.0_RDATA_1
.sym 97907 ram.0.1.0_WCLKE
.sym 97910 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 97913 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 97921 $PACKER_VCC_NET
.sym 97924 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 97931 addressW[8]
.sym 97948 uart_rx.baud_en
.sym 97952 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 97953 uart_tx.shifter[0]
.sym 97977 uart_tx.shifter[0]
.sym 97994 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 98013 uart_rx.baud_en
.sym 98017 clk$SB_IO_IN_$glb_clk
.sym 98023 ram.1.0.0_RDATA
.sym 98031 addressW[0]
.sym 98033 addressW[1]
.sym 98043 addressW[0]
.sym 98044 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 98048 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 98049 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 98050 ram.0.0.0_WCLKE
.sym 98052 $PACKER_VCC_NET
.sym 98053 ram.0.0.0_WCLKE
.sym 98063 addressW[5]
.sym 98064 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 98067 uart_rx.B1.counter[0]
.sym 98096 addressW[5]
.sym 98135 uart_rx.B1.counter[0]
.sym 98140 clk$SB_IO_IN_$glb_clk
.sym 98141 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 98146 ram.1.0.0_RDATA_1
.sym 98155 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 98162 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 98165 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 98269 ram.1.3.0_RDATA
.sym 98277 addressW[7]
.sym 98289 inM[3]
.sym 98291 ram.0.1.0_RCLKE
.sym 98294 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 98298 ram.0.1.0_RDATA
.sym 98299 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 98300 addressW[10]
.sym 98313 addressW[3]
.sym 98320 $PACKER_VCC_NET
.sym 98340 addressW[3]
.sym 98366 $PACKER_VCC_NET
.sym 98371 $PACKER_VCC_NET
.sym 98392 ram.1.3.0_RDATA_1
.sym 98409 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 98411 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 98412 $PACKER_VCC_NET
.sym 98413 ram.0.0.0_RDATA_1
.sym 98414 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 98417 addressW[8]
.sym 98420 addressW[1]
.sym 98421 ram.0.1.0_RDATA_1
.sym 98422 ram.0.3.0_RDATA_1
.sym 98423 inM[0]
.sym 98515 ram.0.1.0_RDATA
.sym 98528 addressW[1]
.sym 98534 addressW[0]
.sym 98535 addressW[0]
.sym 98536 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 98538 addressW[9]
.sym 98539 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 98540 ram.5.0.0_RDATA
.sym 98542 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 98544 ram.0.0.0_RDATA
.sym 98545 ram.0.0.0_WCLKE
.sym 98546 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 98556 addressW[5]
.sym 98585 addressW[5]
.sym 98638 ram.0.1.0_RDATA_1
.sym 98647 inM[1]
.sym 98651 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 98652 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 98653 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 98662 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 98666 $PACKER_VCC_NET
.sym 98694 ram.0.1.0_WCLKE
.sym 98728 ram.0.1.0_WCLKE
.sym 98761 ram.0.0.0_RDATA
.sym 98771 addressW[8]
.sym 98780 addressW[7]
.sym 98782 addressW[9]
.sym 98784 ram.0.0.0_RCLKE
.sym 98785 addressW[8]
.sym 98786 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 98789 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 98791 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 98792 addressW[10]
.sym 98884 ram.0.0.0_RDATA_1
.sym 98894 inM[1]
.sym 98897 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 98903 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 98904 $PACKER_VCC_NET
.sym 98905 ram.0.0.0_RDATA_1
.sym 98906 ram.0.2.0_WCLKE
.sym 98913 ram.0.3.0_RDATA_1
.sym 98914 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 98915 inM[0]
.sym 98935 ram.0.3.0_RCLKE
.sym 98974 ram.0.3.0_RCLKE
.sym 99007 ram.0.3.0_RDATA
.sym 99020 addressW[1]
.sym 99024 addressW[0]
.sym 99027 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 99028 $PACKER_VCC_NET
.sym 99031 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 99033 ram.0.0.0_WCLKE
.sym 99034 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 99035 addressW[0]
.sym 99036 ram.5.0.0_RDATA
.sym 99037 ram.0.0.0_WCLKE
.sym 99038 addressW[9]
.sym 99057 ram.0.3.0_WCLKE
.sym 99091 ram.0.3.0_WCLKE
.sym 99130 ram.0.3.0_RDATA_1
.sym 99139 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 99141 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 99146 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 99147 inM[1]
.sym 99150 ram.0.2.0_WCLKE
.sym 99160 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 99161 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 99253 ram.5.0.0_RDATA
.sym 99275 addressW[9]
.sym 99278 addressW[8]
.sym 99280 addressW[10]
.sym 99283 ram.0.0.0_RCLKE
.sym 99376 ram.5.0.0_RDATA_1
.sym 99383 ram.0.1.0_WCLKE
.sym 99391 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 99395 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 99400 inM[12]
.sym 99402 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 99406 ram.0.2.0_WCLKE
.sym 99499 ram.6.0.0_RDATA
.sym 99507 addressW[0]
.sym 99514 addressW[1]
.sym 99519 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 99520 $PACKER_VCC_NET
.sym 99524 $PACKER_VCC_NET
.sym 99525 ram.0.0.0_WCLKE
.sym 99526 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 99528 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 99547 addressW[5]
.sym 99581 addressW[5]
.sym 99622 ram.6.0.0_RDATA_1
.sym 99631 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 99634 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 99647 addressW[6]
.sym 99648 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 99650 ram.0.2.0_WCLKE
.sym 99652 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 99653 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 99672 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 99704 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 99745 ram.5.2.0_RDATA
.sym 99756 addressW[1]
.sym 99759 addressW[0]
.sym 99769 addressW[10]
.sym 99770 addressW[8]
.sym 99795 addressW[2]
.sym 99797 addressW[3]
.sym 99817 addressW[2]
.sym 99824 addressW[3]
.sym 99836 addressW[2]
.sym 99860 addressW[3]
.sym 99868 ram.5.2.0_RDATA_1
.sym 99882 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 99883 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 99892 inM[12]
.sym 99894 ram.0.2.0_RCLKE
.sym 99898 ram.0.2.0_WCLKE
.sym 99908 inM[13]
.sym 99968 inM[13]
.sym 99991 ram.6.2.0_RDATA
.sym 100010 addressW[0]
.sym 100012 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 100014 addressW[9]
.sym 100016 $PACKER_VCC_NET
.sym 100018 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 100020 $PACKER_VCC_NET
.sym 100021 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 100114 ram.6.2.0_RDATA_1
.sym 100121 addressW[10]
.sym 100124 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 100136 addressW[6]
.sym 100138 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 100139 addressW[6]
.sym 100140 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 100144 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 100145 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 100237 ram.5.3.0_RDATA
.sym 100250 addressW[0]
.sym 100252 addressW[1]
.sym 100261 addressW[8]
.sym 100262 addressW[10]
.sym 100360 ram.5.3.0_RDATA_1
.sym 100379 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 100411 ram.0.3.0_RCLKE
.sym 100415 $PACKER_VCC_NET
.sym 100448 ram.0.3.0_RCLKE
.sym 100454 $PACKER_VCC_NET
.sym 100483 ram.5.1.0_RDATA
.sym 100500 addressW[0]
.sym 100506 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 100507 addressW[9]
.sym 100527 ram.0.1.0_RCLKE
.sym 100573 ram.0.1.0_RCLKE
.sym 100606 ram.5.1.0_RDATA_1
.sym 100614 ram.0.1.0_RCLKE
.sym 100617 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 100618 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 100627 $PACKER_VCC_NET
.sym 100628 addressW[6]
.sym 100630 $PACKER_VCC_NET
.sym 100632 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 100633 addressW[6]
.sym 100635 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 100636 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 100729 ram.6.3.0_RDATA
.sym 100754 addressW[8]
.sym 100782 ram.0.1.0_WCLKE
.sym 100786 addressW[10]
.sym 100813 ram.0.1.0_WCLKE
.sym 100820 addressW[10]
.sym 100844 ram.0.1.0_WCLKE
.sym 100852 ram.6.3.0_RDATA_1
.sym 100866 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 100882 inM[12]
.sym 100883 ram.0.1.0_WCLKE
.sym 100975 ram.6.1.0_RDATA
.sym 100983 addressW[0]
.sym 101028 addressW[10]
.sym 101081 addressW[10]
.sym 101098 ram.6.1.0_RDATA_1
.sym 101110 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101113 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101114 ram.0.1.0_RCLKE
.sym 101118 $PACKER_VCC_NET
.sym 101122 $PACKER_VCC_NET
.sym 101123 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101128 addressW[6]
.sym 101226 addressW[0]
.sym 101242 addressW[8]
.sym 101335 addressW[4]
.sym 101345 addressW[2]
.sym 101357 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101358 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101364 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101365 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101367 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101370 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101374 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101375 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101377 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101379 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101381 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 101384 ram.0.0.0_RCLKE
.sym 101386 $PACKER_VCC_NET
.sym 101387 inM[5]
.sym 101391 rx$SB_IO_IN
.sym 101409 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 101410 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101411 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101412 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101413 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101414 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101415 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101416 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101417 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101418 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101419 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101420 clk$SB_IO_IN_$glb_clk
.sym 101421 ram.0.0.0_RCLKE
.sym 101422 $PACKER_VCC_NET
.sym 101424 inM[5]
.sym 101439 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101442 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101445 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101451 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101458 ram.0.0.0_RCLKE
.sym 101465 addressW[7]
.sym 101467 addressW[5]
.sym 101468 addressW[3]
.sym 101469 addressW[6]
.sym 101472 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101477 uart_rx.rx_r
.sym 101485 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101486 rx$SB_IO_IN
.sym 101500 addressW[8]
.sym 101501 addressW[9]
.sym 101502 addressW[0]
.sym 101504 addressW[10]
.sym 101512 addressW[1]
.sym 101519 addressW[7]
.sym 101520 addressW[2]
.sym 101521 addressW[5]
.sym 101522 addressW[4]
.sym 101523 addressW[6]
.sym 101524 addressW[3]
.sym 101526 ram.0.0.0_WCLKE
.sym 101528 $PACKER_VCC_NET
.sym 101529 inM[4]
.sym 101537 uart_rx.rx_r
.sym 101547 addressW[0]
.sym 101548 addressW[1]
.sym 101549 addressW[10]
.sym 101550 addressW[2]
.sym 101551 addressW[3]
.sym 101552 addressW[4]
.sym 101553 addressW[5]
.sym 101554 addressW[6]
.sym 101555 addressW[7]
.sym 101556 addressW[8]
.sym 101557 addressW[9]
.sym 101558 clk$SB_IO_IN_$glb_clk
.sym 101559 ram.0.0.0_WCLKE
.sym 101563 inM[4]
.sym 101568 $PACKER_VCC_NET
.sym 101584 addressW[8]
.sym 101585 ram.1.1.0_RDATA
.sym 101586 inM[2]
.sym 101590 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101603 ram.0.1.0_RCLKE
.sym 101604 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101605 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101609 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 101612 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101614 $PACKER_VCC_NET
.sym 101615 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101617 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101620 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101624 inM[3]
.sym 101628 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101629 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101630 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101631 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101649 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 101650 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101651 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101652 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101653 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101654 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101655 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101656 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101657 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101658 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101659 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101660 clk$SB_IO_IN_$glb_clk
.sym 101661 ram.0.1.0_RCLKE
.sym 101662 $PACKER_VCC_NET
.sym 101664 inM[3]
.sym 101674 addressW[9]
.sym 101678 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101679 ram.0.1.0_RCLKE
.sym 101680 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101683 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101690 addressW[4]
.sym 101696 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101704 addressW[2]
.sym 101705 ram.0.1.0_WCLKE
.sym 101713 addressW[4]
.sym 101714 addressW[7]
.sym 101715 addressW[10]
.sym 101716 $PACKER_VCC_NET
.sym 101719 addressW[3]
.sym 101720 addressW[8]
.sym 101721 addressW[9]
.sym 101723 addressW[1]
.sym 101724 inM[2]
.sym 101725 addressW[5]
.sym 101726 addressW[6]
.sym 101727 addressW[0]
.sym 101751 addressW[0]
.sym 101752 addressW[1]
.sym 101753 addressW[10]
.sym 101754 addressW[2]
.sym 101755 addressW[3]
.sym 101756 addressW[4]
.sym 101757 addressW[5]
.sym 101758 addressW[6]
.sym 101759 addressW[7]
.sym 101760 addressW[8]
.sym 101761 addressW[9]
.sym 101762 clk$SB_IO_IN_$glb_clk
.sym 101763 ram.0.1.0_WCLKE
.sym 101767 inM[2]
.sym 101772 $PACKER_VCC_NET
.sym 101774 addressW[2]
.sym 101775 addressW[2]
.sym 101783 addressW[10]
.sym 101789 addressW[7]
.sym 101791 addressW[5]
.sym 101792 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101793 addressW[6]
.sym 101799 addressW[6]
.sym 101808 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101809 $PACKER_VCC_NET
.sym 101811 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101812 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101813 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101814 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101815 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101816 ram.0.2.0_RCLKE
.sym 101826 inM[3]
.sym 101829 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 101830 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101831 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101832 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101834 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101853 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 101854 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 101855 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101856 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 101857 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 101858 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 101859 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 101860 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101861 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101862 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 101863 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 101864 clk$SB_IO_IN_$glb_clk
.sym 101865 ram.0.2.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101868 inM[3]
.sym 101877 ram.0.2.0_WCLKE
.sym 101882 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 101889 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 101890 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 101908 addressW[10]
.sym 101909 addressW[9]
.sym 101912 addressW[0]
.sym 101922 addressW[1]
.sym 101923 addressW[5]
.sym 101924 addressW[2]
.sym 101925 ram.0.2.0_WCLKE
.sym 101927 addressW[7]
.sym 101929 addressW[3]
.sym 101930 addressW[4]
.sym 101931 inM[2]
.sym 101933 addressW[8]
.sym 101936 $PACKER_VCC_NET
.sym 101937 addressW[6]
.sym 101955 addressW[0]
.sym 101956 addressW[1]
.sym 101957 addressW[10]
.sym 101958 addressW[2]
.sym 101959 addressW[3]
.sym 101960 addressW[4]
.sym 101961 addressW[5]
.sym 101962 addressW[6]
.sym 101963 addressW[7]
.sym 101964 addressW[8]
.sym 101965 addressW[9]
.sym 101966 clk$SB_IO_IN_$glb_clk
.sym 101967 ram.0.2.0_WCLKE
.sym 101971 inM[2]
.sym 101976 $PACKER_VCC_NET
.sym 101997 inM[2]
.sym 102002 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102012 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102013 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102014 inM[3]
.sym 102016 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102017 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102018 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102019 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102021 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102022 $PACKER_VCC_NET
.sym 102025 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102029 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102033 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102036 ram.0.0.0_RCLKE
.sym 102040 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102057 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102058 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102059 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102060 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102061 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102062 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102063 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102064 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102065 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102066 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102067 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102068 clk$SB_IO_IN_$glb_clk
.sym 102069 ram.0.0.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102072 inM[3]
.sym 102092 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102102 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102105 addressW[3]
.sym 102106 ram.0.3.0_WCLKE
.sym 102111 addressW[3]
.sym 102119 addressW[8]
.sym 102122 ram.0.0.0_WCLKE
.sym 102123 addressW[0]
.sym 102124 addressW[7]
.sym 102127 addressW[5]
.sym 102128 addressW[2]
.sym 102131 $PACKER_VCC_NET
.sym 102132 addressW[4]
.sym 102134 addressW[10]
.sym 102135 inM[2]
.sym 102136 addressW[1]
.sym 102137 addressW[6]
.sym 102142 addressW[9]
.sym 102148 $PACKER_VCC_NET
.sym 102159 addressW[0]
.sym 102160 addressW[1]
.sym 102161 addressW[10]
.sym 102162 addressW[2]
.sym 102163 addressW[3]
.sym 102164 addressW[4]
.sym 102165 addressW[5]
.sym 102166 addressW[6]
.sym 102167 addressW[7]
.sym 102168 addressW[8]
.sym 102169 addressW[9]
.sym 102170 clk$SB_IO_IN_$glb_clk
.sym 102171 ram.0.0.0_WCLKE
.sym 102175 inM[2]
.sym 102180 $PACKER_VCC_NET
.sym 102184 ram.5.1.0_RDATA_1
.sym 102185 addressW[8]
.sym 102197 addressW[7]
.sym 102198 ram.0.3.0_RDATA
.sym 102200 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102203 addressW[6]
.sym 102208 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102214 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102217 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102218 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102221 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102222 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102223 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102225 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102226 $PACKER_VCC_NET
.sym 102230 inM[3]
.sym 102231 ram.0.3.0_RCLKE
.sym 102232 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102233 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102240 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102244 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102261 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102262 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102263 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102264 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102265 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102266 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102267 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102268 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102269 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102270 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102271 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102272 clk$SB_IO_IN_$glb_clk
.sym 102273 ram.0.3.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102276 inM[3]
.sym 102286 addressW[3]
.sym 102287 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102295 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102297 $PACKER_VCC_NET
.sym 102298 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102321 addressW[1]
.sym 102322 addressW[10]
.sym 102327 addressW[0]
.sym 102328 $PACKER_VCC_NET
.sym 102331 addressW[3]
.sym 102332 addressW[4]
.sym 102333 ram.0.3.0_WCLKE
.sym 102335 addressW[7]
.sym 102336 addressW[2]
.sym 102339 inM[2]
.sym 102341 addressW[6]
.sym 102342 addressW[9]
.sym 102343 addressW[8]
.sym 102344 addressW[5]
.sym 102363 addressW[0]
.sym 102364 addressW[1]
.sym 102365 addressW[10]
.sym 102366 addressW[2]
.sym 102367 addressW[3]
.sym 102368 addressW[4]
.sym 102369 addressW[5]
.sym 102370 addressW[6]
.sym 102371 addressW[7]
.sym 102372 addressW[8]
.sym 102373 addressW[9]
.sym 102374 clk$SB_IO_IN_$glb_clk
.sym 102375 ram.0.3.0_WCLKE
.sym 102379 inM[2]
.sym 102384 $PACKER_VCC_NET
.sym 102387 addressW[4]
.sym 102388 ram.6.3.0_RDATA_1
.sym 102392 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102405 inM[2]
.sym 102406 addressW[3]
.sym 102407 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102409 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102418 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102421 $PACKER_VCC_NET
.sym 102423 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102424 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102425 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102426 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102427 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102428 ram.0.1.0_RCLKE
.sym 102429 inM[1]
.sym 102431 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102432 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102435 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102438 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102439 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102465 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102466 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102467 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102468 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102469 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102470 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102471 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102472 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102473 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102474 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102475 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102476 clk$SB_IO_IN_$glb_clk
.sym 102477 ram.0.1.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102480 inM[1]
.sym 102490 ram.6.0.0_RDATA
.sym 102500 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102502 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102506 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102523 addressW[7]
.sym 102526 addressW[8]
.sym 102528 addressW[1]
.sym 102529 inM[0]
.sym 102530 ram.0.1.0_WCLKE
.sym 102531 addressW[0]
.sym 102532 $PACKER_VCC_NET
.sym 102535 addressW[5]
.sym 102536 addressW[2]
.sym 102540 addressW[4]
.sym 102542 addressW[10]
.sym 102544 addressW[3]
.sym 102549 addressW[6]
.sym 102550 addressW[9]
.sym 102567 addressW[0]
.sym 102568 addressW[1]
.sym 102569 addressW[10]
.sym 102570 addressW[2]
.sym 102571 addressW[3]
.sym 102572 addressW[4]
.sym 102573 addressW[5]
.sym 102574 addressW[6]
.sym 102575 addressW[7]
.sym 102576 addressW[8]
.sym 102577 addressW[9]
.sym 102578 clk$SB_IO_IN_$glb_clk
.sym 102579 ram.0.1.0_WCLKE
.sym 102583 inM[0]
.sym 102588 $PACKER_VCC_NET
.sym 102592 ram.6.1.0_RDATA_1
.sym 102600 $PACKER_VCC_NET
.sym 102607 addressW[7]
.sym 102612 addressW[6]
.sym 102613 ram.0.3.0_RDATA
.sym 102614 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102615 addressW[6]
.sym 102621 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102623 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102625 $PACKER_VCC_NET
.sym 102626 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102627 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102628 inM[1]
.sym 102629 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102633 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102635 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102636 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102638 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102639 ram.0.0.0_RCLKE
.sym 102640 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102641 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102669 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102670 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102671 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102672 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102673 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102674 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102675 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102676 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102677 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102678 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102679 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102680 clk$SB_IO_IN_$glb_clk
.sym 102681 ram.0.0.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102684 inM[1]
.sym 102708 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102711 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102729 addressW[1]
.sym 102730 addressW[10]
.sym 102731 addressW[8]
.sym 102733 addressW[0]
.sym 102736 $PACKER_VCC_NET
.sym 102739 addressW[5]
.sym 102740 addressW[4]
.sym 102741 ram.0.0.0_WCLKE
.sym 102744 addressW[2]
.sym 102745 addressW[7]
.sym 102749 inM[0]
.sym 102750 addressW[9]
.sym 102753 addressW[6]
.sym 102754 addressW[3]
.sym 102771 addressW[0]
.sym 102772 addressW[1]
.sym 102773 addressW[10]
.sym 102774 addressW[2]
.sym 102775 addressW[3]
.sym 102776 addressW[4]
.sym 102777 addressW[5]
.sym 102778 addressW[6]
.sym 102779 addressW[7]
.sym 102780 addressW[8]
.sym 102781 addressW[9]
.sym 102782 clk$SB_IO_IN_$glb_clk
.sym 102783 ram.0.0.0_WCLKE
.sym 102787 inM[0]
.sym 102792 $PACKER_VCC_NET
.sym 102804 $PACKER_VCC_NET
.sym 102813 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102819 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102820 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102826 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102829 $PACKER_VCC_NET
.sym 102830 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102831 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102835 inM[1]
.sym 102836 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102837 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102839 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102841 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102847 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102849 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102850 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102852 ram.0.3.0_RCLKE
.sym 102855 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102873 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 102874 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 102875 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 102876 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 102877 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102878 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 102879 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 102880 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 102881 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 102882 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 102883 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 102884 clk$SB_IO_IN_$glb_clk
.sym 102885 ram.0.3.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102888 inM[1]
.sym 102898 addressW[9]
.sym 102902 ram.0.0.0_RCLKE
.sym 102914 inM[10]
.sym 102922 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 102928 addressW[2]
.sym 102937 inM[0]
.sym 102939 addressW[0]
.sym 102940 $PACKER_VCC_NET
.sym 102942 addressW[9]
.sym 102943 addressW[5]
.sym 102944 addressW[8]
.sym 102945 ram.0.3.0_WCLKE
.sym 102946 addressW[10]
.sym 102948 addressW[4]
.sym 102954 addressW[3]
.sym 102955 addressW[6]
.sym 102956 addressW[1]
.sym 102958 addressW[7]
.sym 102975 addressW[0]
.sym 102976 addressW[1]
.sym 102977 addressW[10]
.sym 102978 addressW[2]
.sym 102979 addressW[3]
.sym 102980 addressW[4]
.sym 102981 addressW[5]
.sym 102982 addressW[6]
.sym 102983 addressW[7]
.sym 102984 addressW[8]
.sym 102985 addressW[9]
.sym 102986 clk$SB_IO_IN_$glb_clk
.sym 102987 ram.0.3.0_WCLKE
.sym 102991 inM[0]
.sym 102996 $PACKER_VCC_NET
.sym 102998 addressW[2]
.sym 102999 addressW[2]
.sym 103004 inM[12]
.sym 103013 addressW[5]
.sym 103015 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103017 addressW[7]
.sym 103020 addressW[7]
.sym 103021 addressW[6]
.sym 103024 addressW[7]
.sym 103032 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103033 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103034 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103035 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103037 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103039 inM[11]
.sym 103041 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103043 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103044 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103047 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103048 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103049 $PACKER_VCC_NET
.sym 103056 ram.0.0.0_RCLKE
.sym 103060 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103066 inM[13]
.sym 103077 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103078 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103079 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103080 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103081 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103082 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103083 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103084 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103085 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103086 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103087 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103088 clk$SB_IO_IN_$glb_clk
.sym 103089 ram.0.0.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103092 inM[11]
.sym 103101 ram.0.2.0_RCLKE
.sym 103115 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103119 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103124 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103131 addressW[1]
.sym 103132 addressW[8]
.sym 103134 addressW[10]
.sym 103136 addressW[0]
.sym 103137 addressW[9]
.sym 103141 inM[10]
.sym 103148 addressW[4]
.sym 103149 ram.0.0.0_WCLKE
.sym 103151 addressW[5]
.sym 103152 addressW[2]
.sym 103158 addressW[7]
.sym 103159 addressW[6]
.sym 103160 $PACKER_VCC_NET
.sym 103162 addressW[3]
.sym 103179 addressW[0]
.sym 103180 addressW[1]
.sym 103181 addressW[10]
.sym 103182 addressW[2]
.sym 103183 addressW[3]
.sym 103184 addressW[4]
.sym 103185 addressW[5]
.sym 103186 addressW[6]
.sym 103187 addressW[7]
.sym 103188 addressW[8]
.sym 103189 addressW[9]
.sym 103190 clk$SB_IO_IN_$glb_clk
.sym 103191 ram.0.0.0_WCLKE
.sym 103195 inM[10]
.sym 103200 $PACKER_VCC_NET
.sym 103220 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103221 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103222 inM[11]
.sym 103228 inM[11]
.sym 103235 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103238 inM[13]
.sym 103240 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103243 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103244 ram.0.0.0_RCLKE
.sym 103245 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103246 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103250 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103253 $PACKER_VCC_NET
.sym 103255 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103259 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103262 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103263 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103264 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103281 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103282 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103283 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103284 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103285 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103286 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103287 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103288 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103289 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103290 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103291 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103292 clk$SB_IO_IN_$glb_clk
.sym 103293 ram.0.0.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103296 inM[13]
.sym 103322 inM[10]
.sym 103336 addressW[0]
.sym 103337 ram.0.0.0_WCLKE
.sym 103339 addressW[1]
.sym 103340 inM[12]
.sym 103352 addressW[8]
.sym 103353 addressW[5]
.sym 103354 addressW[2]
.sym 103355 $PACKER_VCC_NET
.sym 103356 addressW[4]
.sym 103359 addressW[10]
.sym 103360 addressW[3]
.sym 103363 addressW[6]
.sym 103364 addressW[7]
.sym 103366 addressW[9]
.sym 103371 $PACKER_VCC_NET
.sym 103383 addressW[0]
.sym 103384 addressW[1]
.sym 103385 addressW[10]
.sym 103386 addressW[2]
.sym 103387 addressW[3]
.sym 103388 addressW[4]
.sym 103389 addressW[5]
.sym 103390 addressW[6]
.sym 103391 addressW[7]
.sym 103392 addressW[8]
.sym 103393 addressW[9]
.sym 103394 clk$SB_IO_IN_$glb_clk
.sym 103395 ram.0.0.0_WCLKE
.sym 103399 inM[12]
.sym 103404 $PACKER_VCC_NET
.sym 103408 ram.5.1.0_RDATA_1
.sym 103421 addressW[5]
.sym 103422 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103425 addressW[5]
.sym 103430 addressW[7]
.sym 103431 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103437 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103438 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103439 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103442 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103443 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103445 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103446 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103449 inM[11]
.sym 103451 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103452 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103454 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103455 ram.0.2.0_RCLKE
.sym 103457 $PACKER_VCC_NET
.sym 103463 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103470 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103485 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103486 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103487 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103488 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103489 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103490 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103491 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103492 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103493 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103494 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103495 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103496 clk$SB_IO_IN_$glb_clk
.sym 103497 ram.0.2.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103500 inM[11]
.sym 103510 addressW[3]
.sym 103519 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103521 $PACKER_VCC_NET
.sym 103523 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103526 addressW[1]
.sym 103531 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103532 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103540 addressW[8]
.sym 103541 addressW[1]
.sym 103543 $PACKER_VCC_NET
.sym 103544 addressW[6]
.sym 103547 addressW[10]
.sym 103549 inM[10]
.sym 103550 ram.0.2.0_WCLKE
.sym 103551 addressW[0]
.sym 103559 addressW[5]
.sym 103563 addressW[2]
.sym 103565 addressW[4]
.sym 103566 addressW[9]
.sym 103568 addressW[7]
.sym 103570 addressW[3]
.sym 103587 addressW[0]
.sym 103588 addressW[1]
.sym 103589 addressW[10]
.sym 103590 addressW[2]
.sym 103591 addressW[3]
.sym 103592 addressW[4]
.sym 103593 addressW[5]
.sym 103594 addressW[6]
.sym 103595 addressW[7]
.sym 103596 addressW[8]
.sym 103597 addressW[9]
.sym 103598 clk$SB_IO_IN_$glb_clk
.sym 103599 ram.0.2.0_WCLKE
.sym 103603 inM[10]
.sym 103608 $PACKER_VCC_NET
.sym 103611 addressW[4]
.sym 103612 ram.6.3.0_RDATA_1
.sym 103615 addressW[6]
.sym 103616 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103618 ram.0.2.0_WCLKE
.sym 103630 addressW[3]
.sym 103632 inM[11]
.sym 103633 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103635 addressW[2]
.sym 103636 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103642 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103643 ram.0.2.0_RCLKE
.sym 103648 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103656 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103657 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103659 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103660 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103661 $PACKER_VCC_NET
.sym 103662 inM[13]
.sym 103663 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103665 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103667 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103669 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103672 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103689 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103690 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103691 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103692 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103693 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103694 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103695 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103696 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103697 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103698 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103699 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103700 clk$SB_IO_IN_$glb_clk
.sym 103701 ram.0.2.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103704 inM[13]
.sym 103729 ram.0.3.0_WCLKE
.sym 103732 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103736 $PACKER_VCC_NET
.sym 103737 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103743 addressW[1]
.sym 103748 inM[12]
.sym 103754 ram.0.2.0_WCLKE
.sym 103756 $PACKER_VCC_NET
.sym 103757 addressW[0]
.sym 103760 addressW[10]
.sym 103762 addressW[6]
.sym 103763 addressW[5]
.sym 103764 addressW[4]
.sym 103765 addressW[7]
.sym 103767 addressW[8]
.sym 103768 addressW[3]
.sym 103773 addressW[2]
.sym 103774 addressW[9]
.sym 103791 addressW[0]
.sym 103792 addressW[1]
.sym 103793 addressW[10]
.sym 103794 addressW[2]
.sym 103795 addressW[3]
.sym 103796 addressW[4]
.sym 103797 addressW[5]
.sym 103798 addressW[6]
.sym 103799 addressW[7]
.sym 103800 addressW[8]
.sym 103801 addressW[9]
.sym 103802 clk$SB_IO_IN_$glb_clk
.sym 103803 ram.0.2.0_WCLKE
.sym 103807 inM[12]
.sym 103812 $PACKER_VCC_NET
.sym 103816 ram.6.1.0_RDATA_1
.sym 103829 addressW[5]
.sym 103830 addressW[7]
.sym 103831 addressW[7]
.sym 103838 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103845 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103848 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103851 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103853 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103855 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103857 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103859 inM[11]
.sym 103860 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103862 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103863 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103865 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103872 ram.0.3.0_RCLKE
.sym 103874 $PACKER_VCC_NET
.sym 103875 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103893 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 103894 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 103895 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 103896 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 103897 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103898 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 103899 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 103900 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103901 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 103902 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 103903 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 103904 clk$SB_IO_IN_$glb_clk
.sym 103905 ram.0.3.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103908 inM[11]
.sym 103932 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 103935 addressW[1]
.sym 103936 inM[10]
.sym 103937 addressW[2]
.sym 103939 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103940 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 103948 addressW[10]
.sym 103950 inM[10]
.sym 103954 addressW[2]
.sym 103955 addressW[8]
.sym 103957 addressW[0]
.sym 103958 ram.0.3.0_WCLKE
.sym 103959 addressW[6]
.sym 103960 addressW[1]
.sym 103964 addressW[4]
.sym 103967 addressW[5]
.sym 103969 addressW[7]
.sym 103974 addressW[9]
.sym 103976 $PACKER_VCC_NET
.sym 103978 addressW[3]
.sym 103995 addressW[0]
.sym 103996 addressW[1]
.sym 103997 addressW[10]
.sym 103998 addressW[2]
.sym 103999 addressW[3]
.sym 104000 addressW[4]
.sym 104001 addressW[5]
.sym 104002 addressW[6]
.sym 104003 addressW[7]
.sym 104004 addressW[8]
.sym 104005 addressW[9]
.sym 104006 clk$SB_IO_IN_$glb_clk
.sym 104007 ram.0.3.0_WCLKE
.sym 104011 inM[10]
.sym 104016 $PACKER_VCC_NET
.sym 104019 ram.0.3.0_RCLKE
.sym 104033 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104036 addressW[0]
.sym 104037 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104043 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104054 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104056 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104058 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104060 ram.0.1.0_RCLKE
.sym 104063 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 104065 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104066 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104067 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 104069 $PACKER_VCC_NET
.sym 104071 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 104073 inM[11]
.sym 104077 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104078 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104079 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 104097 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104098 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104099 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 104100 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104101 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104102 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104103 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 104104 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104105 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 104106 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 104107 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104108 clk$SB_IO_IN_$glb_clk
.sym 104109 ram.0.1.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104112 inM[11]
.sym 104122 addressW[9]
.sym 104124 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104136 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104137 ram.0.3.0_WCLKE
.sym 104139 addressW[2]
.sym 104151 addressW[9]
.sym 104156 addressW[2]
.sym 104163 inM[10]
.sym 104164 addressW[1]
.sym 104168 addressW[8]
.sym 104169 ram.0.1.0_WCLKE
.sym 104170 addressW[10]
.sym 104172 addressW[4]
.sym 104173 addressW[5]
.sym 104174 addressW[0]
.sym 104178 addressW[3]
.sym 104180 $PACKER_VCC_NET
.sym 104181 addressW[6]
.sym 104182 addressW[7]
.sym 104199 addressW[0]
.sym 104200 addressW[1]
.sym 104201 addressW[10]
.sym 104202 addressW[2]
.sym 104203 addressW[3]
.sym 104204 addressW[4]
.sym 104205 addressW[5]
.sym 104206 addressW[6]
.sym 104207 addressW[7]
.sym 104208 addressW[8]
.sym 104209 addressW[9]
.sym 104210 clk$SB_IO_IN_$glb_clk
.sym 104211 ram.0.1.0_WCLKE
.sym 104215 inM[10]
.sym 104220 $PACKER_VCC_NET
.sym 104228 inM[12]
.sym 104237 addressW[5]
.sym 104238 addressW[7]
.sym 104239 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104240 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104246 addressW[7]
.sym 104248 addressW[7]
.sym 104254 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 104255 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104256 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104257 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 104262 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104263 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104266 $PACKER_VCC_NET
.sym 104267 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 104269 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104271 ram.0.3.0_RCLKE
.sym 104272 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104274 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104278 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 104283 inM[13]
.sym 104285 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104291 inM[13]
.sym 104301 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104302 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104303 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 104304 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104305 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104306 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104307 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 104308 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104309 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 104310 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 104311 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104312 clk$SB_IO_IN_$glb_clk
.sym 104313 ram.0.3.0_RCLKE
.sym 104314 $PACKER_VCC_NET
.sym 104316 inM[13]
.sym 104341 addressW[2]
.sym 104342 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104347 addressW[1]
.sym 104348 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104349 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104356 addressW[8]
.sym 104357 addressW[1]
.sym 104358 addressW[2]
.sym 104359 $PACKER_VCC_NET
.sym 104360 addressW[0]
.sym 104366 ram.0.3.0_WCLKE
.sym 104369 addressW[6]
.sym 104372 addressW[4]
.sym 104374 inM[12]
.sym 104375 addressW[5]
.sym 104382 addressW[9]
.sym 104384 addressW[7]
.sym 104385 addressW[10]
.sym 104386 addressW[3]
.sym 104403 addressW[0]
.sym 104404 addressW[1]
.sym 104405 addressW[10]
.sym 104406 addressW[2]
.sym 104407 addressW[3]
.sym 104408 addressW[4]
.sym 104409 addressW[5]
.sym 104410 addressW[6]
.sym 104411 addressW[7]
.sym 104412 addressW[8]
.sym 104413 addressW[9]
.sym 104414 clk$SB_IO_IN_$glb_clk
.sym 104415 ram.0.3.0_WCLKE
.sym 104419 inM[12]
.sym 104424 $PACKER_VCC_NET
.sym 104435 $PACKER_VCC_NET
.sym 104444 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104457 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104459 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104464 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 104465 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104467 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104468 ram.0.1.0_RCLKE
.sym 104471 inM[13]
.sym 104474 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 104475 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 104477 $PACKER_VCC_NET
.sym 104480 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104486 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104487 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104488 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 104505 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 104506 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 104507 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 104508 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 104509 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 104510 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 104511 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 104512 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 104513 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 104514 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 104515 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 104516 clk$SB_IO_IN_$glb_clk
.sym 104517 ram.0.1.0_RCLKE
.sym 104518 $PACKER_VCC_NET
.sym 104520 inM[13]
.sym 104547 addressW[2]
.sym 104561 ram.0.1.0_WCLKE
.sym 104562 inM[12]
.sym 104563 addressW[1]
.sym 104564 addressW[2]
.sym 104571 addressW[0]
.sym 104576 addressW[8]
.sym 104578 addressW[6]
.sym 104579 addressW[5]
.sym 104580 addressW[4]
.sym 104581 addressW[7]
.sym 104586 addressW[3]
.sym 104588 $PACKER_VCC_NET
.sym 104589 addressW[10]
.sym 104590 addressW[9]
.sym 104603 addressW[0]
.sym 104604 addressW[1]
.sym 104605 addressW[10]
.sym 104606 addressW[2]
.sym 104607 addressW[3]
.sym 104608 addressW[4]
.sym 104609 addressW[5]
.sym 104610 addressW[6]
.sym 104611 addressW[7]
.sym 104612 addressW[8]
.sym 104613 addressW[9]
.sym 104614 clk$SB_IO_IN_$glb_clk
.sym 104615 ram.0.1.0_WCLKE
.sym 104619 inM[12]
.sym 104624 $PACKER_VCC_NET
.sym 104641 addressW[5]
.sym 104643 addressW[7]
.sym 104882 led[0]$SB_IO_OUT
.sym 104889 tx$SB_IO_OUT
.sym 105053 rx$SB_IO_IN
.sym 105120 rx$SB_IO_IN
.sym 105129 clk$SB_IO_IN_$glb_clk
.sym 105161 tx$SB_IO_OUT
.sym 105265 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 105756 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 105757 inM[10]
.sym 105789 $PACKER_VCC_NET
.sym 105851 $PACKER_VCC_NET
.sym 106126 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 106386 addressW[1]
.sym 106617 ram.0.3.0_WCLKE
.sym 106619 addressW[7]
.sym 106741 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 106867 inM[11]
.sym 106873 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 106909 inM[13]
.sym 106960 inM[13]
.sym 107118 addressW[5]
.sym 107232 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 107233 inM[10]
.sym 107273 $PACKER_VCC_NET
.sym 107323 $PACKER_VCC_NET
.sym 107355 addressW[2]
.sym 107360 addressW[2]
.sym 107399 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 107426 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 107482 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 107602 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 108105 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 108349 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 108382 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 108385 inM[13]
.sym 108406 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 108441 inM[13]
.sym 108773 tx$SB_IO_OUT
.sym 108776 led[0]$SB_IO_OUT
.sym 108783 led[0]$SB_IO_OUT
.sym 108797 tx$SB_IO_OUT
.sym 108830 but[0]$SB_IO_IN
.sym 108832 but[1]$SB_IO_IN
.sym 108956 led[1]$SB_IO_OUT
.sym 109342 addressW[1]
.sym 109966 cpu.loadI_SB_LUT4_I2_O
.sym 110834 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 111078 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 111334 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 111822 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 111823 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 112039 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 112066 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 112310 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 112311 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 112850 led[1]$SB_IO_OUT
.sym 112865 led[1]$SB_IO_OUT
.sym 112999 but[0]$SB_IO_IN
.sym 113001 but[1]$SB_IO_IN
.sym 113665 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 114034 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 115141 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 115510 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 115632 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 116186 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 116202 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 118739 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 119971 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 120215 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 121572 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 123048 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 125896 inM[13]
.sym 126274 cpu.loadI_SB_LUT4_I2_O
.sym 127372 inM[13]
.sym 134500 cpu.loadI_SB_LUT4_I2_O
.sym 134620 cpu.loadI_SB_LUT4_I2_O
.sym 134681 cpu.loadI_SB_LUT4_I2_O
.sym 134698 cpu.loadI_SB_LUT4_I2_O
.sym 137351 spi.BAUD0.divcounter[0]
.sym 137356 spi.BAUD0.divcounter[1]
.sym 137358 spi.BAUD0.divcounter[1]
.sym 137359 spi.BAUD0.divcounter[0]
.sym 137360 spi.BAUD0.divcounter[2]
.sym 137361 spi.BAUD0.divcounter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 137363 spi.BAUD0.divcounter[0]
.sym 137364 spi.BAUD0.divcounter[1]
.sym 137365 spi.BAUD0.divcounter[2]
.sym 137367 spi.BAUD0.divcounter[2]
.sym 137368 spi.BAUD0.divcounter[1]
.sym 137369 spi.BAUD0.divcounter[0]
.sym 137370 spi.BAUD0.divcounter[2]
.sym 137372 spi.BAUD0.divcounter[1]
.sym 137373 spi.BAUD0.divcounter[0]
.sym 137388 spi.state[0]
.sym 137389 spi.state[1]
.sym 137403 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 137404 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 137405 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 137406 spi.state[1]
.sym 137407 spi_startD16_SB_LUT4_I1_1_O
.sym 137408 spi.state[0]
.sym 137409 spi.c_clock_SB_LUT4_O_I2
.sym 137410 spi.state[0]
.sym 137411 spi.c_clock_SB_LUT4_O_I2
.sym 137412 spi.state[1]
.sym 137413 spi_startD16_SB_LUT4_I1_1_O
.sym 137415 spi.state[0]
.sym 137416 spi.c_clock_SB_LUT4_O_I2
.sym 137417 spi.state[1]
.sym 137418 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 137419 spi.state[1]
.sym 137420 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 137421 rstn
.sym 137426 rstn
.sym 137427 spi.state[0]
.sym 137428 spi.state[1]
.sym 137429 spi.c_clock_SB_LUT4_O_I2
.sym 137436 spi.c_clock_SB_LUT4_O_I2
.sym 137437 spi.state[0]
.sym 137444 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 137445 spi.state[1]
.sym 137492 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137493 spi.data_r[16]
.sym 137508 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 137509 rstn
.sym 137534 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138313 countdown[0]
.sym 138332 countdown[0]
.sym 138333 countdown[1]
.sym 138335 countdown[0]
.sym 138336 countdown[1]
.sym 138337 rstn
.sym 138375 spi.bitc[0]
.sym 138378 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138379 spi.bitc[1]
.sym 138380 $PACKER_VCC_NET
.sym 138381 spi.bitc[0]
.sym 138382 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138383 spi.bitc[2]
.sym 138384 $PACKER_VCC_NET
.sym 138385 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138387 $PACKER_VCC_NET
.sym 138389 $nextpnr_ICESTORM_LC_16$I3
.sym 138391 spi.bitc[3]
.sym 138392 $PACKER_VCC_NET
.sym 138394 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138395 spi.bitc[4]
.sym 138396 $PACKER_VCC_NET
.sym 138397 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138399 spi.bitc[2]
.sym 138400 spi.bitc[3]
.sym 138401 spi.bitc[4]
.sym 138402 spi.data_r[17]
.sym 138403 spi.bitc[3]
.sym 138404 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138405 spi.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138415 spi.bitc[0]
.sym 138416 spi.bitc[1]
.sym 138417 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138432 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138433 spi.bitc[0]
.sym 138489 spi.data_r[16]
.sym 139376 bootstart
.sym 139377 rstn
.sym 139439 spi_startD16
.sym 139440 spi_startD8_SB_LUT4_I3_O
.sym 139441 spi_ready
.sym 139446 spi_startD8_SB_LUT4_I3_O
.sym 139474 spi_startC
.sym 139479 spi_startD16
.sym 139480 rstn
.sym 139481 spi_startD8_SB_LUT4_I3_O
.sym 140311 prom.state[4]
.sym 140312 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 140313 prom.state[0]
.sym 140318 prom.state[0]
.sym 140319 prom.state[3]
.sym 140320 prom.state[4]
.sym 140321 prom.next_cen_SB_LUT4_O_I3
.sym 140398 rstn
.sym 140468 spi_startC
.sym 140469 spi_startD8
.sym 140470 addressW[1]
.sym 140471 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 140472 addressW[0]
.sym 140473 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 140474 addressW[0]
.sym 140475 addressW[1]
.sym 140476 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 140477 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 140481 spi_startD16
.sym 140519 spi.data_r[3]
.sym 140520 spi.shifter[2]
.sym 140521 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140524 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140525 spi.data_r[0]
.sym 140531 spi.data_r[2]
.sym 140532 spi.shifter[1]
.sym 140533 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140535 spi.data_r[1]
.sym 140536 spi.shifter[0]
.sym 140537 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140559 spi.data_r[6]
.sym 140560 spi.shifter[5]
.sym 140561 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140563 spi.data_r[4]
.sym 140564 spi.shifter[3]
.sym 140565 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140567 spi.data_r[5]
.sym 140568 spi.shifter[4]
.sym 140569 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140575 spi.data_r[7]
.sym 140576 spi.shifter[6]
.sym 140577 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141319 prom.state[4]
.sym 141320 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 141321 rstn
.sym 141323 prom.state[2]
.sym 141324 prom.state[3]
.sym 141325 rstn
.sym 141327 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141328 rstn
.sym 141329 prom.state[0]
.sym 141330 prom.next_cen_SB_LUT4_O_I3
.sym 141331 prom.state[1]
.sym 141332 prom.state[2]
.sym 141333 rstn
.sym 141335 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 141336 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141337 prom.state[0]
.sym 141340 rstn
.sym 141341 prom.state[3]
.sym 141344 rstn
.sym 141345 prom.state[4]
.sym 141347 prom.state_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 141348 rstn
.sym 141349 prom.state[0]
.sym 141368 bootn
.sym 141369 prom_wen
.sym 141373 prom.state[3]
.sym 141386 rstn
.sym 141430 addressW[3]
.sym 141431 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141432 addressW[2]
.sym 141433 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141435 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 141436 bootstart_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 141437 rstn
.sym 141438 addressW[1]
.sym 141439 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 141440 addressW[0]
.sym 141441 bootstart_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 141443 addressW[0]
.sym 141444 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 141445 addressW[1]
.sym 141456 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 141457 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 141461 ram.0.2.0_WCLKE
.sym 141468 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 141469 start_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 141470 addressW[2]
.sym 141471 addressW[3]
.sym 141472 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141473 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141474 addressW[2]
.sym 141475 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141476 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141477 addressW[3]
.sym 141487 inM[7]
.sym 141488 inM[15]
.sym 141489 spi_startD8_SB_LUT4_I3_O
.sym 141491 inM[6]
.sym 141492 inM[14]
.sym 141493 spi_startD8_SB_LUT4_I3_O
.sym 141523 spi_startD8_SB_LUT4_I3_O
.sym 141524 spi_startD16
.sym 141525 rstn
.sym 141531 spi.data_r[15]
.sym 141532 spi.shifter[14]
.sym 141533 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141535 spi.data_r[14]
.sym 141536 spi.shifter[13]
.sym 141537 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141539 spi.data_r[13]
.sym 141540 spi.shifter[12]
.sym 141541 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141542 inM[3]
.sym 141546 inM[0]
.sym 141562 inM[2]
.sym 141570 inM[1]
.sym 141574 inM[6]
.sym 141578 inM[5]
.sym 141594 inM[4]
.sym 141598 inM[7]
.sym 141615 spi.data_r[8]
.sym 141616 spi.shifter[7]
.sym 141617 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142009 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 142125 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 142153 addressW[7]
.sym 142297 addressW[7]
.sym 142309 addressW[7]
.sym 142353 sram_addr[11]$SB_IO_OUT
.sym 142354 $PACKER_VCC_NET
.sym 142380 led_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 142381 rstn
.sym 142408 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142409 rstn
.sym 142410 addressW[4]
.sym 142411 addressW[5]
.sym 142412 addressW[6]
.sym 142413 addressW[7]
.sym 142417 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142422 addressW[3]
.sym 142423 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142424 addressW[2]
.sym 142425 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142427 prom_addr[7]
.sym 142428 pc[7]
.sym 142429 bootn
.sym 142430 addressW[2]
.sym 142431 addressW[3]
.sym 142432 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142433 led_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142434 inM[7]
.sym 142462 addressW[0]
.sym 142463 addressW[1]
.sym 142464 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142465 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 142470 ram.7.0.0_RDATA_SB_LUT4_I0_O
.sym 142471 cpu.inM_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 142472 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 142473 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142474 ram.7.2.0_RDATA
.sym 142475 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 142476 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 142477 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 142479 ram.7.3.0_RDATA_SB_LUT4_I0_O
.sym 142480 ram.7.1.0_RDATA_SB_LUT4_I0_O
.sym 142481 ram.7.2.0_RDATA_SB_LUT4_I0_O
.sym 142486 ram.7.0.0_RDATA
.sym 142487 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 142488 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 142489 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 142494 ram.7.1.0_RDATA
.sym 142495 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 142496 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 142497 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142502 ram.7.3.0_RDATA
.sym 142503 ram.7.3.0_RDATA_SB_LUT4_I0_I1
.sym 142504 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 142505 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 142506 inM[15]
.sym 142511 ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 142512 ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 142513 ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 142514 ram.2.2.0_RDATA_1
.sym 142515 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142516 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 142517 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 142518 ram.2.1.0_RDATA_1
.sym 142519 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142520 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 142521 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142525 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 142526 ram.2.3.0_RDATA_1
.sym 142527 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142528 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 142529 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 142533 inM[15]
.sym 142534 ram.3.0.0_RDATA_1
.sym 142535 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142536 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 142537 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 142538 ram.3.1.0_RDATA_1
.sym 142539 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142540 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 142541 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142542 ram.3.3.0_RDATA_1_SB_LUT4_I0_O
.sym 142543 ram.3.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142544 ram.3.1.0_RDATA_1_SB_LUT4_I0_O
.sym 142545 ram.3.2.0_RDATA_1_SB_LUT4_I0_O
.sym 142550 ram.3.2.0_RDATA_1
.sym 142551 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142552 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 142553 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 142554 inM[6]
.sym 142562 ram.3.3.0_RDATA_1
.sym 142563 ram.3.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 142564 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 142565 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 142566 ram.4.0.0_RDATA_SB_LUT4_I0_O
.sym 142567 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 142568 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 142569 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142571 ram.4.3.0_RDATA_SB_LUT4_I0_O
.sym 142572 ram.4.1.0_RDATA_SB_LUT4_I0_O
.sym 142573 ram.4.2.0_RDATA_SB_LUT4_I0_O
.sym 142574 ram.4.2.0_RDATA
.sym 142575 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 142576 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 142577 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 142578 ram.4.3.0_RDATA
.sym 142579 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 142580 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 142581 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 142582 ram.4.0.0_RDATA
.sym 142583 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 142584 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 142585 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 142586 inM[9]
.sym 142594 ram.4.1.0_RDATA
.sym 142595 ram.4.3.0_RDATA_SB_LUT4_I0_I1
.sym 142596 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 142597 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142599 spi.data_r[12]
.sym 142600 spi.shifter[11]
.sym 142601 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142602 ram.3.2.0_RDATA
.sym 142603 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 142604 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 142605 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 142606 ram.3.3.0_RDATA
.sym 142607 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 142608 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 142609 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 142611 spi.data_r[9]
.sym 142612 spi.shifter[8]
.sym 142613 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142614 ram.3.1.0_RDATA
.sym 142615 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 142616 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 142617 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142619 spi.data_r[11]
.sym 142620 spi.shifter[10]
.sym 142621 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142623 spi.data_r[10]
.sym 142624 spi.shifter[9]
.sym 142625 spi.state_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142627 ram.3.3.0_RDATA_SB_LUT4_I0_O
.sym 142628 ram.3.1.0_RDATA_SB_LUT4_I0_O
.sym 142629 ram.3.2.0_RDATA_SB_LUT4_I0_O
.sym 142655 inM[0]
.sym 142656 inM[8]
.sym 142657 spi_startD8_SB_LUT4_I3_O
.sym 143370 inM[5]
.sym 143375 prom_addr[5]
.sym 143376 pc[5]
.sym 143377 bootn
.sym 143378 inM[1]
.sym 143382 inM[2]
.sym 143387 prom_addr[1]
.sym 143388 pc[1]
.sym 143389 bootn
.sym 143391 prom_addr[2]
.sym 143392 pc[2]
.sym 143393 bootn
.sym 143398 inM[4]
.sym 143407 prom_addr[11]
.sym 143408 pc[11]
.sym 143409 bootn
.sym 143410 inM[11]
.sym 143414 inM[3]
.sym 143419 prom_addr[4]
.sym 143420 pc[4]
.sym 143421 bootn
.sym 143423 prom_addr[3]
.sym 143424 pc[3]
.sym 143425 bootn
.sym 143430 addressR[5]
.sym 143431 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 143432 pc[5]
.sym 143433 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 143435 prom_addr[6]
.sym 143436 pc[6]
.sym 143437 bootn
.sym 143439 prom_addr[8]
.sym 143440 pc[8]
.sym 143441 bootn
.sym 143446 addressR[6]
.sym 143447 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 143448 pc[6]
.sym 143449 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 143450 addressR[8]
.sym 143451 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 143452 pc[8]
.sym 143453 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 143454 addressR[7]
.sym 143455 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 143456 pc[7]
.sym 143457 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 143463 prom_addr[9]
.sym 143464 pc[9]
.sym 143465 bootn
.sym 143466 inM[6]
.sym 143471 prom_addr[13]
.sym 143472 pc[13]
.sym 143473 bootn
.sym 143474 inM[9]
.sym 143478 inM[15]
.sym 143483 prom_addr[15]
.sym 143484 pc[15]
.sym 143485 bootn
.sym 143486 inM[13]
.sym 143490 inM[8]
.sym 143502 ram.7.0.0_RDATA_1
.sym 143503 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 143504 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 143505 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 143506 inM[14]
.sym 143511 ram.7.1.0_RDATA_1_SB_LUT4_I0_O
.sym 143512 ram.7.0.0_RDATA_1_SB_LUT4_I0_O
.sym 143513 ram.7.2.0_RDATA_1_SB_LUT4_I0_O
.sym 143514 ram.7.1.0_RDATA_1
.sym 143515 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 143516 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 143517 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 143518 ram.7.2.0_RDATA_1
.sym 143519 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 143520 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 143521 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 143522 ram.7.3.0_RDATA_1_SB_LUT4_I0_O
.sym 143523 cpu.inM_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 143524 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 143525 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 143526 ram.0.1.0_WCLKE
.sym 143531 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 143532 addressW[3]
.sym 143533 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143534 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 143535 addressW[5]
.sym 143536 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 143537 addressW[9]
.sym 143540 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2
.sym 143541 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I3
.sym 143542 ram.0.2.0_WCLKE
.sym 143546 ram.0.0.0_WCLKE
.sym 143550 ram.0.3.0_WCLKE
.sym 143554 ram.7.3.0_RDATA_1
.sym 143555 ram.7.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 143556 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 143557 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 143562 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 143563 addressW[8]
.sym 143564 addressW[1]
.sym 143565 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 143566 addressW[7]
.sym 143567 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 143568 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_I2_O
.sym 143569 addressW[10]
.sym 143571 inM[5]
.sym 143572 inM[13]
.sym 143573 spi_startD8_SB_LUT4_I3_O
.sym 143574 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143575 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143576 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143577 ram.0.1.0_WCLKE_SB_DFFSR_D_R_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143578 addressW[0]
.sym 143579 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 143580 addressW[4]
.sym 143581 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 143582 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 143583 addressW[6]
.sym 143584 addressW[2]
.sym 143585 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 143590 ram.3.0.0_RDATA
.sym 143591 ram.3.3.0_RDATA_SB_LUT4_I0_I1
.sym 143592 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 143593 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 143602 inM[7]
.sym 143618 ram.3.0.0_RDATA_SB_LUT4_I0_O
.sym 143619 cpu.inM_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 143620 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 143621 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 143623 inM[4]
.sym 143624 inM[12]
.sym 143625 spi_startD8_SB_LUT4_I3_O
.sym 143627 inM[3]
.sym 143628 inM[11]
.sym 143629 spi_startD8_SB_LUT4_I3_O
.sym 143634 cpu.regI[5]
.sym 143635 cpu.state[1]
.sym 143636 addressW[7]
.sym 143637 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143639 inM[2]
.sym 143640 inM[10]
.sym 143641 spi_startD8_SB_LUT4_I3_O
.sym 143643 inM[1]
.sym 143644 inM[9]
.sym 143645 spi_startD8_SB_LUT4_I3_O
.sym 143650 cpu.regI[5]
.sym 143651 inM[7]
.sym 143652 addressR[7]
.sym 143653 cpu.state[1]
.sym 144391 prom_addr[14]
.sym 144392 pc[14]
.sym 144393 bootn
.sym 144395 prom_addr[0]
.sym 144396 pc[0]
.sym 144397 bootn
.sym 144398 inM[10]
.sym 144402 inM[12]
.sym 144407 prom_addr[10]
.sym 144408 pc[10]
.sym 144409 bootn
.sym 144410 inM[14]
.sym 144414 inM[0]
.sym 144419 prom_addr[12]
.sym 144420 pc[12]
.sym 144421 bootn
.sym 144423 pc[0]
.sym 144428 pc[1]
.sym 144431 $PACKER_VCC_NET
.sym 144433 $nextpnr_ICESTORM_LC_1$I3
.sym 144436 pc[2]
.sym 144439 $PACKER_VCC_NET
.sym 144441 $nextpnr_ICESTORM_LC_2$I3
.sym 144444 pc[3]
.sym 144447 $PACKER_VCC_NET
.sym 144449 $nextpnr_ICESTORM_LC_3$I3
.sym 144452 pc[4]
.sym 144455 $PACKER_VCC_NET
.sym 144457 $nextpnr_ICESTORM_LC_4$I3
.sym 144460 pc[5]
.sym 144463 $PACKER_VCC_NET
.sym 144465 $nextpnr_ICESTORM_LC_5$I3
.sym 144468 pc[6]
.sym 144471 $PACKER_VCC_NET
.sym 144473 $nextpnr_ICESTORM_LC_6$I3
.sym 144476 pc[7]
.sym 144479 $PACKER_VCC_NET
.sym 144481 $nextpnr_ICESTORM_LC_7$I3
.sym 144484 pc[8]
.sym 144487 $PACKER_VCC_NET
.sym 144489 $nextpnr_ICESTORM_LC_8$I3
.sym 144492 pc[9]
.sym 144495 $PACKER_VCC_NET
.sym 144497 $nextpnr_ICESTORM_LC_9$I3
.sym 144500 pc[10]
.sym 144503 $PACKER_VCC_NET
.sym 144505 $nextpnr_ICESTORM_LC_10$I3
.sym 144508 pc[11]
.sym 144511 $PACKER_VCC_NET
.sym 144513 $nextpnr_ICESTORM_LC_11$I3
.sym 144516 pc[12]
.sym 144519 $PACKER_VCC_NET
.sym 144521 $nextpnr_ICESTORM_LC_12$I3
.sym 144524 pc[13]
.sym 144527 $PACKER_VCC_NET
.sym 144529 $nextpnr_ICESTORM_LC_13$I3
.sym 144532 pc[14]
.sym 144534 addressR[15]
.sym 144535 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 144536 pc[15]
.sym 144537 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 144539 addressR[14]
.sym 144540 addressR[15]
.sym 144541 addressR[13]
.sym 144542 addressR[13]
.sym 144543 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 144544 pc[13]
.sym 144545 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 144546 addressR[14]
.sym 144547 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 144548 pc[14]
.sym 144549 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 144557 addressW[8]
.sym 144561 inM[13]
.sym 144582 addressR[7]
.sym 144594 addressR[6]
.sym 144598 addressR[5]
.sym 144617 cpu.regI[5]
.sym 144619 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 144620 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 144621 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 144648 cpu.regAn_SB_DFFSR_Q_7_D
.sym 144649 rstn
.sym 144652 cpu.regAn_SB_DFFSR_Q_5_D
.sym 144653 rstn
.sym 144654 cpu.regI[5]
.sym 144655 addressW[5]
.sym 144656 addressR[5]
.sym 144657 cpu.state[1]
.sym 144659 cpu.regI[7]
.sym 144660 cpu.regAn_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 144661 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 144662 cpu.regAn_SB_DFFSR_Q_7_D
.sym 144666 cpu.regAn_SB_DFFSR_Q_5_D
.sym 144671 cpu.regI[5]
.sym 144672 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 144673 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 144674 inM[5]
.sym 144675 cpu.state[1]
.sym 144676 cpu.regI[5]
.sym 144677 cpu.regAn_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145428 bootn
.sym 145429 prom_cen
.sym 145432 bootn
.sym 145433 prom_oen
.sym 145453 $PACKER_VCC_NET
.sym 145458 addressR[3]
.sym 145459 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145460 pc[3]
.sym 145461 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 145470 addressR[2]
.sym 145471 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145472 pc[2]
.sym 145473 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 145479 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 145480 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145481 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145490 addressR[6]
.sym 145491 addressR[7]
.sym 145492 addressR[8]
.sym 145493 addressR[9]
.sym 145499 cpu.regAn_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 145500 cpu.regI[14]
.sym 145501 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 145502 addressR[4]
.sym 145503 addressR[5]
.sym 145504 addressR[14]
.sym 145505 addressR[15]
.sym 145506 addressR[4]
.sym 145507 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145508 pc[4]
.sym 145509 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 145510 addressR[10]
.sym 145511 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145512 pc[10]
.sym 145513 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 145514 addressR[10]
.sym 145515 addressR[11]
.sym 145516 addressR[12]
.sym 145517 addressR[13]
.sym 145522 addressR[12]
.sym 145523 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145524 pc[12]
.sym 145525 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 145528 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 145529 cpu.regAn_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 145530 inM[14]
.sym 145531 addressW[14]
.sym 145532 cpu.state[1]
.sym 145533 cpu.regI[5]
.sym 145534 addressR[11]
.sym 145535 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145536 pc[11]
.sym 145537 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 145538 addressR[9]
.sym 145539 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 145540 pc[9]
.sym 145541 cpu.pc_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 145542 addressR[14]
.sym 145546 inM[15]
.sym 145547 addressW[15]
.sym 145548 cpu.state[1]
.sym 145549 cpu.regI[5]
.sym 145550 addressR[8]
.sym 145554 ram.2.0.0_RDATA
.sym 145555 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 145556 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 145557 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 145562 addressR[15]
.sym 145566 addressR[10]
.sym 145570 ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 145571 ram.2.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 145572 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 145573 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145582 ram.2.0.0_RDATA_1
.sym 145583 ram.2.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 145584 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 145585 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 145595 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 145596 cpu.inM_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 145597 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145598 ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 145599 cpu.inM_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 145600 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 145601 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145602 inM[4]
.sym 145610 ram.2.2.0_RDATA
.sym 145611 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 145612 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 145613 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 145615 ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 145616 ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 145617 ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 145618 ram.2.3.0_RDATA
.sym 145619 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 145620 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 145621 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 145622 inM[5]
.sym 145626 ram.2.1.0_RDATA
.sym 145627 ram.2.3.0_RDATA_SB_LUT4_I0_I1
.sym 145628 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 145629 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 145634 ram.0.2.0_RDATA
.sym 145635 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 145636 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 145637 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 145638 inM[8]
.sym 145639 cpu.state[1]
.sym 145640 cpu.regI[5]
.sym 145641 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145642 ram.4.0.0_RDATA_1_SB_LUT4_I1_O
.sym 145643 ram.4.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 145644 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 145645 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145648 cpu.regAn_SB_DFFSR_Q_4_D
.sym 145649 rstn
.sym 145650 cpu.regAn_SB_DFFSR_Q_4_D
.sym 145657 addressW[6]
.sym 145658 cpu.regI[5]
.sym 145659 addressW[8]
.sym 145660 addressR[8]
.sym 145661 cpu.state[1]
.sym 145665 addressR[6]
.sym 145667 cpu.regI[8]
.sym 145668 cpu.regAn_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 145669 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 145670 inM[8]
.sym 145674 ram.4.3.0_RDATA_1
.sym 145675 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 145676 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 145677 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 145678 ram.4.2.0_RDATA_1
.sym 145679 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 145680 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 145681 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 145683 ram.4.3.0_RDATA_1_SB_LUT4_I0_O
.sym 145684 ram.4.1.0_RDATA_1_SB_LUT4_I0_O
.sym 145685 ram.4.2.0_RDATA_1_SB_LUT4_I0_O
.sym 145686 ram.4.1.0_RDATA_1
.sym 145687 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 145688 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 145689 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 145694 ram.4.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 145695 ram.4.0.0_RDATA_1
.sym 145696 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 145697 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 145714 ram.0.2.0_RCLKE
.sym 146440 rcv
.sym 146441 inM[14]
.sym 146448 rcv
.sym 146449 inM[12]
.sym 146454 sram_addr[12]$SB_IO_OUT
.sym 146455 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146456 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 146457 data_rx[12]
.sym 146460 rcv
.sym 146461 inM[10]
.sym 146462 sram_addr[14]$SB_IO_OUT
.sym 146463 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146464 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 146465 data_rx[14]
.sym 146466 sram_addr[10]$SB_IO_OUT
.sym 146467 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146468 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 146469 data_rx[10]
.sym 146476 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146477 sram_addr[5]$SB_IO_OUT
.sym 146480 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146481 sram_addr[3]$SB_IO_OUT
.sym 146502 sram_addr[1]$SB_IO_OUT
.sym 146503 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146504 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146505 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146512 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146513 sram_addr[8]$SB_IO_OUT
.sym 146518 addressR[9]
.sym 146526 addressR[3]
.sym 146530 addressR[4]
.sym 146538 sram_addr[15]$SB_IO_OUT
.sym 146539 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146540 cpu.inM_SB_LUT4_O_2_I2
.sym 146541 cpu.inM_SB_LUT4_O_2_I3
.sym 146542 sram_addr[4]$SB_IO_OUT
.sym 146543 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146544 cpu.inM_SB_LUT4_O_13_I2
.sym 146545 cpu.inM_SB_LUT4_O_13_I3
.sym 146546 sram_addr[7]$SB_IO_OUT
.sym 146547 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 146548 cpu.inM_SB_LUT4_O_10_I2
.sym 146549 cpu.inM_SB_LUT4_O_10_I3
.sym 146551 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 146552 addressW[0]
.sym 146553 addressW[1]
.sym 146554 sram_data[14]$SB_IO_IN
.sym 146555 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 146556 cpu.inM_SB_LUT4_O_3_I2
.sym 146557 cpu.inM_SB_LUT4_O_3_I3
.sym 146558 cpu.regM[14]
.sym 146559 addressW[14]
.sym 146560 cpu.regI[9]
.sym 146561 cpu.regI[12]
.sym 146562 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 146563 start_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 146564 rcv
.sym 146565 rstn
.sym 146566 addressW[11]
.sym 146567 addressW[12]
.sym 146568 addressW[14]
.sym 146569 addressW[15]
.sym 146571 addressW[11]
.sym 146572 addressW[12]
.sym 146573 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 146574 addressW[8]
.sym 146575 addressW[9]
.sym 146576 addressW[10]
.sym 146577 addressW[13]
.sym 146580 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146581 start_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146582 cpu.regM[15]
.sym 146583 addressW[15]
.sym 146584 cpu.regI[9]
.sym 146585 cpu.regI[12]
.sym 146586 cpu.regM[4]
.sym 146587 addressW[4]
.sym 146588 cpu.regI[9]
.sym 146589 cpu.regI[12]
.sym 146590 addressR[12]
.sym 146594 addressW[14]
.sym 146595 addressW[15]
.sym 146596 addressW[13]
.sym 146597 spi_startC_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 146598 inM[12]
.sym 146599 cpu.state[1]
.sym 146600 cpu.regI[5]
.sym 146601 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146603 cpu.regAn_SB_DFFSR_Q_D
.sym 146604 cpu.regAn_SB_DFFSR_Q_1_D
.sym 146605 rstn
.sym 146608 ram.0.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 146609 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 146611 cpu.regAn_SB_DFFSR_Q_1_D
.sym 146612 cpu.regAn_SB_DFFSR_Q_D
.sym 146613 rstn
.sym 146614 cpu.regI[5]
.sym 146615 addressW[12]
.sym 146616 addressR[12]
.sym 146617 cpu.state[1]
.sym 146618 cpu.regAn_SB_DFFSR_Q_D
.sym 146627 cpu.regI[12]
.sym 146628 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 146629 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 146632 cpu.regAn_SB_DFFSR_Q_D
.sym 146633 ram.0.1.0_RCLKE_SB_LUT4_O_I3
.sym 146634 ram.0.3.0_RDATA
.sym 146635 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 146636 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 146637 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 146638 ram.0.0.0_RDATA
.sym 146639 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 146640 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 146641 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 146642 inM[1]
.sym 146646 ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 146647 ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 146648 ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 146649 ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 146650 ram.0.1.0_RDATA
.sym 146651 ram.0.3.0_RDATA_SB_LUT4_I0_I1
.sym 146652 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 146653 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 146656 cpu.regAn_SB_DFFSR_Q_1_D
.sym 146657 rstn
.sym 146660 ram.0.1.0_RCLKE_SB_LUT4_O_I3
.sym 146661 cpu.regAn_SB_DFFSR_Q_D
.sym 146674 ram.0.2.0_RDATA_1
.sym 146675 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 146676 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 146677 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 146686 inM[0]
.sym 146704 cpu.regAn_SB_DFFSR_Q_6_D
.sym 146705 rstn
.sym 146707 cpu.regI[6]
.sym 146708 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 146709 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 146710 cpu.regI[5]
.sym 146711 addressW[6]
.sym 146712 addressR[6]
.sym 146713 cpu.state[1]
.sym 146718 cpu.regAn_SB_DFFSR_Q_6_D
.sym 146722 inM[6]
.sym 146723 cpu.state[1]
.sym 146724 cpu.regI[5]
.sym 146725 cpu.regAn_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 147462 inM[0]
.sym 147486 inM[1]
.sym 147496 rcv
.sym 147497 inM[11]
.sym 147502 sram_data[15]$SB_IO_IN
.sym 147503 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 147504 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 147505 data_rx[15]
.sym 147510 sram_addr[11]$SB_IO_OUT
.sym 147511 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 147512 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 147513 data_rx[11]
.sym 147514 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 147515 sram_data[0]$SB_IO_IN
.sym 147516 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 147517 sram_addr[0]$SB_IO_OUT
.sym 147524 rcv
.sym 147525 inM[15]
.sym 147528 cpu.regAn_SB_DFFSR_Q_3_D
.sym 147529 rstn
.sym 147535 cpu.regI[9]
.sym 147536 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 147537 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 147538 cpu.regI[5]
.sym 147539 addressW[9]
.sym 147540 addressR[9]
.sym 147541 cpu.state[1]
.sym 147542 cpu.regAn_SB_DFFSR_Q_8_D
.sym 147548 cpu.regAn_SB_DFFSR_Q_8_D
.sym 147549 rstn
.sym 147550 inM[9]
.sym 147551 cpu.state[1]
.sym 147552 cpu.regI[5]
.sym 147553 cpu.regAn_SB_DFFSR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 147554 cpu.regAn_SB_DFFSR_Q_3_D
.sym 147562 spi_ready
.sym 147563 addressR[3]
.sym 147564 addressR[2]
.sym 147565 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 147568 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 147569 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 147576 cpu.state[1]
.sym 147577 cpu.regI[3]
.sym 147578 addressR[2]
.sym 147582 sram_addr[6]$SB_IO_OUT
.sym 147583 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 147584 cpu.inM_SB_LUT4_O_11_I2
.sym 147585 cpu.inM_SB_LUT4_O_11_I3
.sym 147586 cpu.regM[7]
.sym 147587 addressW[7]
.sym 147588 cpu.regI[9]
.sym 147589 cpu.regI[12]
.sym 147594 addressR[13]
.sym 147598 sram_data[11]$SB_IO_IN
.sym 147599 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 147600 cpu.inM_SB_LUT4_O_6_I2
.sym 147601 cpu.inM_SB_LUT4_O_6_I3
.sym 147602 addressR[11]
.sym 147611 addressW[11]
.sym 147612 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 147613 addressW[12]
.sym 147615 addressW[12]
.sym 147616 addressW[11]
.sym 147617 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 147622 inM[11]
.sym 147623 cpu.state[1]
.sym 147624 cpu.regI[5]
.sym 147625 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 147627 ram.0.0.0_WCLKE_SB_LUT4_O_I3
.sym 147628 addressW[11]
.sym 147629 addressW[12]
.sym 147630 cpu.regM[11]
.sym 147631 addressW[11]
.sym 147632 cpu.regI[9]
.sym 147633 cpu.regI[12]
.sym 147634 cpu.regAn_SB_DFFSR_Q_1_D
.sym 147642 cpu.regI[5]
.sym 147643 addressW[11]
.sym 147644 addressR[11]
.sym 147645 cpu.state[1]
.sym 147647 cpu.regI[11]
.sym 147648 cpu.regAn_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 147649 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 147674 ram.0.1.0_RCLKE
.sym 147686 ram.0.1.0_RDATA_1
.sym 147687 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 147688 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 147689 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 147693 ram.5.1.0_RDATA_1
.sym 147694 ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 147695 ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 147696 ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 147697 ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 147698 ram.5.3.0_RDATA_SB_LUT4_I0_O
.sym 147699 cpu.inM_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 147700 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 147701 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147702 ram.0.0.0_RDATA_1
.sym 147703 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 147704 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 147705 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 147710 ram.0.3.0_RDATA_1
.sym 147711 ram.0.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 147712 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 147713 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 147718 ram.5.1.0_RDATA
.sym 147719 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 147720 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 147721 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 147722 inM[11]
.sym 147726 ram.5.3.0_RDATA
.sym 147727 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 147728 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 147729 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 147734 ram.5.0.0_RDATA
.sym 147735 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 147736 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 147737 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 147743 ram.5.1.0_RDATA_SB_LUT4_I0_O
.sym 147744 ram.5.0.0_RDATA_SB_LUT4_I0_O
.sym 147745 ram.5.2.0_RDATA_SB_LUT4_I0_O
.sym 147746 ram.5.2.0_RDATA
.sym 147747 ram.5.3.0_RDATA_SB_LUT4_I0_I1
.sym 147748 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 147749 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 147777 ram.6.3.0_RDATA_1
.sym 148486 inM[3]
.sym 148490 inM[2]
.sym 148518 sram_addr[2]$SB_IO_OUT
.sym 148519 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 148520 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 148521 data_rx[2]
.sym 148523 addressR[3]
.sym 148524 addressR[2]
.sym 148525 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 148527 addressR[1]
.sym 148528 addressR[0]
.sym 148529 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 148535 pc[0]
.sym 148536 addressR[0]
.sym 148537 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 148539 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148540 sram_data[1]$SB_IO_IN
.sym 148541 cpu.inM_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148543 addressR[2]
.sym 148544 addressR[3]
.sym 148545 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 148547 addressR[0]
.sym 148548 addressR[1]
.sym 148549 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 148550 cpu.regI[5]
.sym 148551 inM[4]
.sym 148552 addressR[4]
.sym 148553 cpu.state[1]
.sym 148555 bootn
.sym 148556 sram_data[14]$SB_IO_IN
.sym 148557 cpu.instruction_SB_LUT4_O_8_I3
.sym 148558 data_rx[5]
.sym 148559 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 148560 cpu.inM_SB_LUT4_O_12_I2
.sym 148561 cpu.inM_SB_LUT4_O_12_I3
.sym 148563 sram_data[5]$SB_IO_IN
.sym 148564 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148565 cpu.inM_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 148567 sram_data[3]$SB_IO_IN
.sym 148568 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148569 cpu.inM_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 148570 data_rx[0]
.sym 148571 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 148572 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148573 cpu.inM_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 148574 data_rx[3]
.sym 148575 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 148576 cpu.inM_SB_LUT4_O_14_I2
.sym 148577 cpu.inM_SB_LUT4_O_14_I3
.sym 148578 cpu.inM_SB_LUT4_O_1_I0
.sym 148579 cpu.inM_SB_LUT4_O_1_I1
.sym 148580 cpu.inM_SB_LUT4_O_1_I2
.sym 148581 cpu.inM_SB_LUT4_O_1_I3
.sym 148582 sram_addr[9]$SB_IO_OUT
.sym 148583 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 148584 cpu.inM_SB_LUT4_O_8_I2
.sym 148585 cpu.inM_SB_LUT4_O_8_I3
.sym 148586 cpu.regM[8]
.sym 148587 addressW[8]
.sym 148588 cpu.regI[9]
.sym 148589 cpu.regI[12]
.sym 148590 sram_data[8]$SB_IO_IN
.sym 148591 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148592 cpu.inM_SB_LUT4_O_9_I2
.sym 148593 cpu.inM_SB_LUT4_O_9_I3
.sym 148595 data_rx[8]
.sym 148596 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 148597 cpu.inM_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 148598 addressR[1]
.sym 148602 sram_data[12]$SB_IO_IN
.sym 148603 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148604 cpu.inM_SB_LUT4_O_5_I2
.sym 148605 cpu.inM_SB_LUT4_O_5_I3
.sym 148609 addressW[2]
.sym 148610 sram_addr[13]$SB_IO_OUT
.sym 148611 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_1_O
.sym 148612 cpu.inM_SB_LUT4_O_4_I2
.sym 148613 cpu.inM_SB_LUT4_O_4_I3
.sym 148614 cpu.regM[13]
.sym 148615 addressW[13]
.sym 148616 cpu.regI[9]
.sym 148617 cpu.regI[12]
.sym 148618 ram.1.2.0_RDATA
.sym 148619 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 148620 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 148621 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 148622 sram_data[2]$SB_IO_IN
.sym 148623 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148624 cpu.inM_SB_LUT4_O_15_I2
.sym 148625 cpu.inM_SB_LUT4_O_15_I3
.sym 148627 ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 148628 ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 148629 ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 148634 ram.1.1.0_RDATA
.sym 148635 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 148636 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 148637 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 148638 ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 148639 ram.1.3.0_RDATA_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 148640 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148641 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148642 sram_data[10]$SB_IO_IN
.sym 148643 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 148644 cpu.inM_SB_LUT4_O_7_I2
.sym 148645 cpu.inM_SB_LUT4_O_7_I3
.sym 148646 ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 148647 cpu.inM_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 148648 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148649 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148650 ram.1.3.0_RDATA
.sym 148651 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 148652 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 148653 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 148655 ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 148656 ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 148657 ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 148658 inM[3]
.sym 148662 cpu.regM[12]
.sym 148663 addressW[12]
.sym 148664 cpu.regI[9]
.sym 148665 cpu.regI[12]
.sym 148666 ram.1.2.0_RDATA_1
.sym 148667 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148668 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 148669 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 148670 ram.1.0.0_RDATA
.sym 148671 ram.1.3.0_RDATA_SB_LUT4_I0_I1
.sym 148672 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 148673 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 148674 ram.1.1.0_RDATA_1
.sym 148675 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148676 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 148677 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 148678 inM[2]
.sym 148682 inM[13]
.sym 148690 ram.1.3.0_RDATA_1
.sym 148691 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148692 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 148693 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 148698 ram.0.0.0_RCLKE
.sym 148704 ram.0.3.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 148705 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148706 ram.1.0.0_RDATA_1
.sym 148707 ram.1.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148708 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 148709 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 148710 ram.6.2.0_RDATA
.sym 148711 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 148712 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 148713 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 148714 ram.6.3.0_RDATA_SB_LUT4_I0_O
.sym 148715 cpu.inM_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 148716 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148717 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148719 ram.6.1.0_RDATA_SB_LUT4_I0_O
.sym 148720 ram.6.0.0_RDATA_SB_LUT4_I0_O
.sym 148721 ram.6.2.0_RDATA_SB_LUT4_I0_O
.sym 148722 ram.6.3.0_RDATA_1_SB_LUT4_I0_O
.sym 148723 cpu.inM_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 148724 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148725 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148726 ram.6.1.0_RDATA
.sym 148727 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 148728 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 148729 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 148730 ram.5.3.0_RDATA_1_SB_LUT4_I0_O
.sym 148731 cpu.inM_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 148732 cpu.inM_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148733 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148734 ram.6.0.0_RDATA
.sym 148735 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 148736 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 148737 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 148738 ram.6.3.0_RDATA
.sym 148739 ram.6.3.0_RDATA_SB_LUT4_I0_I1
.sym 148740 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 148741 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 148742 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148743 ram.5.1.0_RDATA_1
.sym 148744 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 148745 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 148746 ram.5.0.0_RDATA_1
.sym 148747 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148748 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 148749 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 148750 ram.5.3.0_RDATA_1
.sym 148751 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148752 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 148753 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 148754 ram.6.1.0_RDATA_1
.sym 148755 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148756 ram.0.1.0_WCLKE_SB_DFFSR_D_Q
.sym 148757 ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 148758 ram.6.0.0_RDATA_1
.sym 148759 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148760 ram.0.0.0_WCLKE_SB_DFFSR_D_Q
.sym 148761 ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 148763 ram.5.1.0_RDATA_1_SB_LUT4_I1_O
.sym 148764 ram.5.0.0_RDATA_1_SB_LUT4_I0_O
.sym 148765 ram.5.2.0_RDATA_1_SB_LUT4_I0_O
.sym 148767 ram.6.1.0_RDATA_1_SB_LUT4_I0_O
.sym 148768 ram.6.0.0_RDATA_1_SB_LUT4_I0_O
.sym 148769 ram.6.2.0_RDATA_1_SB_LUT4_I0_O
.sym 148770 ram.6.3.0_RDATA_1
.sym 148771 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148772 ram.0.3.0_WCLKE_SB_DFFSR_D_Q
.sym 148773 ram.0.3.0_RDATA_SB_LUT4_I0_I3
.sym 148786 ram.6.2.0_RDATA_1
.sym 148787 ram.6.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148788 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 148789 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 148790 inM[12]
.sym 148794 ram.5.2.0_RDATA_1
.sym 148795 ram.5.3.0_RDATA_1_SB_LUT4_I0_I1
.sym 148796 ram.0.2.0_WCLKE_SB_DFFSR_D_Q
.sym 148797 ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 148798 inM[10]
.sym 149510 inM[5]
.sym 149517 rstn
.sym 149526 inM[4]
.sym 149530 inM[7]
.sym 149537 bootn
.sym 149543 inM[2]
.sym 149544 new_data_rx[2]
.sym 149545 rcv
.sym 149554 sram_data[9]$SB_IO_IN
.sym 149555 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 149556 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 149557 data_rx[9]
.sym 149559 inM[5]
.sym 149560 new_data_rx[5]
.sym 149561 rcv
.sym 149564 rcv
.sym 149565 inM[9]
.sym 149567 inM[3]
.sym 149568 new_data_rx[3]
.sym 149569 rcv
.sym 149575 cpu.inM_SB_LUT4_O_1_I0
.sym 149576 addressR[0]
.sym 149577 addressR[1]
.sym 149578 cpu.regI[5]
.sym 149579 cpu.state[1]
.sym 149580 addressW[4]
.sym 149581 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149584 rcv
.sym 149585 inM[8]
.sym 149587 cpu.state[1]
.sym 149588 cpu.regI[4]
.sym 149589 rstn
.sym 149591 inM[0]
.sym 149592 new_data_rx[0]
.sym 149593 rcv
.sym 149595 cpu.regI[4]
.sym 149596 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 149597 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 149600 rcv
.sym 149601 inM[13]
.sym 149602 sram_data[13]$SB_IO_IN
.sym 149603 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 149604 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 149605 data_rx[13]
.sym 149610 cpu.regI[5]
.sym 149611 addressW[3]
.sym 149612 addressR[3]
.sym 149613 cpu.state[1]
.sym 149614 cpu.regM[0]
.sym 149615 addressW[0]
.sym 149616 cpu.regI[9]
.sym 149617 cpu.regI[12]
.sym 149618 cpu.regAn_SB_DFFSR_Q_9_D
.sym 149623 cpu.regI[3]
.sym 149624 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 149625 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 149626 inM[3]
.sym 149627 cpu.state[1]
.sym 149628 cpu.regI[5]
.sym 149629 cpu.regAn_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149632 cpu.regAn_SB_DFFSR_Q_9_D
.sym 149633 rstn
.sym 149634 ready
.sym 149635 addressR[3]
.sym 149636 addressR[0]
.sym 149637 addressR[1]
.sym 149642 inM[13]
.sym 149643 addressW[13]
.sym 149644 cpu.state[1]
.sym 149645 cpu.regI[5]
.sym 149646 cpu.regI[5]
.sym 149647 cpu.state[1]
.sym 149648 addressW[2]
.sym 149649 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149650 cpu.regI[5]
.sym 149651 inM[2]
.sym 149652 addressR[2]
.sym 149653 cpu.state[1]
.sym 149655 cpu.regI[2]
.sym 149656 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 149657 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 149660 cpu.regAn_SB_DFFSR_Q_10_D
.sym 149661 rstn
.sym 149662 cpu.regM[5]
.sym 149663 addressW[5]
.sym 149664 cpu.regI[9]
.sym 149665 cpu.regI[12]
.sym 149666 cpu.regAn_SB_DFFSR_Q_10_D
.sym 149670 inM[1]
.sym 149671 cpu.state[1]
.sym 149672 cpu.regI[5]
.sym 149673 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149674 cpu.regI[5]
.sym 149675 addressW[1]
.sym 149676 addressR[1]
.sym 149677 cpu.state[1]
.sym 149680 cpu.ALU.yn_SB_LUT4_O_13_I2
.sym 149681 cpu.regI[8]
.sym 149683 cpu.regI[1]
.sym 149684 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 149685 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 149688 cpu.regAn_SB_DFFSR_Q_11_D
.sym 149689 rstn
.sym 149694 cpu.regAn_SB_DFFSR_Q_11_D
.sym 149698 cpu.regM[2]
.sym 149699 addressW[2]
.sym 149700 cpu.regI[9]
.sym 149701 cpu.regI[12]
.sym 149708 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 149709 cpu.regI[6]
.sym 149717 ram.6.3.0_RDATA
.sym 149720 cpu.ALU.yn_SB_LUT4_O_15_I2
.sym 149721 cpu.regI[8]
.sym 149732 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 149733 cpu.regI[8]
.sym 149736 cpu.ALU.out_SB_LUT4_O_2_I2
.sym 149737 cpu.regI[6]
.sym 149740 cpu.ALU.out_SB_LUT4_O_3_I2
.sym 149741 cpu.regI[6]
.sym 149744 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 149745 cpu.regI[8]
.sym 149750 cpu.regI[6]
.sym 149751 cpu.ALU.out_SB_LUT4_O_4_I2
.sym 149752 cpu.ALU.out_SB_LUT4_O_3_I2
.sym 149753 cpu.ALU.out_SB_LUT4_O_2_I2
.sym 149756 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 149757 cpu.regI[8]
.sym 149760 cpu.ALU.out_SB_LUT4_O_4_I2
.sym 149761 cpu.regI[6]
.sym 149762 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 149763 cpu.ALU.yn_SB_LUT4_O_3_I2
.sym 149764 cpu.regI[8]
.sym 149765 cpu.ALU.out_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 149770 cpu.regAn_SB_DFFSR_Q_2_D
.sym 149777 ram.6.1.0_RDATA
.sym 149784 cpu.regAn_SB_DFFSR_Q_2_D
.sym 149785 rstn
.sym 149786 inM[10]
.sym 149787 cpu.state[1]
.sym 149788 cpu.regI[5]
.sym 149789 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149791 cpu.regI[10]
.sym 149792 cpu.regAn_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 149793 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 149794 cpu.regI[5]
.sym 149795 addressW[10]
.sym 149796 addressR[10]
.sym 149797 cpu.state[1]
.sym 149809 ram.5.3.0_RDATA_1
.sym 150543 sram_data[9]$SB_IO_IN
.sym 150544 bootn
.sym 150545 cpu.instruction_SB_LUT4_O_1_I3
.sym 150556 cpu.inM_SB_LUT4_O_I2
.sym 150557 cpu.inM_SB_LUT4_O_I3
.sym 150574 uart_rx.shifter[3]
.sym 150578 uart_rx.shifter[4]
.sym 150582 uart_rx.shifter[6]
.sym 150590 led[1]$SB_IO_OUT
.sym 150591 addressR[0]
.sym 150592 but_SB_LUT4_I1_O
.sym 150593 cpu.inM_SB_LUT4_O_1_I0
.sym 150594 uart_rx.shifter[5]
.sym 150598 uart_rx.shifter[7]
.sym 150604 uart_rx.load
.sym 150605 rstn
.sym 150609 cpu.regI[4]
.sym 150613 uart_rx.load_SB_LUT4_I2_O
.sym 150614 uart_rx.shifter[8]
.sym 150618 uart_rx.shifter[2]
.sym 150622 uart_rx.shifter[1]
.sym 150634 sram_data[6]$SB_IO_IN
.sym 150635 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 150636 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 150637 data_rx[6]
.sym 150638 sram_data[7]$SB_IO_IN
.sym 150639 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 150640 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 150641 data_rx[7]
.sym 150646 sram_data[4]$SB_IO_IN
.sym 150647 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 150648 cpu.inM_SB_LUT4_O_1_I0_SB_LUT4_I1_O
.sym 150649 data_rx[4]
.sym 150651 inM[4]
.sym 150652 new_data_rx[4]
.sym 150653 rcv
.sym 150655 inM[6]
.sym 150656 new_data_rx[6]
.sym 150657 rcv
.sym 150662 cpu.regM[1]
.sym 150663 addressW[1]
.sym 150664 cpu.regI[9]
.sym 150665 cpu.regI[12]
.sym 150666 cpu.regM[6]
.sym 150667 addressW[6]
.sym 150668 cpu.regI[9]
.sym 150669 cpu.regI[12]
.sym 150670 cpu.regM[10]
.sym 150671 addressW[10]
.sym 150672 cpu.regI[9]
.sym 150673 cpu.regI[12]
.sym 150679 cpu.regAn_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 150680 cpu.regI[13]
.sym 150681 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 150684 cpu.ALU.yn_SB_LUT4_O_12_I2
.sym 150685 cpu.regI[8]
.sym 150686 cpu.regM[3]
.sym 150687 addressW[3]
.sym 150688 cpu.regI[9]
.sym 150689 cpu.regI[12]
.sym 150693 cpu.regI[12]
.sym 150699 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 150700 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_I1_O
.sym 150701 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 150704 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 150705 cpu.regI[8]
.sym 150706 cpu.regI[11]
.sym 150707 cpu.regD[3]
.sym 150708 cpu.regI[7]
.sym 150709 cpu.regI[10]
.sym 150712 cpu.ALU.yn_SB_LUT4_O_14_I2
.sym 150713 cpu.regI[8]
.sym 150714 cpu.regM[9]
.sym 150715 addressW[9]
.sym 150716 cpu.regI[9]
.sym 150717 cpu.regI[12]
.sym 150719 cpu.regI[11]
.sym 150720 cpu.regD[3]
.sym 150721 cpu.regI[10]
.sym 150722 inM[3]
.sym 150728 cpu.ALU.out_SB_LUT4_O_6_I2
.sym 150729 cpu.regI[6]
.sym 150732 cpu.ALU.out_SB_LUT4_O_12_I2
.sym 150733 cpu.regI[6]
.sym 150736 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 150737 cpu.regI[8]
.sym 150739 cpu.regI[6]
.sym 150740 cpu.ALU.out_SB_LUT4_O_6_I2
.sym 150741 cpu.ALU.out_SB_LUT4_O_5_I2
.sym 150744 cpu.ALU.out_SB_LUT4_O_11_I2
.sym 150745 cpu.regI[6]
.sym 150746 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 150747 cpu.ALU.yn_SB_LUT4_O_11_I2
.sym 150748 cpu.regI[8]
.sym 150749 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 150750 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 150751 cpu.ALU.yn_SB_LUT4_O_10_I2
.sym 150752 cpu.regI[8]
.sym 150753 cpu.ALU.out_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 150755 cpu.ALU.out_SB_LUT4_O_12_I2
.sym 150756 cpu.ALU.out_SB_LUT4_O_11_I2
.sym 150757 cpu.regI[6]
.sym 150760 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 150761 cpu.regI[8]
.sym 150762 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 150763 cpu.ALU.yn_SB_LUT4_O_5_I2
.sym 150764 cpu.regI[8]
.sym 150765 cpu.ALU.out_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 150768 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 150769 cpu.regI[8]
.sym 150772 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 150773 cpu.regI[8]
.sym 150774 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 150775 cpu.ALU.yn_SB_LUT4_O_4_I2
.sym 150776 cpu.regI[8]
.sym 150777 cpu.ALU.out_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 150778 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 150779 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 150780 cpu.regI[8]
.sym 150781 cpu.ALU.out_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 150784 cpu.ALU.yn_SB_LUT4_O_6_I2
.sym 150785 cpu.regI[8]
.sym 150786 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 150787 cpu.ALU.yn_SB_LUT4_O_7_I2
.sym 150788 cpu.regI[8]
.sym 150789 cpu.ALU.out_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 150790 inM[2]
.sym 150794 inM[12]
.sym 150798 inM[8]
.sym 150802 cpu.regI[11]
.sym 150803 cpu.regD[9]
.sym 150804 cpu.regI[7]
.sym 150805 cpu.regI[10]
.sym 150806 cpu.regI[11]
.sym 150807 cpu.regD[12]
.sym 150808 cpu.regI[7]
.sym 150809 cpu.regI[10]
.sym 150810 cpu.regI[11]
.sym 150811 cpu.regD[8]
.sym 150812 cpu.regI[7]
.sym 150813 cpu.regI[10]
.sym 150815 cpu.regI[11]
.sym 150816 cpu.regD[8]
.sym 150817 cpu.regI[10]
.sym 150818 cpu.regI[11]
.sym 150819 cpu.regD[2]
.sym 150820 cpu.regI[7]
.sym 150821 cpu.regI[10]
.sym 151562 inM[6]
.sym 151570 inM[8]
.sym 151582 inM[9]
.sym 151590 uart_rx.shifter[7]
.sym 151598 uart_rx.shifter[4]
.sym 151602 uart_rx.shifter[6]
.sym 151606 uart_rx.shifter[3]
.sym 151614 uart_rx.shifter[5]
.sym 151626 uart_rx.shifter[8]
.sym 151630 uart_rx.shifter[2]
.sym 151654 cpu.instruction_SB_LUT4_O_2_I0
.sym 151655 cpu.instruction_SB_LUT4_O_2_I1
.sym 151656 sram_data[7]$SB_IO_IN
.sym 151657 bootn
.sym 151667 sram_data[12]$SB_IO_IN
.sym 151668 cpu.instruction_SB_LUT4_O_10_I2
.sym 151669 bootn
.sym 151681 new_data_rx[7]
.sym 151683 cpu.instruction_SB_LUT4_O_3_I1
.sym 151684 sram_data[4]$SB_IO_IN
.sym 151685 bootn
.sym 151697 cpu.regI[10]
.sym 151702 addressR[1]
.sym 151703 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 151704 pc[1]
.sym 151705 pc[0]
.sym 151706 cpu.regI[11]
.sym 151707 cpu.regD[15]
.sym 151708 cpu.regI[7]
.sym 151709 cpu.regI[10]
.sym 151711 cpu.regI[11]
.sym 151712 cpu.regD[15]
.sym 151713 cpu.regI[10]
.sym 151720 cpu.ALU.yn_SB_LUT4_O_I2
.sym 151721 cpu.regI[8]
.sym 151723 cpu.regI[11]
.sym 151724 cpu.regD[5]
.sym 151725 cpu.regI[10]
.sym 151726 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 151727 cpu.ALU.yn_SB_LUT4_O_I2
.sym 151728 cpu.regI[8]
.sym 151729 cpu.ALU.ng_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 151732 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 151733 cpu.regI[8]
.sym 151735 cpu.regI[11]
.sym 151736 cpu.regD[1]
.sym 151737 cpu.regI[10]
.sym 151738 inM[5]
.sym 151742 inM[1]
.sym 151748 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 151749 cpu.regI[8]
.sym 151751 cpu.ALU.yn[0]
.sym 151752 cpu.ALU.xn[0]
.sym 151754 cpu.regI[7]
.sym 151755 cpu.ALU.yn[1]
.sym 151756 cpu.ALU.xn[1]
.sym 151757 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1]
.sym 151758 cpu.regI[7]
.sym 151759 cpu.ALU.yn[2]
.sym 151760 cpu.ALU.xn[2]
.sym 151761 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]
.sym 151762 cpu.regI[7]
.sym 151763 cpu.ALU.yn[3]
.sym 151764 cpu.ALU.xn[3]
.sym 151765 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]
.sym 151766 cpu.regI[7]
.sym 151767 cpu.ALU.yn[4]
.sym 151768 cpu.ALU.xn[4]
.sym 151769 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[4]
.sym 151770 cpu.regI[7]
.sym 151771 cpu.ALU.yn[5]
.sym 151772 cpu.ALU.xn[5]
.sym 151773 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[5]
.sym 151774 cpu.regI[7]
.sym 151775 cpu.ALU.yn[6]
.sym 151776 cpu.ALU.xn[6]
.sym 151777 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[6]
.sym 151778 cpu.regI[7]
.sym 151779 cpu.ALU.yn[7]
.sym 151780 cpu.ALU.xn[7]
.sym 151781 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[7]
.sym 151782 cpu.regI[7]
.sym 151783 cpu.ALU.yn[8]
.sym 151784 cpu.ALU.xn[8]
.sym 151785 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[8]
.sym 151786 cpu.regI[7]
.sym 151787 cpu.ALU.yn[9]
.sym 151788 cpu.ALU.xn[9]
.sym 151789 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[9]
.sym 151790 cpu.regI[7]
.sym 151791 cpu.ALU.yn[10]
.sym 151792 cpu.ALU.xn[10]
.sym 151793 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[10]
.sym 151794 cpu.regI[7]
.sym 151795 cpu.ALU.yn[11]
.sym 151796 cpu.ALU.xn[11]
.sym 151797 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[11]
.sym 151798 cpu.regI[7]
.sym 151799 cpu.ALU.yn[12]
.sym 151800 cpu.ALU.xn[12]
.sym 151801 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[12]
.sym 151802 cpu.regI[7]
.sym 151803 cpu.ALU.yn[13]
.sym 151804 cpu.ALU.xn[13]
.sym 151805 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[13]
.sym 151806 cpu.regI[7]
.sym 151807 cpu.ALU.yn[14]
.sym 151808 cpu.ALU.xn[14]
.sym 151809 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[14]
.sym 151810 cpu.regI[7]
.sym 151811 cpu.ALU.yn[15]
.sym 151812 cpu.ALU.xn[15]
.sym 151813 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_O_I3[15]
.sym 151814 cpu.regI[11]
.sym 151815 cpu.regD[11]
.sym 151816 cpu.regI[7]
.sym 151817 cpu.regI[10]
.sym 151819 cpu.regI[11]
.sym 151820 cpu.regD[11]
.sym 151821 cpu.regI[10]
.sym 151822 inM[11]
.sym 151827 cpu.regI[11]
.sym 151828 cpu.regD[9]
.sym 151829 cpu.regI[10]
.sym 151835 cpu.regI[11]
.sym 151836 cpu.regD[2]
.sym 151837 cpu.regI[10]
.sym 151839 cpu.regI[11]
.sym 151840 cpu.regD[12]
.sym 151841 cpu.regI[10]
.sym 151842 inM[9]
.sym 152590 pc[3]
.sym 152591 pc[5]
.sym 152592 pc[4]
.sym 152593 pc[2]
.sym 152594 inM[14]
.sym 152618 data_rx[1]
.sym 152619 but[1]$SB_IO_IN
.sym 152620 addressR[0]
.sym 152621 addressR[1]
.sym 152622 inM[0]
.sym 152638 inM[1]
.sym 152642 led[0]$SB_IO_OUT
.sym 152643 but[0]$SB_IO_IN
.sym 152644 addressR[1]
.sym 152645 addressR[0]
.sym 152648 pc[0]
.sym 152649 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 152650 pc[4]
.sym 152651 pc[3]
.sym 152652 pc[2]
.sym 152653 pc[5]
.sym 152654 pc[4]
.sym 152655 pc[0]
.sym 152656 pc[5]
.sym 152657 pc[3]
.sym 152667 inM[1]
.sym 152668 new_data_rx[1]
.sym 152669 rcv
.sym 152670 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 152671 pc[0]
.sym 152672 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 152673 pc[1]
.sym 152678 inM[0]
.sym 152679 cpu.state[1]
.sym 152680 cpu.regI[5]
.sym 152681 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 152683 cpu.regI[0]
.sym 152684 cpu.regAn_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 152685 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 152687 inM[7]
.sym 152688 new_data_rx[7]
.sym 152689 rcv
.sym 152690 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 152691 pc[0]
.sym 152692 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 152693 pc[1]
.sym 152700 cpu.regAn_SB_DFFSR_Q_12_D
.sym 152701 rstn
.sym 152706 cpu.regI[5]
.sym 152707 addressW[0]
.sym 152708 addressR[0]
.sym 152709 cpu.state[1]
.sym 152719 sram_data[8]$SB_IO_IN
.sym 152720 cpu.instruction_SB_LUT4_O_13_I2
.sym 152721 bootn
.sym 152722 cpu.instruction_SB_LUT4_O_5_I0
.sym 152723 cpu.instruction_SB_LUT4_O_5_I1
.sym 152724 sram_data[2]$SB_IO_IN
.sym 152725 bootn
.sym 152727 sram_data[10]$SB_IO_IN
.sym 152728 bootn
.sym 152729 cpu.instruction_SB_LUT4_O_12_I3
.sym 152742 cpu.lt
.sym 152746 cpu.regI[6]
.sym 152747 cpu.ALU.out_SB_LUT4_O_1_I2
.sym 152748 cpu.ALU.out_SB_LUT4_O_I2
.sym 152749 cpu.ALU.ng_SB_LUT4_O_I2
.sym 152752 cpu.ALU.out_SB_LUT4_O_I2
.sym 152753 cpu.regI[6]
.sym 152756 cpu.ALU.ng_SB_LUT4_O_I2
.sym 152757 cpu.regI[6]
.sym 152760 cpu.ALU.out_SB_LUT4_O_1_I2
.sym 152761 cpu.regI[6]
.sym 152763 cpu.regI[11]
.sym 152764 cpu.regD[0]
.sym 152765 cpu.regI[10]
.sym 152766 cpu.regI[11]
.sym 152767 cpu.regD[13]
.sym 152768 cpu.regI[7]
.sym 152769 cpu.regI[10]
.sym 152770 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 152771 cpu.ALU.yn_SB_LUT4_O_2_I2
.sym 152772 cpu.regI[8]
.sym 152773 cpu.ALU.out_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 152774 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 152775 cpu.ALU.yn_SB_LUT4_O_8_I2
.sym 152776 cpu.regI[8]
.sym 152777 cpu.ALU.out_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 152778 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 152779 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 152780 cpu.regI[6]
.sym 152781 cpu.ALU.out_SB_LUT4_O_12_I2_SB_LUT4_I1_O
.sym 152783 cpu.regI[11]
.sym 152784 cpu.regD[6]
.sym 152785 cpu.regI[10]
.sym 152786 cpu.regI[11]
.sym 152787 cpu.regD[6]
.sym 152788 cpu.regI[7]
.sym 152789 cpu.regI[10]
.sym 152790 inM[6]
.sym 152795 cpu.regI[11]
.sym 152796 cpu.regD[7]
.sym 152797 cpu.regI[10]
.sym 152798 cpu.regI[7]
.sym 152799 cpu.ALU.yn[0]
.sym 152800 cpu.ALU.xn[0]
.sym 152802 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 152803 cpu.ALU.yn_SB_LUT4_O_9_I2
.sym 152804 cpu.regI[8]
.sym 152805 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 152806 inM[14]
.sym 152810 cpu.regI[11]
.sym 152811 cpu.regD[14]
.sym 152812 cpu.regI[7]
.sym 152813 cpu.regI[10]
.sym 152814 inM[7]
.sym 152818 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 152819 cpu.ALU.yn_SB_LUT4_O_1_I2
.sym 152820 cpu.regI[8]
.sym 152821 cpu.ALU.out_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 152822 cpu.regI[11]
.sym 152823 cpu.regD[7]
.sym 152824 cpu.regI[7]
.sym 152825 cpu.regI[10]
.sym 152827 cpu.regI[11]
.sym 152828 cpu.regD[10]
.sym 152829 cpu.regI[10]
.sym 152830 cpu.regI[11]
.sym 152831 cpu.regD[10]
.sym 152832 cpu.regI[7]
.sym 152833 cpu.regI[10]
.sym 152835 cpu.regI[11]
.sym 152836 cpu.regD[14]
.sym 152837 cpu.regI[10]
.sym 152843 cpu.regAn_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 152844 cpu.state[1]
.sym 152845 rstn
.sym 152856 cpu.ALU.out_SB_LUT4_O_13_I2
.sym 152857 cpu.regI[6]
.sym 153606 inM[11]
.sym 153610 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153611 pc[0]
.sym 153612 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 153613 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 153614 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153615 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 153616 pc[0]
.sym 153617 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 153618 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 153619 pc[0]
.sym 153620 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 153621 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 153622 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 153623 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 153624 pc[1]
.sym 153625 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 153626 inM[15]
.sym 153630 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 153631 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153632 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 153633 pc[1]
.sym 153634 inM[10]
.sym 153638 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 153639 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 153640 pc[1]
.sym 153641 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 153642 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153643 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 153644 pc[0]
.sym 153645 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 153646 cpu.instruction_SB_LUT4_O_6_I0
.sym 153647 cpu.instruction_SB_LUT4_O_6_I1
.sym 153648 sram_data[0]$SB_IO_IN
.sym 153649 bootn
.sym 153650 addressR[0]
.sym 153655 pc[0]
.sym 153656 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 153657 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 153658 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 153659 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 153660 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 153661 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 153662 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 153663 pc[0]
.sym 153664 pc[1]
.sym 153665 bootn
.sym 153666 cpu.instruction_SB_LUT4_O_I0
.sym 153667 cpu.instruction_SB_LUT4_O_I1
.sym 153668 sram_data[1]$SB_IO_IN
.sym 153669 bootn
.sym 153671 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 153672 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 153673 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 153674 cpu.instruction_SB_LUT4_O_14_I0
.sym 153675 cpu.instruction_SB_LUT4_O_14_I1
.sym 153676 sram_data[6]$SB_IO_IN
.sym 153677 bootn
.sym 153678 cpu.instruction_SB_LUT4_O_4_I0
.sym 153679 cpu.instruction_SB_LUT4_O_4_I1
.sym 153680 sram_data[3]$SB_IO_IN
.sym 153681 bootn
.sym 153682 sram_data[5]$SB_IO_IN
.sym 153683 bootn
.sym 153684 cpu.instruction_SB_LUT4_O_15_I2
.sym 153685 cpu.instruction_SB_LUT4_O_15_I3
.sym 153686 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 153687 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 153688 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 153689 cpu.instruction_SB_LUT4_O_15_I3
.sym 153690 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 153691 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 153692 pc[1]
.sym 153693 cpu.instruction_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 153694 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 153695 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 153696 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 153697 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 153698 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 153699 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 153700 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 153701 pc[1]
.sym 153703 pc[1]
.sym 153704 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 153705 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 153706 cpu.instruction_SB_LUT4_O_14_I1
.sym 153707 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 153708 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 153709 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 153710 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 153711 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 153712 cpu.instruction_SB_LUT4_O_11_I3
.sym 153713 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 153714 pc[0]
.sym 153715 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153716 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 153717 pc[1]
.sym 153718 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 153719 pc[1]
.sym 153720 pc[0]
.sym 153721 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153722 pc[1]
.sym 153723 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 153724 cpu.instruction_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 153725 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 153726 cpu.regAn_SB_DFFSR_Q_12_D
.sym 153730 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153731 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 153732 pc[1]
.sym 153733 pc[0]
.sym 153734 inM[15]
.sym 153766 inM[13]
.sym 153770 inM[0]
.sym 153776 cpu.lt
.sym 153777 cpu.regI[2]
.sym 153778 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_O
.sym 153779 cpu.ALU.ng_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 153780 cpu.ALU.ng_SB_LUT4_I2_O
.sym 153781 cpu.state[1]
.sym 153786 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 153787 cpu.ALU.out_SB_LUT4_O_14_I2_SB_LUT4_I0_O
.sym 153788 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 153789 cpu.regI[1]
.sym 153792 cpu.lt
.sym 153793 cpu.regI[0]
.sym 153794 cpu.ALU.out_SB_LUT4_O_9_I2_SB_LUT4_I1_O
.sym 153795 cpu.ALU.out_SB_LUT4_O_14_I2_SB_LUT4_I0_O
.sym 153796 cpu.ALU.ng_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 153797 cpu.ALU.ng_SB_LUT4_I2_1_O
.sym 153800 cpu.ALU.out_SB_LUT4_O_14_I2
.sym 153801 cpu.regI[6]
.sym 153804 cpu.ALU.out_SB_LUT4_O_8_I2
.sym 153805 cpu.regI[6]
.sym 153808 cpu.ALU.out_SB_LUT4_O_7_I2
.sym 153809 cpu.regI[6]
.sym 153812 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 153813 cpu.regI[6]
.sym 153815 cpu.ALU.out_SB_LUT4_O_8_I2
.sym 153816 cpu.ALU.out_SB_LUT4_O_7_I2
.sym 153817 cpu.regI[6]
.sym 153818 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 153819 cpu.ALU.out_SB_LUT4_O_9_I2
.sym 153820 cpu.regI[6]
.sym 153821 cpu.ALU.out_SB_LUT4_O_8_I2_SB_LUT4_I1_O
.sym 153824 cpu.ALU.out_SB_LUT4_O_10_I2
.sym 153825 cpu.regI[6]
.sym 153827 cpu.regI[11]
.sym 153828 cpu.regD[4]
.sym 153829 cpu.regI[10]
.sym 153831 cpu.regI[11]
.sym 153832 cpu.regD[13]
.sym 153833 cpu.regI[10]
.sym 153846 inM[10]
.sym 153870 inM[6]
.sym 153890 inM[7]
.sym 153896 uart_tx.data_r[7]
.sym 153897 uart_tx.load
.sym 153915 uart_tx.shifter[9]
.sym 153916 uart_tx.data_r[6]
.sym 153917 uart_tx.load
.sym 154631 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 154632 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 154633 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 154635 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 154636 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 154637 bootn
.sym 154638 inM[12]
.sym 154642 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154643 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 154644 pc[0]
.sym 154645 pc[1]
.sym 154648 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 154649 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 154650 pc[3]
.sym 154651 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 154652 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 154653 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 154654 pc[3]
.sym 154655 pc[0]
.sym 154656 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 154657 pc[2]
.sym 154658 inM[13]
.sym 154662 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 154663 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 154664 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 154665 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 154666 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 154667 cpu.instruction_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 154668 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 154669 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 154671 pc[0]
.sym 154672 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154673 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 154675 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 154676 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 154677 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 154678 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 154679 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 154680 pc[0]
.sym 154681 pc[1]
.sym 154684 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 154685 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 154688 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 154689 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154691 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 154692 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 154693 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 154694 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154695 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 154696 pc[0]
.sym 154697 pc[1]
.sym 154699 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154700 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 154701 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 154703 bootn
.sym 154704 sram_data[15]$SB_IO_IN
.sym 154705 cpu.instruction_SB_LUT4_O_8_I3
.sym 154706 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154707 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154708 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 154709 pc[0]
.sym 154710 pc[1]
.sym 154711 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 154712 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 154713 cpu.instruction_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 154714 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 154715 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154716 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 154717 cpu.instruction_SB_LUT4_O_14_I0_SB_LUT4_O_I2
.sym 154719 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 154720 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 154721 bootn
.sym 154722 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0
.sym 154723 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 154724 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 154725 bootn
.sym 154727 pc[0]
.sym 154728 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 154729 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 154731 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 154732 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 154733 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 154734 pc[0]
.sym 154735 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 154736 pc[1]
.sym 154737 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 154738 sram_data[11]$SB_IO_IN
.sym 154739 bootn
.sym 154740 cpu.instruction_SB_LUT4_O_11_I2
.sym 154741 cpu.instruction_SB_LUT4_O_11_I3
.sym 154742 pc[1]
.sym 154743 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 154744 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 154745 pc[0]
.sym 154746 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 154747 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 154748 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 154749 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 154750 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 154751 cpu.instruction_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 154752 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 154753 pc[1]
.sym 154756 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 154757 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 154774 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 154775 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154776 cpu.instruction_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 154777 bootn
.sym 154779 rstn
.sym 154780 cpu.regI[15]
.sym 154781 cpu.state[2]
.sym 154788 cpu.regI[15]
.sym 154789 cpu.state[2]
.sym 154807 uart_tx.shifter[3]
.sym 154808 uart_tx.data_r[0]
.sym 154809 uart_tx.load
.sym 154830 inM[0]
.sym 154852 start
.sym 154853 ready
.sym 154865 start_SB_LUT4_I2_O
.sym 154875 uart_tx.shifter[6]
.sym 154876 uart_tx.data_r[3]
.sym 154877 uart_tx.load
.sym 154879 uart_tx.shifter[4]
.sym 154880 uart_tx.data_r[1]
.sym 154881 uart_tx.load
.sym 154883 uart_tx.shifter[5]
.sym 154884 uart_tx.data_r[2]
.sym 154885 uart_tx.load
.sym 154890 inM[3]
.sym 154894 inM[2]
.sym 154902 inM[1]
.sym 154906 inM[4]
.sym 154935 uart_tx.shifter[7]
.sym 154936 uart_tx.data_r[4]
.sym 154937 uart_tx.load
.sym 154947 uart_tx.shifter[8]
.sym 154948 uart_tx.data_r[5]
.sym 154949 uart_tx.load
.sym 154950 inM[5]
.sym 155655 pc[2]
.sym 155656 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 155657 pc[3]
.sym 155658 pc[5]
.sym 155659 pc[2]
.sym 155660 pc[3]
.sym 155661 pc[4]
.sym 155664 pc[0]
.sym 155665 pc[1]
.sym 155666 pc[1]
.sym 155667 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155668 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 155669 pc[0]
.sym 155670 pc[2]
.sym 155671 pc[5]
.sym 155672 pc[3]
.sym 155673 pc[4]
.sym 155674 pc[4]
.sym 155675 pc[2]
.sym 155676 pc[3]
.sym 155677 pc[5]
.sym 155680 pc[4]
.sym 155681 pc[5]
.sym 155683 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 155684 pc[2]
.sym 155685 pc[3]
.sym 155687 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155688 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 155689 pc[1]
.sym 155691 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 155692 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 155693 cpu.instruction_SB_LUT4_O_6_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155695 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155696 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 155697 pc[0]
.sym 155698 pc[3]
.sym 155699 pc[2]
.sym 155700 cpu.instruction_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 155701 pc[0]
.sym 155702 cpu.instruction_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 155703 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155704 pc[1]
.sym 155705 cpu.instruction_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 155706 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 155707 pc[1]
.sym 155708 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 155709 pc[0]
.sym 155712 pc[0]
.sym 155713 pc[1]
.sym 155715 pc[0]
.sym 155716 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155717 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.sym 155718 cpu.instruction_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 155719 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155720 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 155721 cpu.instruction_SB_LUT4_O_8_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155722 sram_data[13]$SB_IO_IN
.sym 155723 bootn
.sym 155724 cpu.instruction_SB_LUT4_O_9_I2
.sym 155725 cpu.instruction_SB_LUT4_O_9_I3
.sym 155726 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 155727 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 155728 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 155729 cpu.instruction_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 155730 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 155731 pc[1]
.sym 155732 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 155733 pc[0]
.sym 155734 pc[0]
.sym 155735 pc[4]
.sym 155736 pc[5]
.sym 155737 pc[3]
.sym 155740 cpu.instruction_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 155741 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155743 pc[0]
.sym 155744 cpu.instruction_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 155745 cpu.instruction_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 155748 pc[0]
.sym 155749 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 155752 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155753 pc[4]
.sym 155755 pc[4]
.sym 155756 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155757 pc[5]
.sym 155758 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155759 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155760 cpu.instruction_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 155761 pc[0]
.sym 155763 pc[0]
.sym 155764 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155765 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 155767 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155768 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 155769 cpu.instruction_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 155772 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 155773 pc[0]
.sym 155776 pc[5]
.sym 155777 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155778 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 155779 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155780 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 155781 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 155784 pc[1]
.sym 155785 pc[0]
.sym 155792 pc[0]
.sym 155793 pc[1]
.sym 155800 rstn
.sym 155801 cpu.loadI
.sym 155802 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.sym 155803 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 155804 pc[0]
.sym 155805 pc[1]
.sym 155816 uart_tx.load
.sym 155817 uart_tx.shifter[1]
.sym 155844 uart_tx.load
.sym 155845 uart_tx.shifter[2]
.sym 155862 inM[4]
.sym 155879 rstn
.sym 155880 uart_tx.start_r
.sym 155881 ready
.sym 155882 start
.sym 155891 ready
.sym 155892 uart_tx.start_r
.sym 155893 rstn
.sym 155910 uart_tx.state_SB_LUT4_I2_I1
.sym 155911 uart_tx.state[1]
.sym 155912 uart_tx.load
.sym 155913 rstn
.sym 155916 uart_tx.bitc_SB_DFFESR_Q_E
.sym 155917 rstn
.sym 155918 cpu.pc_SB_DFFESR_Q_E
.sym 155923 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 155924 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 155925 uart_tx.load
.sym 155927 uart_tx.state_SB_LUT4_I2_I1
.sym 155928 uart_tx.state[1]
.sym 155929 uart_tx.start_r_SB_LUT4_I2_1_O
.sym 155943 uart_tx.bitc[0]
.sym 155948 uart_tx.bitc[1]
.sym 155952 uart_tx.bitc[2]
.sym 155953 uart_tx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 155956 uart_tx.bitc[3]
.sym 155957 uart_tx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 155960 uart_tx.bitc[1]
.sym 155961 uart_tx.bitc[0]
.sym 155965 uart_tx.bitc[0]
.sym 155970 uart_tx.bitc[2]
.sym 155971 uart_tx.bitc[0]
.sym 155972 uart_tx.bitc[1]
.sym 155973 uart_tx.bitc[3]
.sym 156711 pc[2]
.sym 156712 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 156713 pc[3]
.sym 156719 pc[3]
.sym 156720 pc[2]
.sym 156721 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 156724 pc[2]
.sym 156725 pc[3]
.sym 156732 pc[4]
.sym 156733 pc[5]
.sym 156738 pc[4]
.sym 156739 pc[2]
.sym 156740 pc[3]
.sym 156741 pc[5]
.sym 156743 cpu.instruction_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 156744 bootn
.sym 156745 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 156746 uart_rx.shifter[9]
.sym 156750 uart_rx.rx_r
.sym 156754 cpu.instruction_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 156755 pc[5]
.sym 156756 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 156757 cpu.instruction_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 156758 pc[2]
.sym 156759 pc[4]
.sym 156760 pc[3]
.sym 156761 pc[5]
.sym 156762 pc[2]
.sym 156763 pc[4]
.sym 156764 pc[5]
.sym 156765 pc[3]
.sym 156766 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I0
.sym 156767 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 156768 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 156769 cpu.instruction_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 156784 rstn
.sym 156785 uart_rx.load
.sym 156788 uart_rx.rx_r
.sym 156789 uart_rx.clear
.sym 156790 uart_rx.clear
.sym 156791 uart_rx.rx_r
.sym 156792 rcv
.sym 156793 rstn
.sym 156794 uart_rx.load_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 156795 uart_rx.baud_en
.sym 156796 uart_rx.rx_r_SB_LUT4_I2_O
.sym 156797 rstn
.sym 156798 uart_rx.clear_SB_LUT4_I3_I0
.sym 156799 uart_rx.clear_SB_LUT4_I3_I1
.sym 156800 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 156801 rstn
.sym 156803 uart_rx.load_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 156804 rstn
.sym 156805 uart_rx.baud_en
.sym 156807 uart_rx.bitc[0]
.sym 156812 uart_rx.bitc[1]
.sym 156816 uart_rx.bitc[2]
.sym 156817 uart_rx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 156820 uart_rx.bitc[3]
.sym 156821 uart_rx.bitc_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 156822 uart_rx.clear_SB_LUT4_I3_I0
.sym 156823 uart_rx.clear_SB_LUT4_I3_I1
.sym 156824 uart_rx.B1.clk_en_SB_LUT4_I3_1_O
.sym 156825 uart_rx.clear
.sym 156826 uart_rx.bitc[0]
.sym 156827 uart_rx.bitc[2]
.sym 156828 uart_rx.bitc[1]
.sym 156829 uart_rx.bitc[3]
.sym 156833 uart_rx.bitc[0]
.sym 156836 uart_rx.bitc[1]
.sym 156837 uart_rx.bitc[0]
.sym 156839 uart_rx.B1.counter[0]
.sym 156842 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156844 uart_rx.B1.counter[1]
.sym 156845 uart_rx.B1.counter[0]
.sym 156846 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156848 uart_rx.B1.counter[2]
.sym 156849 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 156850 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156852 uart_rx.B1.counter[3]
.sym 156853 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 156854 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156856 uart_rx.B1.counter[4]
.sym 156857 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 156858 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156860 uart_rx.B1.counter[5]
.sym 156861 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 156862 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156864 uart_rx.B1.counter[6]
.sym 156865 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 156866 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156868 uart_rx.B1.counter[7]
.sym 156869 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 156870 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156872 uart_rx.B1.counter[8]
.sym 156873 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 156874 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0
.sym 156876 uart_rx.B1.counter[9]
.sym 156877 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 156878 uart_rx.B1.counter[6]
.sym 156879 uart_rx.B1.counter[9]
.sym 156880 uart_rx.B1.counter[4]
.sym 156881 uart_rx.B1.counter[7]
.sym 156882 uart_rx.B1.counter[0]
.sym 156883 uart_rx.B1.counter[2]
.sym 156884 uart_rx.B1.counter[3]
.sym 156885 uart_rx.baud_en
.sym 156886 uart_rx.B1.counter[2]
.sym 156887 uart_rx.B1.counter[3]
.sym 156888 uart_rx.B1.counter[0]
.sym 156889 uart_rx.B1.counter[6]
.sym 156891 uart_rx.B1.counter[1]
.sym 156892 uart_rx.B1.counter[5]
.sym 156893 uart_rx.B1.counter[8]
.sym 156896 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 156897 uart_rx.clear_SB_LUT4_I3_I0
.sym 156898 uart_rx.B1.counter[4]
.sym 156899 uart_rx.B1.counter[7]
.sym 156900 uart_rx.B1.counter_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 156901 uart_rx.B1.counter[9]
.sym 156903 uart_tx.BAUD0.divcounter[0]
.sym 156906 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156908 uart_tx.BAUD0.divcounter[1]
.sym 156909 uart_tx.BAUD0.divcounter[0]
.sym 156910 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156912 uart_tx.BAUD0.divcounter[2]
.sym 156913 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 156914 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156916 uart_tx.BAUD0.divcounter[3]
.sym 156917 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 156918 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156920 uart_tx.BAUD0.divcounter[4]
.sym 156921 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 156922 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156924 uart_tx.BAUD0.divcounter[5]
.sym 156925 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 156926 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156928 uart_tx.BAUD0.divcounter[6]
.sym 156929 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 156930 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156932 uart_tx.BAUD0.divcounter[7]
.sym 156933 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 156934 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156936 uart_tx.BAUD0.divcounter[8]
.sym 156937 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 156938 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 156940 uart_tx.BAUD0.divcounter[9]
.sym 156941 uart_tx.BAUD0.divcounter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 156942 uart_tx.BAUD0.divcounter[2]
.sym 156943 uart_tx.BAUD0.divcounter[3]
.sym 156944 uart_tx.BAUD0.divcounter[4]
.sym 156945 uart_tx.BAUD0.divcounter[7]
.sym 156946 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 156947 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_I1
.sym 156948 uart_tx.BAUD0.divcounter[0]
.sym 156949 uart_tx.BAUD0.divcounter[1]
.sym 156950 uart_tx.BAUD0.divcounter[5]
.sym 156951 uart_tx.BAUD0.divcounter[6]
.sym 156952 uart_tx.BAUD0.divcounter[8]
.sym 156953 uart_tx.BAUD0.divcounter[9]
.sym 156956 cpu.loadI
.sym 156957 rstn
.sym 156958 uart_tx.BAUD0.divcounter[8]
.sym 156959 uart_tx.BAUD0.divcounter[9]
.sym 156960 ready
.sym 156961 uart_tx.bitc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 156962 uart_tx.BAUD0.divcounter[0]
.sym 156963 uart_tx.BAUD0.divcounter[1]
.sym 156964 uart_tx.BAUD0.divcounter[5]
.sym 156965 uart_tx.BAUD0.divcounter[6]
.sym 156977 uart_tx.BAUD0.divcounter[0]
.sym 157161 addressW[5]
.sym 157557 addressW[5]
.sym 157841 ram.0.2.0_WCLKE
.sym 157866 uart_tx.shifter[0]
.sym 157881 uart_rx.B1.clk_en_SB_LUT4_I3_O
.sym 157893 uart_rx.baud_en
.sym 157897 addressW[5]
.sym 157925 uart_rx.B1.counter[0]
.sym 157961 addressW[3]
.sym 157977 $PACKER_VCC_NET
.sym 157981 $PACKER_VCC_NET
.sym 158025 addressW[5]
.sym 158069 ram.0.1.0_WCLKE
.sym 158133 ram.0.3.0_RCLKE
.sym 158161 ram.0.3.0_WCLKE
.sym 158289 addressW[5]
.sym 158321 cpu.regAn_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 158345 addressW[2]
.sym 158349 addressW[3]
.sym 158357 addressW[2]
.sym 158373 addressW[3]
.sym 158397 inM[13]
.sym 158517 ram.0.3.0_RCLKE
.sym 158521 $PACKER_VCC_NET
.sym 158549 ram.0.1.0_RCLKE
.sym 158609 ram.0.1.0_WCLKE
.sym 158613 addressW[10]
.sym 158629 ram.0.1.0_WCLKE
.sym 158689 addressW[10]
.sym 158814 rx$SB_IO_IN
.sym 159005 $PACKER_VCC_NET
.sym 159293 inM[13]
.sym 159385 $PACKER_VCC_NET
.sym 159405 cpu.regAn_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 159657 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 159681 inM[13]
.sym 161617 cpu.regAn_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
