// Seed: 1146392893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  module_2 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_3
  );
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    assume (1);
  end
  logic module_0;
  ;
  notif1 primCall (id_4, id_1, id_2);
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2
);
  input wire _id_2;
  input wire id_1;
  wire [-1 : id_2] id_3;
  wire [1 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 'h0 &  1 : -1] id_26;
endmodule
