{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605837413214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605837413224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 02:56:53 2020 " "Processing started: Fri Nov 20 02:56:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605837413224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837413224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c64_de10_lite -c c64_de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837413224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605837413999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 track_loader-rtl " "Found design unit 1: track_loader-rtl" {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425332 ""} { "Info" "ISGN_ENTITY_NAME" "1 track_loader " "Found entity 1: track_loader" {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_to_ps2_keyboard-rtl " "Found design unit 1: usb_to_ps2_keyboard-rtl" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425334 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_to_ps2_keyboard " "Found entity 1: usb_to_ps2_keyboard" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1530-struct " "Found design unit 1: c1530-struct" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425336 ""} { "Info" "ISGN_ENTITY_NAME" "1 c1530 " "Found entity 1: c1530" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpupkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpupkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zpupkg " "Found design unit 1: zpupkg" {  } { { "../CtrlModule/ZPUFlex/RTL/zpupkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpupkg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpu_core_flex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/zpuflex/rtl/zpu_core_flex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zpu_core_flex-behave " "Found design unit 1: zpu_core_flex-behave" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425342 ""} { "Info" "ISGN_ENTITY_NAME" "1 zpu_core_flex " "Found entity 1: zpu_core_flex" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/charrom/charrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/charrom/charrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharROM_ROM-arch " "Found design unit 1: CharROM_ROM-arch" {  } { { "../CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425352 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharROM_ROM " "Found entity 1: CharROM_ROM" {  } { { "../CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/firmware_dar/ctrlrom_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/firmware_dar/ctrlrom_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlROM_ROM-arch " "Found design unit 1: CtrlROM_ROM-arch" {  } { { "../CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425357 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlROM_ROM " "Found entity 1: CtrlROM_ROM" {  } { { "../CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/Firmware_dar/CtrlROM_ROM.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_interface-rtl " "Found design unit 1: spi_interface-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/spi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/spi.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425359 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../CtrlModule/CtrlModule/RTL/spi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/spi.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/osd_overlay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/osd_overlay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OSD_Overlay-RTL " "Found design unit 1: OSD_Overlay-RTL" {  } { { "../CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425361 ""} { "Info" "ISGN_ENTITY_NAME" "1 OSD_Overlay " "Found entity 1: OSD_Overlay" {  } { { "../CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/onscreendisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/onscreendisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnScreenDisplay-rtl " "Found design unit 1: OnScreenDisplay-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425363 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnScreenDisplay " "Found entity 1: OnScreenDisplay" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/io_ps2_com.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/io_ps2_com.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_com-rtl " "Found design unit 1: io_ps2_com-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425365 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_com " "Found entity 1: io_ps2_com" {  } { { "../CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/interrupt_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/interrupt_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interrupt_controller-rtl " "Found design unit 1: interrupt_controller-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425367 ""} { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/dualportram_2rw_1clock_unreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/dualportram_2rw_1clock_unreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRAM_2RW_1Clock_Unreg-RTL " "Found design unit 1: DualPortRAM_2RW_1Clock_Unreg-RTL" {  } { { "../CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425369 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_2RW_1Clock_Unreg " "Found entity 1: DualPortRAM_2RW_1Clock_Unreg" {  } { { "../CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/DualPortRAM_2RW_1Clock_Unreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/ctrlmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/ctrlmodule/ctrlmodule/rtl/ctrlmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlModule-rtl " "Found design unit 1: CtrlModule-rtl" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425372 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlModule " "Found entity 1: CtrlModule" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 via6522-Gideon " "Found design unit 1: via6522-Gideon" {  } { { "../rtl/c1541/via6522.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425376 ""} { "Info" "ISGN_ENTITY_NAME" "1 via6522 " "Found entity 1: via6522" {  } { { "../rtl/c1541/via6522.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-SYN " "Found design unit 1: spram-SYN" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425379 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_rom-rtl " "Found design unit 1: gen_rom-rtl" {  } { { "../rtl/c1541/gen_rom.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425383 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_rom " "Found entity 1: gen_rom" {  } { { "../rtl/c1541/gen_rom.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gen_rom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcr_floppy-struct " "Found design unit 1: gcr_floppy-struct" {  } { { "../rtl/c1541/gcr_floppy.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425388 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcr_floppy " "Found entity 1: gcr_floppy" {  } { { "../rtl/c1541/gcr_floppy.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1541_sd-struct " "Found design unit 1: c1541_sd-struct" {  } { { "../rtl/c1541/c1541_sd.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425391 ""} { "Info" "ISGN_ENTITY_NAME" "1 c1541_sd " "Found entity 1: c1541_sd" {  } { { "../rtl/c1541/c1541_sd.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c1541_logic-SYN " "Found design unit 1: c1541_logic-SYN" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425394 ""} { "Info" "ISGN_ENTITY_NAME" "1 c1541_logic " "Found entity 1: c1541_logic" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid8580 " "Found entity 1: sid8580" {  } { { "../rtl/sid8580/sid8580.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_voice " "Found entity 1: sid_voice" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_filters " "Found entity 1: sid_filters" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_envelope " "Found entity 1: sid_envelope" {  } { { "../rtl/sid8580/sid_envelope.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_keyboard_usb_french-rtl " "Found design unit 1: fpga64_keyboard_usb_french-rtl" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425416 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_keyboard_usb_french " "Found entity 1: fpga64_keyboard_usb_french" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../rtl/t65/T65_Pack.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425420 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "../rtl/t65/T65_Pack.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../rtl/t65/T65_MCode.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_MCode.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425425 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../rtl/t65/T65_MCode.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../rtl/t65/T65_ALU.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_ALU.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425428 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../rtl/t65/T65_ALU.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425432 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_debug_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_debug_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_debug_pkg " "Found design unit 1: sid_debug_pkg" {  } { { "../rtl/sid/sid_debug_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_debug_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/q_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/q_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q_table-Gideon " "Found design unit 1: Q_table-Gideon" {  } { { "../rtl/sid/Q_table.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/Q_table.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q_table " "Found entity 1: Q_table" {  } { { "../rtl/sid/Q_table.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/Q_table.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_math_pkg " "Found design unit 1: my_math_pkg" {  } { { "../rtl/sid/my_math_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425442 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_math_pkg-body " "Found design unit 2: my_math_pkg-body" {  } { { "../rtl/sid/my_math_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/my_math_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_acc-signed_wave " "Found design unit 1: mult_acc-signed_wave" {  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wave_map-Gideon " "Found design unit 1: wave_map-Gideon" {  } { { "../rtl/sid/wave_map.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425448 ""} { "Info" "ISGN_ENTITY_NAME" "1 wave_map " "Found entity 1: wave_map" {  } { { "../rtl/sid/wave_map.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/wave_map.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_mixer-arith " "Found design unit 1: sid_mixer-arith" {  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425451 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_mixer " "Found entity 1: sid_mixer" {  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_filter-dsvf " "Found design unit 1: sid_filter-dsvf" {  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425454 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_filter " "Found entity 1: sid_filter" {  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adsr_multi-gideon " "Found design unit 1: adsr_multi-gideon" {  } { { "../rtl/sid/adsr_multi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425459 ""} { "Info" "ISGN_ENTITY_NAME" "1 adsr_multi " "Found entity 1: adsr_multi" {  } { { "../rtl/sid/adsr_multi.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/adsr_multi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscillator-Gideon " "Found design unit 1: oscillator-Gideon" {  } { { "../rtl/sid/oscillator.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425462 ""} { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "../rtl/sid/oscillator.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/oscillator.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_ctrl-gideon " "Found design unit 1: sid_ctrl-gideon" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425465 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_ctrl " "Found entity 1: sid_ctrl" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_regs-gideon " "Found design unit 1: sid_regs-gideon" {  } { { "../rtl/sid/sid_regs.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425469 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_regs " "Found entity 1: sid_regs" {  } { { "../rtl/sid/sid_regs.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_regs.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sid_top-structural " "Found design unit 1: sid_top-structural" {  } { { "../rtl/sid/sid_top.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425474 ""} { "Info" "ISGN_ENTITY_NAME" "1 sid_top " "Found entity 1: sid_top" {  } { { "../rtl/sid/sid_top.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_gs64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_gs64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_GS64-SYN " "Found design unit 1: rom_GS64-SYN" {  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425478 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_GS64 " "Found entity 1: rom_GS64" {  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_c64_chargen-rtl " "Found design unit 1: rom_c64_chargen-rtl" {  } { { "../rtl/rom_c64_chargen.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425484 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_c64_chargen " "Found entity 1: rom_c64_chargen" {  } { { "../rtl/rom_c64_chargen.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64_chargen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_c64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_c64-SYN " "Found design unit 1: rom_c64-SYN" {  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425488 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_C64 " "Found entity 1: rom_C64" {  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mos6526 " "Found design unit 1: mos6526" {  } { { "../rtl/mos6526.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.v" { { "Info" "ISGN_ENTITY_NAME" "1 mos6526 " "Found entity 1: mos6526" {  } { { "../rtl/mos6526.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/mos6526.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_ram-rtl " "Found design unit 1: gen_ram-rtl" {  } { { "../rtl/gen_ram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425499 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_ram " "Found entity 1: gen_ram" {  } { { "../rtl/gen_ram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_ram.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 video_vicii_656x " "Found entity 1: video_vicii_656x" {  } { { "../rtl/video_vicII_656x_e.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicII_656x_e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicii_656x_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_vicii_656x-rtl " "Found design unit 1: video_vicii_656x-rtl" {  } { { "../rtl/video_vicII_656x_a.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/video_vicII_656x_a.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_rgbcolor-Behavioral " "Found design unit 1: fpga64_rgbcolor-Behavioral" {  } { { "../rtl/fpga64_rgbcolor.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425510 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_rgbcolor " "Found entity 1: fpga64_rgbcolor" {  } { { "../rtl/fpga64_rgbcolor.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_rgbcolor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_busTiming-rtl " "Found design unit 1: fpga64_busTiming-rtl" {  } { { "../rtl/fpga64_bustiming.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425513 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_busTiming " "Found entity 1: fpga64_busTiming" {  } { { "../rtl/fpga64_bustiming.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_bustiming.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_buslogic-rtl " "Found design unit 1: fpga64_buslogic-rtl" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425517 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_buslogic " "Found entity 1: fpga64_buslogic" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_6510-rtl " "Found design unit 1: cpu_6510-rtl" {  } { { "../rtl/cpu_6510.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425519 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_6510 " "Found entity 1: cpu_6510" {  } { { "../rtl/cpu_6510.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_sid_iec-rtl " "Found design unit 1: fpga64_sid_iec-rtl" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425524 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_sid_iec " "Found entity 1: fpga64_sid_iec" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_report_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_report_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_report_pkg " "Found design unit 1: usb_report_pkg" {  } { { "../rtl_de10_lite/usb_report_pkg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_report_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_keyboard_decoder-struct " "Found design unit 1: usb_keyboard_decoder-struct" {  } { { "../rtl_de10_lite/usb_keyboard_decoder.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425529 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_keyboard_decoder " "Found entity 1: usb_keyboard_decoder" {  } { { "../rtl_de10_lite/usb_keyboard_decoder.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_keyboard_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_host_max3421e-struct " "Found design unit 1: usb_host_max3421e-struct" {  } { { "../rtl_de10_lite/usb_host_max3421e.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425535 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_host_max3421e " "Found entity 1: usb_host_max3421e" {  } { { "../rtl_de10_lite/usb_host_max3421e.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sgtl5000_dac-struct " "Found design unit 1: sgtl5000_dac-struct" {  } { { "../rtl_de10_lite/sgtl5000_dac.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425539 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgtl5000_dac " "Found entity 1: sgtl5000_dac" {  } { { "../rtl_de10_lite/sgtl5000_dac.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sgtl5000_dac.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../rtl_de10_lite/sdram.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/sdram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeur_7_seg-struct " "Found design unit 1: decodeur_7_seg-struct" {  } { { "../rtl_de10_lite/decodeur_7_seg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425544 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeur_7_seg " "Found entity 1: decodeur_7_seg" {  } { { "../rtl_de10_lite/decodeur_7_seg.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/decodeur_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 composite_sync-struct " "Found design unit 1: composite_sync-struct" {  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425546 ""} { "Info" "ISGN_ENTITY_NAME" "1 composite_sync " "Found entity 1: composite_sync" {  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c64_de10_lite-struct " "Found design unit 1: c64_de10_lite-struct" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425549 ""} { "Info" "ISGN_ENTITY_NAME" "1 c64_de10_lite " "Found entity 1: c64_de10_lite" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_10_pll50_to_32_and_18-SYN " "Found design unit 1: max_10_pll50_to_32_and_18-SYN" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425551 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_10_pll50_to_32_and_18 " "Found entity 1: max_10_pll50_to_32_and_18" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tap_fifo_32in_8out-SYN " "Found design unit 1: tap_fifo_32in_8out-SYN" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425554 ""} { "Info" "ISGN_ENTITY_NAME" "1 tap_fifo_32in_8out " "Found entity 1: tap_fifo_32in_8out" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga64_cone_scanconverter-rtl " "Found design unit 1: fpga64_cone_scanconverter-rtl" {  } { { "../rtl/fpga64_cone_scanconverter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425555 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga64_cone_scanconverter " "Found entity 1: fpga64_cone_scanconverter" {  } { { "../rtl/fpga64_cone_scanconverter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga_projects/fpga_proj/full_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_rwram-rtl " "Found design unit 1: gen_rwram-rtl" {  } { { "../rtl/gen_rwram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425558 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_rwram " "Found entity 1: gen_rwram" {  } { { "../rtl/gen_rwram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/gen_rwram.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837425558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837425558 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl_de10_lite/fpga64_keyboard_usb_us.vhd " "Can't analyze file -- file ../rtl_de10_lite/fpga64_keyboard_usb_us.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1605837425561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c64_de10_lite " "Elaborating entity \"c64_de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605837426876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr c64_de10_lite.vhd(93) " "VHDL Signal Declaration warning at c64_de10_lite.vhd(93): used implicit default value for signal \"ledr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837426878 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1530_write c64_de10_lite.vhd(201) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(201): object \"c1530_write\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426878 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk18 c64_de10_lite.vhd(209) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(209): object \"clk18\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426878 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk01 c64_de10_lite.vhd(216) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(216): object \"clk01\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426878 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank c64_de10_lite.vhd(223) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(223): object \"blank\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_track_dbl c64_de10_lite.vhd(230) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(230): object \"dbg_track_dbl\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_sd_busy c64_de10_lite.vhd(231) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(231): object \"dbg_sd_busy\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_sd_state c64_de10_lite.vhd(232) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(232): object \"dbg_sd_state\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_read_sector c64_de10_lite.vhd(233) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(233): object \"dbg_read_sector\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mtr c64_de10_lite.vhd(235) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(235): object \"dbg_mtr\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_act c64_de10_lite.vhd(236) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(236): object \"dbg_act\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tap_counter_up c64_de10_lite.vhd(286) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(286): object \"tap_counter_up\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tap_counter_down c64_de10_lite.vhd(287) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(287): object \"tap_counter_down\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tap_fifo_error c64_de10_lite.vhd(291) " "Verilog HDL or VHDL warning at c64_de10_lite.vhd(291): object \"tap_fifo_error\" assigned a value but never read" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837426879 "|c64_de10_lite"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk32 c64_de10_lite.vhd(649) " "VHDL Process Statement warning at c64_de10_lite.vhd(649): signal \"clk32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837426886 "|c64_de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_10_pll50_to_32_and_18 max_10_pll50_to_32_and_18:clk_32_18 " "Elaborating entity \"max_10_pll50_to_32_and_18\" for hierarchy \"max_10_pll50_to_32_and_18:clk_32_18\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "clk_32_18" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837426957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\"" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "altpll_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component " "Elaborated megafunction instantiation \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\"" {  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component " "Instantiated megafunction \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 258 " "Parameter \"clk1_divide_by\" = \"258\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 95 " "Parameter \"clk1_multiply_by\" = \"95\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=max_10_pll50_to_32_and_18 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=max_10_pll50_to_32_and_18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427006 ""}  } { { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837427006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max_10_pll50_to_32_and_18_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max_10_pll50_to_32_and_18_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 max_10_pll50_to_32_and_18_altpll " "Found entity 1: max_10_pll50_to_32_and_18_altpll" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_10_pll50_to_32_and_18_altpll max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated " "Elaborating entity \"max_10_pll50_to_32_and_18_altpll\" for hierarchy \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_sid_iec fpga64_sid_iec:fpga64 " "Elaborating entity \"fpga64_sid_iec\" for hierarchy \"fpga64_sid_iec:fpga64\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "fpga64" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_key fpga64_sid_iec.vhd(63) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(63): used implicit default value for signal \"reset_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427071 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cart_detach_key fpga64_sid_iec.vhd(64) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(64): used implicit default value for signal \"cart_detach_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427071 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tap_playstop_key fpga64_sid_iec.vhd(65) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(65): used implicit default value for signal \"tap_playstop_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427071 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "systemWe fpga64_sid_iec.vhd(211) " "Verilog HDL or VHDL warning at fpga64_sid_iec.vhd(211): object \"systemWe\" assigned a value but never read" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427071 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "traceKey fpga64_sid_iec.vhd(286) " "Verilog HDL or VHDL warning at fpga64_sid_iec.vhd(286): object \"traceKey\" assigned a value but never read" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427072 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "restore_key fpga64_sid_iec.vhd(313) " "VHDL Signal Declaration warning at fpga64_sid_iec.vhd(313): used implicit default value for signal \"restore_key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 313 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427072 "|c64_de10_lite|fpga64_sid_iec:fpga64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_cone_scanconverter fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter " "Elaborating entity \"fpga64_cone_scanconverter\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "myScanConverter" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_rwram fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam " "Elaborating entity \"gen_rwram\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\"" {  } { { "../rtl/fpga64_cone_scanconverter.vhd" "lineRam" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_cone_scanconverter.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_rgbcolor fpga64_sid_iec:fpga64\|fpga64_rgbcolor:c64colors " "Elaborating entity \"fpga64_rgbcolor\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_rgbcolor:c64colors\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "c64colors" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_ram fpga64_sid_iec:fpga64\|gen_ram:colorram " "Elaborating entity \"gen_ram\" for hierarchy \"fpga64_sid_iec:fpga64\|gen_ram:colorram\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "colorram" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_buslogic fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic " "Elaborating entity \"fpga64_buslogic\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "buslogic" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_c64_chargen fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom " "Elaborating entity \"rom_c64_chargen\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\"" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "charrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_C64 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom " "Elaborating entity \"rom_C64\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\"" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "kernelrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_C64.vhd" "altsyncram_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file roms/std_C64.mif " "Parameter \"init_file\" = \"roms/std_C64.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427176 ""}  } { { "../rtl/rom_C64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_C64.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837427176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdr3 " "Found entity 1: altsyncram_pdr3" {  } { { "db/altsyncram_pdr3.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdr3 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated " "Elaborating entity \"altsyncram_pdr3\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_pdr3.tdf" "decode2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_c8a:rden_decode_b " "Elaborating entity \"decode_c8a\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|decode_c8a:rden_decode_b\"" {  } { { "db/altsyncram_pdr3.tdf" "rden_decode_b" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mux_3nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_C64:kernelrom\|altsyncram:altsyncram_component\|altsyncram_pdr3:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_pdr3.tdf" "mux3" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pdr3.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_GS64 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS " "Elaborating entity \"rom_GS64\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\"" {  } { { "../rtl/fpga64_buslogic_roms_mmu.vhd" "kernelromGS" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_buslogic_roms_mmu.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_GS64.vhd" "altsyncram_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file roms/std_C64GS.mif " "Parameter \"init_file\" = \"roms/std_C64GS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427432 ""}  } { { "../rtl/rom_GS64.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/rom_GS64.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837427432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jkr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jkr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jkr3 " "Found entity 1: altsyncram_jkr3" {  } { { "db/altsyncram_jkr3.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_jkr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jkr3 fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated " "Elaborating entity \"altsyncram_jkr3\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_vicii_656x fpga64_sid_iec:fpga64\|video_vicii_656x:vic " "Elaborating entity \"video_vicii_656x\" for hierarchy \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "vic" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_top fpga64_sid_iec:fpga64\|sid_top:sid_6581 " "Elaborating entity \"sid_top\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "sid_6581" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_regs fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_regs:i_regs " "Elaborating entity \"sid_regs\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_regs:i_regs\"" {  } { { "../rtl/sid/sid_top.vhd" "i_regs" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_ctrl fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl " "Elaborating entity \"sid_ctrl\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\"" {  } { { "../rtl/sid/sid_top.vhd" "i_ctrl" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc " "Elaborating entity \"oscillator\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\"" {  } { { "../rtl/sid/sid_top.vhd" "osc" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_map fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap " "Elaborating entity \"wave_map\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\"" {  } { { "../rtl/sid/sid_top.vhd" "wmap" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adsr_multi fpga64_sid_iec:fpga64\|sid_top:sid_6581\|adsr_multi:adsr " "Elaborating entity \"adsr_multi\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|adsr_multi:adsr\"" {  } { { "../rtl/sid/sid_top.vhd" "adsr" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mult_acc fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum A:signed_wave " "Elaborating entity \"mult_acc\" using architecture \"A:signed_wave\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\"" {  } { { "../rtl/sid/sid_top.vhd" "sum" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 287 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_filter fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left " "Elaborating entity \"sid_filter\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\"" {  } { { "../rtl/sid/sid_top.vhd" "i_filt_left" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Q_table fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Q_table:i_q_table " "Elaborating entity \"Q_table\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Q_table:i_q_table\"" {  } { { "../rtl/sid/sid_filter.vhd" "i_q_table" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_mixer fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix " "Elaborating entity \"sid_mixer\" for hierarchy \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\"" {  } { { "../rtl/sid/sid_top.vhd" "mix" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_top.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid8580 fpga64_sid_iec:fpga64\|sid8580:sid_8580_l " "Elaborating entity \"sid8580\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "sid_8580_l" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_voice fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1 " "Elaborating entity \"sid_voice\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\"" {  } { { "../rtl/sid8580/sid8580.v" "v1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427581 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave__st.data_a 0 sid_voice.v(122) " "Net \"wave__st.data_a\" at sid_voice.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave__st.waddr_a 0 sid_voice.v(122) " "Net \"wave__st.waddr_a\" at sid_voice.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_p_t.data_a 0 sid_voice.v(123) " "Net \"wave_p_t.data_a\" at sid_voice.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_p_t.waddr_a 0 sid_voice.v(123) " "Net \"wave_p_t.waddr_a\" at sid_voice.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_ps_.data_a 0 sid_voice.v(124) " "Net \"wave_ps_.data_a\" at sid_voice.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_ps_.waddr_a 0 sid_voice.v(124) " "Net \"wave_ps_.waddr_a\" at sid_voice.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_pst.data_a 0 sid_voice.v(125) " "Net \"wave_pst.data_a\" at sid_voice.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427582 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_pst.waddr_a 0 sid_voice.v(125) " "Net \"wave_pst.waddr_a\" at sid_voice.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427583 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave__st.we_a 0 sid_voice.v(122) " "Net \"wave__st.we_a\" at sid_voice.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427583 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_p_t.we_a 0 sid_voice.v(123) " "Net \"wave_p_t.we_a\" at sid_voice.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427583 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_ps_.we_a 0 sid_voice.v(124) " "Net \"wave_ps_.we_a\" at sid_voice.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427583 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wave_pst.we_a 0 sid_voice.v(125) " "Net \"wave_pst.we_a\" at sid_voice.v(125) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 125 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605837427583 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_envelope fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|sid_envelope:adsr " "Elaborating entity \"sid_envelope\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|sid_envelope:adsr\"" {  } { { "../rtl/sid8580/sid_voice.v" "adsr" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427583 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sid_envelope.v(124) " "Verilog HDL Case Statement information at sid_envelope.v(124): all case item expressions in this case statement are onehot" {  } { { "../rtl/sid8580/sid_envelope.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605837427585 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1|sid_envelope:adsr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sid_envelope.v(221) " "Verilog HDL Case Statement information at sid_envelope.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/sid8580/sid_envelope.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_envelope.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605837427585 "|c64_de10_lite|fpga64_sid_iec:fpga64|sid8580:sid_8580_l|sid_voice:v1|sid_envelope:adsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_filters fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters " "Elaborating entity \"sid_filters\" for hierarchy \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\"" {  } { { "../rtl/sid8580/sid8580.v" "filters" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid8580.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mos6526 fpga64_sid_iec:fpga64\|mos6526:cia1 " "Elaborating entity \"mos6526\" for hierarchy \"fpga64_sid_iec:fpga64\|mos6526:cia1\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "cia1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_6510 fpga64_sid_iec:fpga64\|cpu_6510:cpu " "Elaborating entity \"cpu_6510\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "cpu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu " "Elaborating entity \"T65\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\"" {  } { { "../rtl/cpu_6510.vhd" "cpu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/cpu_6510.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_MCode:mcode\"" {  } { { "../rtl/t65/T65.vhd" "mcode" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|T65_ALU:alu\"" {  } { { "../rtl/t65/T65.vhd" "alu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga64_keyboard_usb_french fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard " "Elaborating entity \"fpga64_keyboard_usb_french\" for hierarchy \"fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "USB_Keyboard" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427632 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rawUsbKey fpga64_keyboard_usb_french.vhd(63) " "VHDL Signal Declaration warning at fpga64_keyboard_usb_french.vhd(63): used implicit default value for signal \"rawUsbKey\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427643 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_ctrll fpga64_keyboard_usb_french.vhd(167) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(167): object \"usb_ctrll\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427643 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_ctrlr fpga64_keyboard_usb_french.vhd(168) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(168): object \"usb_ctrlr\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427643 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altl fpga64_keyboard_usb_french.vhd(171) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(171): object \"usb_altl\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427644 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altr fpga64_keyboard_usb_french.vhd(172) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(172): object \"usb_altr\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427644 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_guil fpga64_keyboard_usb_french.vhd(173) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(173): object \"usb_guil\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427644 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_guir fpga64_keyboard_usb_french.vhd(174) " "Verilog HDL or VHDL warning at fpga64_keyboard_usb_french.vhd(174): object \"usb_guir\" assigned a value but never read" {  } { { "../rtl_de10_lite/fpga64_keyboard_usb_french.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/fpga64_keyboard_usb_french.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427644 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_keyboard_usb_french:USB_Keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1541_sd c1541_sd:c1541_sd " "Elaborating entity \"c1541_sd\" for hierarchy \"c1541_sd:c1541_sd\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "c1541_sd" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freq c1541_sd.vhd(101) " "Verilog HDL or VHDL warning at c1541_sd.vhd(101): object \"freq\" assigned a value but never read" {  } { { "../rtl/c1541/c1541_sd.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427654 "|c64_de10_lite|c1541_sd:c1541_sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1541_logic c1541_sd:c1541_sd\|c1541_logic:c1541 " "Elaborating entity \"c1541_logic\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\"" {  } { { "../rtl/c1541/c1541_sd.vhd" "c1541" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg_cpu_irq c1541_logic.vhd(50) " "VHDL Signal Declaration warning at c1541_logic.vhd(50): used implicit default value for signal \"dbg_cpu_irq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427659 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "uc1_pb_i\[4..3\] c1541_logic.vhd(88) " "Using initial value X (don't care) for net \"uc1_pb_i\[4..3\]\" at c1541_logic.vhd(88)" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427659 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "uc1_pb_i\[1\] c1541_logic.vhd(88) " "Using initial value X (don't care) for net \"uc1_pb_i\[1\]\" at c1541_logic.vhd(88)" {  } { { "../rtl/c1541/c1541_logic.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427659 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_rom c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst " "Elaborating entity \"gen_rom\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\"" {  } { { "../rtl/c1541/c1541_logic.vhd" "rom_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst " "Elaborating entity \"spram\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\"" {  } { { "../rtl/c1541/c1541_logic.vhd" "ram_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427674 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spram.vhd(10) " "VHDL warning at spram.vhd(10): ignored assignment of value to null range" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 10 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1605837427675 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541|spram:ram_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "spram.vhd(63) " "VHDL warning at spram.vhd(63): ignored assignment of value to null range" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 63 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1605837427675 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541|spram:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/c1541/spram.vhd" "altsyncram_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837427683 ""}  } { { "../rtl/c1541/spram.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/spram.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837427683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2b1 " "Found entity 1: altsyncram_t2b1" {  } { { "db/altsyncram_t2b1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_t2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837427730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837427730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2b1 c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t2b1:auto_generated " "Elaborating entity \"altsyncram_t2b1\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|spram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "via6522 c1541_sd:c1541_sd\|c1541_logic:c1541\|via6522:uc1_via6522_inst " "Elaborating entity \"via6522\" for hierarchy \"c1541_sd:c1541_sd\|c1541_logic:c1541\|via6522:uc1_via6522_inst\"" {  } { { "../rtl/c1541/c1541_logic.vhd" "uc1_via6522_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_logic.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data via6522.vhd(77) " "Verilog HDL or VHDL warning at via6522.vhd(77): object \"last_data\" assigned a value but never read" {  } { { "../rtl/c1541/via6522.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/via6522.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837427736 "|c64_de10_lite|c1541_sd:c1541_sd|c1541_logic:c1541|via6522:uc1_via6522_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gcr_floppy c1541_sd:c1541_sd\|gcr_floppy:floppy " "Elaborating entity \"gcr_floppy\" for hierarchy \"c1541_sd:c1541_sd\|gcr_floppy:floppy\"" {  } { { "../rtl/c1541/c1541_sd.vhd" "floppy" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "track_loader c1541_sd:c1541_sd\|track_loader:sd_spi " "Elaborating entity \"track_loader\" for hierarchy \"c1541_sd:c1541_sd\|track_loader:sd_spi\"" {  } { { "../rtl/c1541/c1541_sd.vhd" "sd_spi" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/c1541_sd.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427743 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg_state track_loader.vhd(55) " "VHDL Signal Declaration warning at track_loader.vhd(55): used implicit default value for signal \"dbg_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837427746 "|c64_de10_lite|c1541_sd:c1541_sd|track_loader:sd_spi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_sector_array track_loader.vhd(65) " "VHDL Signal Declaration warning at track_loader.vhd(65): used explicit default value for signal \"start_sector_array\" because signal was never assigned a value" {  } { { "../rtl/c1541/track_loader.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/track_loader.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605837427746 "|c64_de10_lite|c1541_sd:c1541_sd|track_loader:sd_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c1530 c1530:c1530 " "Elaborating entity \"c1530\" for hierarchy \"c1530:c1530\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "c1530" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap_fifo_32in_8out c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst " "Elaborating entity \"tap_fifo_32in_8out\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\"" {  } { { "../rtl/c1530.vhd" "tap_fifo_inst" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837427761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "dcfifo_mixed_widths_component" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837428079 ""}  } { { "../rtl_de10_lite/tap_fifo_32in_8out.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/tap_fifo_32in_8out.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837428079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bfj1 " "Found entity 1: dcfifo_bfj1" {  } { { "db/dcfifo_bfj1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bfj1 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated " "Elaborating entity \"dcfifo_bfj1\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_bfj1.tdf" "rdptr_g1p" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_bfj1.tdf" "wrptr_g1p" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bc11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bc11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bc11 " "Found entity 1: altsyncram_bc11" {  } { { "db/altsyncram_bc11.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_bc11.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bc11 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|altsyncram_bc11:fifo_ram " "Elaborating entity \"altsyncram_bc11\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|altsyncram_bc11:fifo_ram\"" {  } { { "db/dcfifo_bfj1.tdf" "fifo_ram" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_bfj1.tdf" "rs_dgwp" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_bfj1.tdf" "ws_dgrp" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe15\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe15" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_bfj1.tdf" "rdempty_eq_comp" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cntr_64e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837428447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"c1530:c1530\|tap_fifo_32in_8out:tap_fifo_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bfj1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_bfj1.tdf" "cntr_b" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/dcfifo_bfj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdr " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdr\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "sdr" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "composite_sync composite_sync:comp_sync " "Elaborating entity \"composite_sync\" for hierarchy \"composite_sync:comp_sync\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "comp_sync" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_host_max3421e usb_host_max3421e:usb_host " "Elaborating entity \"usb_host_max3421e\" for hierarchy \"usb_host_max3421e:usb_host\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "usb_host" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_to_ps2_keyboard usb_to_ps2_keyboard:usb_to_ps2 " "Elaborating entity \"usb_to_ps2_keyboard\" for hierarchy \"usb_to_ps2_keyboard:usb_to_ps2\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "usb_to_ps2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_ctrll usb_to_ps2_keyboard.vhd(98) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(98): object \"usb_ctrll\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428467 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_shiftl usb_to_ps2_keyboard.vhd(99) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(99): object \"usb_shiftl\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428467 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altl usb_to_ps2_keyboard.vhd(100) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(100): object \"usb_altl\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428467 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_shiftr usb_to_ps2_keyboard.vhd(101) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(101): object \"usb_shiftr\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428467 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_altr usb_to_ps2_keyboard.vhd(102) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(102): object \"usb_altr\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428467 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_shift usb_to_ps2_keyboard.vhd(103) " "Verilog HDL or VHDL warning at usb_to_ps2_keyboard.vhd(103): object \"usb_shift\" assigned a value but never read" {  } { { "../rtl_de10_lite/usb_to_ps2_keyboard.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_to_ps2_keyboard.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428467 "|c64_de10_lite|usb_to_ps2_keyboard:usb_to_ps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlModule CtrlModule:control_module " "Elaborating entity \"CtrlModule\" for hierarchy \"CtrlModule:control_module\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "control_module" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_hEnable CtrlModule.vhd(79) " "Verilog HDL or VHDL warning at CtrlModule.vhd(79): object \"mem_hEnable\" assigned a value but never read" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428484 "|c64_de10_lite|CtrlModule:control_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_bEnable CtrlModule.vhd(80) " "Verilog HDL or VHDL warning at CtrlModule.vhd(80): object \"mem_bEnable\" assigned a value but never read" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428484 "|c64_de10_lite|CtrlModule:control_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlROM_ROM CtrlModule:control_module\|CtrlROM_ROM:myrom " "Elaborating entity \"CtrlROM_ROM\" for hierarchy \"CtrlModule:control_module\|CtrlROM_ROM:myrom\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "myrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zpu_core_flex CtrlModule:control_module\|zpu_core_flex:zpu " "Elaborating entity \"zpu_core_flex\" for hierarchy \"CtrlModule:control_module\|zpu_core_flex:zpu\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "zpu" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "begin_inst zpu_core_flex.vhd(131) " "Verilog HDL or VHDL warning at zpu_core_flex.vhd(131): object \"begin_inst\" assigned a value but never read" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(318) " "VHDL Process Statement warning at zpu_core_flex.vhd(318): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(320) " "VHDL Process Statement warning at zpu_core_flex.vhd(320): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(322) " "VHDL Process Statement warning at zpu_core_flex.vhd(322): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cachedprogramword zpu_core_flex.vhd(324) " "VHDL Process Statement warning at zpu_core_flex.vhd(324): signal \"cachedprogramword\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparison_sub_result zpu_core_flex.vhd(429) " "VHDL Process Statement warning at zpu_core_flex.vhd(429): signal \"comparison_sub_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift_count zpu_core_flex.vhd(435) " "VHDL Process Statement warning at zpu_core_flex.vhd(435): signal \"shift_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memBRead zpu_core_flex.vhd(444) " "VHDL Process Statement warning at zpu_core_flex.vhd(444): signal \"memBRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc zpu_core_flex.vhd(423) " "VHDL Process Statement warning at zpu_core_flex.vhd(423): inferring latch(es) for signal or variable \"pc\", which holds its previous value in one or more paths through the process" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 423 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_rom.memAAddr\[15..14\] zpu_core_flex.vhd(99) " "Using initial value X (don't care) for net \"to_rom.memAAddr\[15..14\]\" at zpu_core_flex.vhd(99)" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_rom.memBAddr\[15..14\] zpu_core_flex.vhd(99) " "Using initial value X (don't care) for net \"to_rom.memBAddr\[15..14\]\" at zpu_core_flex.vhd(99)" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 99 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837428496 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnScreenDisplay CtrlModule:control_module\|OnScreenDisplay:myosd " "Elaborating entity \"OnScreenDisplay\" for hierarchy \"CtrlModule:control_module\|OnScreenDisplay:myosd\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "myosd" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualPortRAM_2RW_1Clock_Unreg CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram " "Elaborating entity \"DualPortRAM_2RW_1Clock_Unreg\" for hierarchy \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\"" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "charram" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharROM_ROM CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom " "Elaborating entity \"CharROM_ROM\" for hierarchy \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\"" {  } { { "../CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" "charrom" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428537 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "rom CharROM_ROM.vhd(21) " "VHDL Variable Declaration warning at CharROM_ROM.vhd(21): used initial value expression for variable \"rom\" because variable was never assigned a value" {  } { { "../CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/CharROM/CharROM_ROM.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605837428539 "|c64_de10_lite|CtrlModule:control_module|OnScreenDisplay:myosd|CharROM_ROM:charrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_com CtrlModule:control_module\|io_ps2_com:mykeyboard " "Elaborating entity \"io_ps2_com\" for hierarchy \"CtrlModule:control_module\|io_ps2_com:mykeyboard\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "mykeyboard" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface CtrlModule:control_module\|spi_interface:spi " "Elaborating entity \"spi_interface\" for hierarchy \"CtrlModule:control_module\|spi_interface:spi\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "spi" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller CtrlModule:control_module\|interrupt_controller:intcontroller " "Elaborating entity \"interrupt_controller\" for hierarchy \"CtrlModule:control_module\|interrupt_controller:intcontroller\"" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "intcontroller" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSD_Overlay OSD_Overlay:osd_overlay " "Elaborating entity \"OSD_Overlay\" for hierarchy \"OSD_Overlay:osd_overlay\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "osd_overlay" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837428549 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0 " "Inferred RAM node \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605837439234 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1 " "Inferred RAM node \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605837439236 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "usb_host_max3421e:usb_host\|call_stack " "RAM logic \"usb_host_max3421e:usb_host\|call_stack\" is uninferred due to inappropriate RAM size" {  } { { "../rtl_de10_lite/usb_host_max3421e.vhd" "call_stack" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/usb_host_max3421e.vhd" 122 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605837439297 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "c1541_sd:c1541_sd\|gcr_floppy:floppy\|gcr_lut " "RAM logic \"c1541_sd:c1541_sd\|gcr_floppy:floppy\|gcr_lut\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/c1541/gcr_floppy.vhd" "gcr_lut" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1541/gcr_floppy.vhd" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605837439297 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605837439297 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CtrlModule:control_module\|CtrlROM_ROM:myrom\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|CtrlROM_ROM:myrom\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif " "Parameter INIT_FILE set to db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ../rtl/roms/325302-1_901229-03.hex " "Parameter INIT_FILE set to ../rtl/roms/325302-1_901229-03.hex" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga64_sid_iec:fpga64\|gen_ram:colorram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|gen_ram:colorram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "c1541_sd:c1541_sd\|track_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"c1541_sd:c1541_sd\|track_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite0.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite1.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite2.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite3.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "usb_to_ps2_keyboard:usb_to_ps2\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"usb_to_ps2_keyboard:usb_to_ps2\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE c64_de10_lite.c64_de10_lite4.rtl.mif " "Parameter INIT_FILE set to c64_de10_lite.c64_de10_lite4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|charStore_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|charStore_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 39 " "Parameter TAP_DISTANCE set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|noise_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|noise_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|accu_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|accu_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489227 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605837489227 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "22 " "Inferred 22 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CtrlModule:control_module\|zpu_core_flex:zpu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CtrlModule:control_module\|zpu_core_flex:zpu\|Mult0\"" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|Mult0\"" {  } { { "../rtl/sid/sid_mixer.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult0\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult0\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix_right\|Mult0\"" {  } { { "../rtl/sid/sid_mixer.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|Mult0\"" {  } { { "../rtl/sid/sid_filter.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|Mult0\"" {  } { { "../rtl/sid/sid_filter.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|Mult0\"" {  } { { "../rtl/sid/mult_acc.vhd" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 153 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult1\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult1\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult1" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult4\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult4" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult2\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|Mult3\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult3" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult4\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult4" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult2\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult2" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_filters:filters\|Mult3\"" {  } { { "../rtl/sid8580/sid_filters.v" "Mult3" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v2\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v1\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v2\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v1\|Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "Mult0" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837489235 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605837489235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tg1 " "Found entity 1: altsyncram_0tg1" {  } { { "db/altsyncram_0tg1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_0tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CtrlModule:control_module\|CtrlROM_ROM:myrom\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif " "Parameter \"INIT_FILE\" = \"db/c64_de10_lite.ram0_CtrlROM_ROM_9bce1465.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489309 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ras1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ras1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ras1 " "Found entity 1: altsyncram_ras1" {  } { { "db/altsyncram_ras1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_ras1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"c1541_sd:c1541_sd\|c1541_logic:c1541\|gen_rom:rom_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../rtl/roms/325302-1_901229-03.hex " "Parameter \"INIT_FILE\" = \"../rtl/roms/325302-1_901229-03.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489370 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tq51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq51 " "Found entity 1: altsyncram_tq51" {  } { { "db/altsyncram_tq51.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_tq51.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_cone_scanconverter:myScanConverter\|gen_rwram:lineRam\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489432 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43h1 " "Found entity 1: altsyncram_43h1" {  } { { "db/altsyncram_43h1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_43h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|gen_ram:colorram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82h1 " "Found entity 1: altsyncram_82h1" {  } { { "db/altsyncram_82h1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_82h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"CtrlModule:control_module\|OnScreenDisplay:myosd\|DualPortRAM_2RW_1Clock_Unreg:charram\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ci1 " "Found entity 1: altsyncram_7ci1" {  } { { "db/altsyncram_7ci1.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_7ci1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0 " "Elaborated megafunction instantiation \"c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0 " "Instantiated megafunction \"c1541_sd:c1541_sd\|altsyncram:track_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489597 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_hf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"CtrlModule:control_module\|OnScreenDisplay:myosd\|CharROM_ROM:charrom\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite0.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489650 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pd01 " "Found entity 1: altsyncram_pd01" {  } { { "db/altsyncram_pd01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_pd01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_c64_chargen:charrom\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite1.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vd01 " "Found entity 1: altsyncram_vd01" {  } { { "db/altsyncram_vd01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_vd01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite2.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1f01 " "Found entity 1: altsyncram_1f01" {  } { { "db/altsyncram_1f01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_1f01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_right\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite3.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f01 " "Found entity 1: altsyncram_2f01" {  } { { "db/altsyncram_2f01.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_2f01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837489928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"usb_to_ps2_keyboard:usb_to_ps2\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE c64_de10_lite.c64_de10_lite4.rtl.mif " "Parameter \"INIT_FILE\" = \"c64_de10_lite.c64_de10_lite4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837489928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837489928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g411.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g411 " "Found entity 1: altsyncram_g411" {  } { { "db/altsyncram_g411.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_g411.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837489985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837489985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837490098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|video_vicii_656x:vic\|altshift_taps:charStore_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 39 " "Parameter \"TAP_DISTANCE\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490098 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837490098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_epm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_epm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_epm " "Found entity 1: shift_taps_epm" {  } { { "db/shift_taps_epm.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/shift_taps_epm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gh81 " "Found entity 1: altsyncram_gh81" {  } { { "db/altsyncram_gh81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_gh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cntr_1rf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837490394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|wave_map:wmap\|altshift_taps:noise_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490394 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837490394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bpm " "Found entity 1: shift_taps_bpm" {  } { { "db/shift_taps_bpm.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/shift_taps_bpm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oe81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oe81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oe81 " "Found entity 1: altsyncram_oe81" {  } { { "db/altsyncram_oe81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_oe81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epf " "Found entity 1: cntr_epf" {  } { { "db/cntr_epf.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cntr_epf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837490676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|oscillator:osc\|altshift_taps:accu_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837490676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7pm " "Found entity 1: shift_taps_7pm" {  } { { "db/shift_taps_7pm.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/shift_taps_7pm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge81 " "Found entity 1: altsyncram_ge81" {  } { { "db/altsyncram_ge81.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/altsyncram_ge81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\"" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837490811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0 " "Instantiated megafunction \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490811 ""}  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837490811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0\"" {  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837490870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_mixer:mix\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490871 ""}  } { { "../rtl/sid/sid_mixer.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_mixer.vhd" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837490871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_a6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837490924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837490924 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837490924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_k4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837490990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837490990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0\"" {  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_filter:i_filt_left\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491015 ""}  } { { "../rtl/sid/sid_filter.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_filter.vhd" 259 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837491015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837491075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837491075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0\"" {  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid_top:sid_6581\|mult_acc:sum\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491091 ""}  } { { "../rtl/sid/mult_acc.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/mult_acc.vhd" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837491091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_g4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_g4t " "Found entity 1: mult_g4t" {  } { { "db/mult_g4t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_g4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837491139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837491139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491144 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837491144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491156 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837491156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837491307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837491307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837491359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837491359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|altshift:external_latency_ffs fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 73 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3\"" {  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_filters:filters\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491389 ""}  } { { "../rtl/sid8580/sid_filters.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_filters.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837491389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837491444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837491444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0\"" {  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837491481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0 " "Instantiated megafunction \"fpga64_sid_iec:fpga64\|sid8580:sid_8580_l\|sid_voice:v3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837491481 ""}  } { { "../rtl/sid8580/sid_voice.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid8580/sid_voice.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605837491481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_gbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605837491525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837491525 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 148 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837492016 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"CtrlModule:control_module\|zpu_core_flex:zpu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 519 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 148 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837492016 "|c64_de10_lite|CtrlModule:control_module|zpu_core_flex:zpu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1605837492016 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1605837492016 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605837494150 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1605837494375 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1605837494375 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[5\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[5\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[10\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[10\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[11\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[11\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[13\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[13\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[14\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[14\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "arduino_io\[15\] " "Inserted always-enabled tri-state buffer between \"arduino_io\[15\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[33\] " "Inserted always-enabled tri-state buffer between \"gpio\[33\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[34\] " "Inserted always-enabled tri-state buffer between \"gpio\[34\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "gpio\[35\] " "Inserted always-enabled tri-state buffer between \"gpio\[35\]\" and its non-tri-state driver." {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605837494465 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1605837494465 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[12\] " "bidirectional pin \"arduino_io\[12\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "bidirectional pin \"gpio\[0\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "bidirectional pin \"gpio\[2\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[32\] " "bidirectional pin \"gpio\[32\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[0\] " "bidirectional pin \"arduino_io\[0\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[1\] " "bidirectional pin \"arduino_io\[1\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[2\] " "bidirectional pin \"arduino_io\[2\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[3\] " "bidirectional pin \"arduino_io\[3\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[4\] " "bidirectional pin \"arduino_io\[4\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "arduino_io\[6\] " "bidirectional pin \"arduino_io\[6\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "bidirectional pin \"gpio\[1\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "bidirectional pin \"gpio\[3\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "bidirectional pin \"gpio\[4\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "bidirectional pin \"gpio\[5\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "bidirectional pin \"gpio\[6\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "bidirectional pin \"gpio\[7\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "bidirectional pin \"gpio\[8\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "bidirectional pin \"gpio\[9\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "bidirectional pin \"gpio\[10\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "bidirectional pin \"gpio\[11\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "bidirectional pin \"gpio\[12\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "bidirectional pin \"gpio\[13\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "bidirectional pin \"gpio\[14\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "bidirectional pin \"gpio\[15\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "bidirectional pin \"gpio\[16\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "bidirectional pin \"gpio\[17\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "bidirectional pin \"gpio\[18\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "bidirectional pin \"gpio\[19\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "bidirectional pin \"gpio\[20\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "bidirectional pin \"gpio\[21\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "bidirectional pin \"gpio\[22\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "bidirectional pin \"gpio\[23\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "bidirectional pin \"gpio\[24\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "bidirectional pin \"gpio\[25\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "bidirectional pin \"gpio\[26\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "bidirectional pin \"gpio\[27\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "bidirectional pin \"gpio\[28\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "bidirectional pin \"gpio\[29\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "bidirectional pin \"gpio\[30\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "bidirectional pin \"gpio\[31\]\" has no driver" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605837494466 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605837494466 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "fpga64_sid_iec:fpga64\|irqLoc VCC node " "The node \"fpga64_sid_iec:fpga64\|irqLoc\" is fed by VCC" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 200 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1605837494468 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1605837494468 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "arduino_io\[5\] arduino_io\[5\] " "Removed fan-out from the always-disabled I/O buffer \"arduino_io\[5\]\" to the node \"arduino_io\[5\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837494586 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "fpga64_sid_iec:fpga64\|irq_n fpga64_sid_iec:fpga64\|irqLoc " "Removed fan-out from the always-disabled I/O buffer \"fpga64_sid_iec:fpga64\|irq_n\" to the node \"fpga64_sid_iec:fpga64\|irqLoc\"" {  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 97 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1605837494586 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1605837494586 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 325 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 46 -1 0 } } { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 638 -1 0 } } { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 185 -1 0 } } { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 35 -1 0 } } { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 84 -1 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 132 -1 0 } } { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 52 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_pjc.tdf" 33 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_pjc.tdf" 45 2 0 } } { "db/a_graycounter_s57.tdf" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/a_graycounter_s57.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1605837494770 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1605837494771 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[5\]~synth " "Node \"arduino_io\[5\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[10\]~synth " "Node \"arduino_io\[10\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[11\]~synth " "Node \"arduino_io\[11\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[13\]~synth " "Node \"arduino_io\[13\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[14\]~synth " "Node \"arduino_io\[14\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "arduino_io\[15\]~synth " "Node \"arduino_io\[15\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[33\]~synth " "Node \"gpio\[33\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[34\]~synth " "Node \"gpio\[34\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[35\]~synth " "Node \"gpio\[35\]~synth\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837509337 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605837509337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba\[0\] GND " "Pin \"dram_ba\[0\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba\[1\] GND " "Pin \"dram_ba\[1\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ldqm GND " "Pin \"dram_ldqm\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_ldqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_udqm GND " "Pin \"dram_udqm\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_udqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[8\] GND " "Pin \"dram_addr\[8\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[11\] GND " "Pin \"dram_addr\[11\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[12\] GND " "Pin \"dram_addr\[12\]\" is stuck at GND" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605837509339 "|c64_de10_lite|dram_addr[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605837509339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605837509987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "131 " "131 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605837539708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837540466 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1605837540466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605837542083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605837542083 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 359 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1605837542572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605837543436 "|c64_de10_lite|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605837543436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20573 " "Implemented 20573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605837543438 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605837543438 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605837543438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20113 " "Implemented 20113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605837543438 ""} { "Info" "ICUT_CUT_TM_RAMS" "275 " "Implemented 275 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605837543438 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1605837543438 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "44 " "Implemented 44 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605837543438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605837543438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5276 " "Peak virtual memory: 5276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605837543608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 02:59:03 2020 " "Processing ended: Fri Nov 20 02:59:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605837543608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605837543608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605837543608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605837543608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605837548621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605837548630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 02:59:08 2020 " "Processing started: Fri Nov 20 02:59:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605837548630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605837548630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite " "Command: quartus_fit --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605837548631 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605837548802 ""}
{ "Info" "0" "" "Project  = c64_de10_lite" {  } {  } 0 0 "Project  = c64_de10_lite" 0 0 "Fitter" 0 0 1605837548803 ""}
{ "Info" "0" "" "Revision = c64_de10_lite" {  } {  } 0 0 "Revision = c64_de10_lite" 0 0 "Fitter" 0 0 1605837548803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605837549178 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "c64_de10_lite EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"c64_de10_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605837549332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605837549379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605837549379 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7323 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1605837549443 ""}  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7323 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1605837549443 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated\|ram_block1a0 " "Atom \"fpga64_sid_iec:fpga64\|fpga64_buslogic:buslogic\|rom_GS64:kernelromGS\|altsyncram:altsyncram_component\|altsyncram_jkr3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1605837549447 "|c64_de10_lite|fpga64_sid_iec:fpga64|fpga64_buslogic:buslogic|rom_GS64:kernelromGS|altsyncram:altsyncram_component|altsyncram_jkr3:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1605837549447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605837549795 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605837549803 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605837550188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605837550188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605837550188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605837550188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605837550188 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605837550188 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38436 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605837550234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38438 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605837550234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38440 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605837550234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38442 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605837550234 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38444 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605837550234 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605837550234 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605837550253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605837551871 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 140 " "No exact pin location assignment(s) for 56 pins of 140 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1605837552954 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bfj1 " "Entity dcfifo_bfj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605837555150 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605837555150 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605837555150 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1605837555150 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl_de10_lite/c64_de10_lite.sdc " "Reading SDC File: '../rtl_de10_lite/c64_de10_lite.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605837555236 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_32_18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_32_18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605837555244 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1605837555244 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1605837555245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[1\] " "Node: clk32_div\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey clk32_div\[1\] " "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey is being clocked by clk32_div\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837555297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605837555297 "|c64_de10_lite|clk32_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[0\] " "Node: clk32_div\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_spi_available clk32_div\[0\] " "Register usb_spi_available is being clocked by clk32_div\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837555297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605837555297 "|c64_de10_lite|clk32_div[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Node: fpga64_sid_iec:fpga64\|clk_1MHz\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sawtooth\[9\] fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sawtooth\[9\] is being clocked by fpga64_sid_iec:fpga64\|clk_1MHz\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837555298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605837555298 "|c64_de10_lite|fpga64_sid_iec:fpga64|clk_1MHz[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "composite_sync:comp_sync\|clk_cnt\[1\] " "Node: composite_sync:comp_sync\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register composite_sync:comp_sync\|hsync_r composite_sync:comp_sync\|clk_cnt\[1\] " "Register composite_sync:comp_sync\|hsync_r is being clocked by composite_sync:comp_sync\|clk_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837555298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605837555298 "|c64_de10_lite|composite_sync:comp_sync|clk_cnt[1]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1605837555425 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605837555434 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605837555435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605837555435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk1_50 " "  20.000      clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605837555435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  31.250 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605837555435 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605837555435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557200 ""}  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7323 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\]  " "Automatically promoted node fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|enable " "Destination node fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|enable" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 5060 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~10 " "Destination node fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~10" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 24986 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557200 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~13 " "Destination node fpga64_sid_iec:fpga64\|sid_top:sid_6581\|sid_ctrl:i_ctrl\|voice_cnt\[3\]~13" {  } { { "../rtl/sid/sid_ctrl.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/sid/sid_ctrl.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 32466 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557200 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557200 ""}  } { { "../rtl/fpga64_sid_iec.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/fpga64_sid_iec.vhd" 672 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7230 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557200 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk32_div\[1\]  " "Automatically promoted node clk32_div\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk32_div\[1\]~4 " "Destination node clk32_div\[1\]~4" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 19185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557201 ""}  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7350 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "composite_sync:comp_sync\|clk_cnt\[1\]  " "Automatically promoted node composite_sync:comp_sync\|clk_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "composite_sync:comp_sync\|clk_cnt~0 " "Destination node composite_sync:comp_sync\|clk_cnt~0" {  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 15097 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557201 ""}  } { { "../rtl_de10_lite/composite_sync.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/composite_sync.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1875 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk32_div\[0\]  " "Automatically promoted node clk32_div\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk32_div\[0\]~2 " "Destination node clk32_div\[0\]~2" {  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 19183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557201 ""}  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 369 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7349 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node key\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[7\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[7\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 841 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[6\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[6\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 842 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[5\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[5\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 843 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[4\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[4\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 844 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[3\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[3\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 845 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[2\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[2\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 846 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[1\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[1\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 847 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[0\] " "Destination node CtrlModule:control_module\|zpu_core_flex:zpu\|out_mem_addr\[0\]" {  } { { "../CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 848 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|osd_charwr " "Destination node CtrlModule:control_module\|osd_charwr" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1272 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CtrlModule:control_module\|osd_wr " "Destination node CtrlModule:control_module\|osd_wr" {  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1270 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557201 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605837557201 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557201 ""}  } { { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 38429 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CtrlModule:control_module\|tap_control\[0\]  " "Automatically promoted node CtrlModule:control_module\|tap_control\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1530:c1530\|osd_play_stop_toggleD " "Destination node c1530:c1530\|osd_play_stop_toggleD" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 2218 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1530:c1530\|cass_read " "Destination node c1530:c1530\|cass_read" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 2208 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1530:c1530\|playing " "Destination node c1530:c1530\|playing" {  } { { "../rtl/c1530.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/c1530.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 2209 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557202 ""}  } { { "../CtrlModule/CtrlModule/RTL/CtrlModule.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" 306 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 1129 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Res_n_i  " "Automatically promoted node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Y\[0\]~0 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|Y\[0\]~0" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 15183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|NMI_n_o~0 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|NMI_n_o~0" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 191 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 18446 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|ABC\[0\]~2 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|ABC\[0\]~2" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 32551 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|X\[0\]~2 " "Destination node fpga64_sid_iec:fpga64\|cpu_6510:cpu\|T65:cpu\|X\[0\]~2" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 32555 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557203 ""}  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 231 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 3180 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Res_n_i  " "Automatically promoted node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Y\[1\]~0 " "Destination node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|Y\[1\]~0" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 419 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 19527 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|SO_n_o " "Destination node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|SO_n_o" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 189 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7935 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|IRQ_n_o~1 " "Destination node c1541_sd:c1541_sd\|c1541_logic:c1541\|T65:cpu_inst\|IRQ_n_o~1" {  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 190 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 23184 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605837557203 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605837557203 ""}  } { { "../rtl/t65/T65.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl/t65/T65.vhd" 231 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 7781 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605837557203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605837559867 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605837559898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605837559901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605837559931 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605837559971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605837560014 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605837560765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 EC " "Packed 4 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605837560799 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "66 Embedded multiplier block " "Packed 66 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605837560799 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "205 Embedded multiplier output " "Packed 205 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1605837560799 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605837560799 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 3.3V 9 9 37 " "Number of I/O pins in group: 55 (unused VREF, 3.3V VCCIO, 9 input, 9 output, 37 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1605837560950 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1605837560950 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1605837560950 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 29 13 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 37 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 3 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 14 29 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 29 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1605837560952 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1605837560952 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1605837560952 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1 clk\[0\] dram_clk~output " "PLL \"max_10_pll50_to_32_and_18:clk_32_18\|altpll:altpll_component\|max_10_pll50_to_32_and_18_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"dram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/max_10_pll50_to_32_and_18_altpll.v" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/db/max_10_pll50_to_32_and_18_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/max_10_pll50_to_32_and_18.vhd" 147 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 359 0 0 } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 103 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1605837561125 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605837562743 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605837562773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605837566050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605837569957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605837570115 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605837581131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605837581131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605837584112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X22_Y21 X32_Y31 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31" {  } { { "loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31"} { { 12 { 0 ""} 22 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605837593009 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605837593009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605837594317 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605837594317 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605837594317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605837594322 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.89 " "Total time spent on timing analysis during the Fitter is 6.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605837594758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605837594949 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605837596690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605837596785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605837599328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605837602670 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605837604951 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "81 Cyclone IV E " "81 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS T1 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at T1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS R22 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at R22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 157 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS D6 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 158 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS E16 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 159 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS J18 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at J18" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 160 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS C22 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at C22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[8\] 3.3-V LVCMOS H2 " "Pin sw\[8\] uses I/O standard 3.3-V LVCMOS at H2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[9\] 3.3-V LVCMOS E15 " "Pin sw\[9\] uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[0\] 3.3-V LVCMOS T10 " "Pin arduino_io\[0\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[1\] 3.3-V LVCMOS R14 " "Pin arduino_io\[1\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[2\] 3.3-V LVCMOS D13 " "Pin arduino_io\[2\] uses I/O standard 3.3-V LVCMOS at D13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[3\] 3.3-V LVCMOS P17 " "Pin arduino_io\[3\] uses I/O standard 3.3-V LVCMOS at P17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[4\] 3.3-V LVCMOS F20 " "Pin arduino_io\[4\] uses I/O standard 3.3-V LVCMOS at F20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[6\] 3.3-V LVCMOS U13 " "Pin arduino_io\[6\] uses I/O standard 3.3-V LVCMOS at U13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVCMOS T19 " "Pin gpio\[1\] uses I/O standard 3.3-V LVCMOS at T19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVCMOS W17 " "Pin gpio\[3\] uses I/O standard 3.3-V LVCMOS at W17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVCMOS V16 " "Pin gpio\[4\] uses I/O standard 3.3-V LVCMOS at V16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVCMOS M16 " "Pin gpio\[5\] uses I/O standard 3.3-V LVCMOS at M16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVCMOS L21 " "Pin gpio\[6\] uses I/O standard 3.3-V LVCMOS at L21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVCMOS A19 " "Pin gpio\[7\] uses I/O standard 3.3-V LVCMOS at A19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVCMOS E14 " "Pin gpio\[8\] uses I/O standard 3.3-V LVCMOS at E14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVCMOS F16 " "Pin gpio\[9\] uses I/O standard 3.3-V LVCMOS at F16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVCMOS Y14 " "Pin gpio\[10\] uses I/O standard 3.3-V LVCMOS at Y14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVCMOS B19 " "Pin gpio\[11\] uses I/O standard 3.3-V LVCMOS at B19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVCMOS N18 " "Pin gpio\[12\] uses I/O standard 3.3-V LVCMOS at N18" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVCMOS C13 " "Pin gpio\[13\] uses I/O standard 3.3-V LVCMOS at C13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[14\] 3.3-V LVCMOS V15 " "Pin gpio\[14\] uses I/O standard 3.3-V LVCMOS at V15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[15\] 3.3-V LVCMOS C17 " "Pin gpio\[15\] uses I/O standard 3.3-V LVCMOS at C17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[16\] 3.3-V LVCMOS M3 " "Pin gpio\[16\] uses I/O standard 3.3-V LVCMOS at M3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[17\] 3.3-V LVCMOS C20 " "Pin gpio\[17\] uses I/O standard 3.3-V LVCMOS at C20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[18\] 3.3-V LVCMOS AB15 " "Pin gpio\[18\] uses I/O standard 3.3-V LVCMOS at AB15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[19\] 3.3-V LVCMOS R19 " "Pin gpio\[19\] uses I/O standard 3.3-V LVCMOS at R19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[20\] 3.3-V LVCMOS T16 " "Pin gpio\[20\] uses I/O standard 3.3-V LVCMOS at T16" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[21\] 3.3-V LVCMOS AA14 " "Pin gpio\[21\] uses I/O standard 3.3-V LVCMOS at AA14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[22\] 3.3-V LVCMOS C1 " "Pin gpio\[22\] uses I/O standard 3.3-V LVCMOS at C1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[23\] 3.3-V LVCMOS B1 " "Pin gpio\[23\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[24\] 3.3-V LVCMOS F21 " "Pin gpio\[24\] uses I/O standard 3.3-V LVCMOS at F21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[25\] 3.3-V LVCMOS AB20 " "Pin gpio\[25\] uses I/O standard 3.3-V LVCMOS at AB20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[26\] 3.3-V LVCMOS G15 " "Pin gpio\[26\] uses I/O standard 3.3-V LVCMOS at G15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[27\] 3.3-V LVCMOS D19 " "Pin gpio\[27\] uses I/O standard 3.3-V LVCMOS at D19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[28\] 3.3-V LVCMOS D2 " "Pin gpio\[28\] uses I/O standard 3.3-V LVCMOS at D2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 251 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[29\] 3.3-V LVCMOS B2 " "Pin gpio\[29\] uses I/O standard 3.3-V LVCMOS at B2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[30\] 3.3-V LVCMOS J5 " "Pin gpio\[30\] uses I/O standard 3.3-V LVCMOS at J5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[31\] 3.3-V LVCMOS J3 " "Pin gpio\[31\] uses I/O standard 3.3-V LVCMOS at J3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVCMOS AA10 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVCMOS at AA10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 166 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVCMOS AB9 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVCMOS at AB9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 167 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVCMOS AA9 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVCMOS at AA9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 168 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVCMOS AB8 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVCMOS at AB8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 169 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVCMOS AA8 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVCMOS at AA8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVCMOS AB7 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVCMOS at AB7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 171 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVCMOS AA7 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVCMOS at AA7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 172 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVCMOS AB5 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVCMOS at AB5" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVCMOS Y7 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVCMOS at Y7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVCMOS W8 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVCMOS at W8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVCMOS Y8 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVCMOS at Y8" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 176 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVCMOS V9 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVCMOS at V9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 177 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVCMOS V10 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVCMOS at V10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVCMOS Y10 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVCMOS at Y10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVCMOS W10 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVCMOS at W10" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 180 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVCMOS V11 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVCMOS at V11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 181 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[5\] 3.3-V LVCMOS M20 " "Pin arduino_io\[5\] uses I/O standard 3.3-V LVCMOS at M20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[7\] 3.3-V LVCMOS U21 " "Pin arduino_io\[7\] uses I/O standard 3.3-V LVCMOS at U21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[8\] 3.3-V LVCMOS AA17 " "Pin arduino_io\[8\] uses I/O standard 3.3-V LVCMOS at AA17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[9\] 3.3-V LVCMOS T4 " "Pin arduino_io\[9\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[10\] 3.3-V LVCMOS N20 " "Pin arduino_io\[10\] uses I/O standard 3.3-V LVCMOS at N20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[11\] 3.3-V LVCMOS M19 " "Pin arduino_io\[11\] uses I/O standard 3.3-V LVCMOS at M19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[12\] 3.3-V LVCMOS N19 " "Pin arduino_io\[12\] uses I/O standard 3.3-V LVCMOS at N19" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[13\] 3.3-V LVCMOS B21 " "Pin arduino_io\[13\] uses I/O standard 3.3-V LVCMOS at B21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[14\] 3.3-V LVCMOS B20 " "Pin arduino_io\[14\] uses I/O standard 3.3-V LVCMOS at B20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[15\] 3.3-V LVCMOS A20 " "Pin arduino_io\[15\] uses I/O standard 3.3-V LVCMOS at A20" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVCMOS N1 " "Pin gpio\[0\] uses I/O standard 3.3-V LVCMOS at N1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVCMOS P1 " "Pin gpio\[2\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[32\] 3.3-V LVCMOS R1 " "Pin gpio\[32\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[33\] 3.3-V LVCMOS N2 " "Pin gpio\[33\] uses I/O standard 3.3-V LVCMOS at N2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[34\] 3.3-V LVCMOS P2 " "Pin gpio\[34\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[35\] 3.3-V LVCMOS R2 " "Pin gpio\[35\] uses I/O standard 3.3-V LVCMOS at R2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS C2 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at C2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 154 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10_clk1_50 3.3-V LVCMOS T2 " "Pin max10_clk1_50 uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { max10_clk1_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10_clk1_50" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 257 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVCMOS E13 " "Pin key\[0\] uses I/O standard 3.3-V LVCMOS at E13" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { key[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 152 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVCMOS AB11 " "Pin key\[1\] uses I/O standard 3.3-V LVCMOS at AB11" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 153 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS C21 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at C21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 155 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605837605047 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1605837605047 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 221 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 222 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 223 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 224 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 225 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 226 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 227 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 228 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 229 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 230 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 231 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 232 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 233 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 235 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 236 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 238 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 242 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 243 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 244 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 245 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 246 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 247 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 248 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 251 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently enabled " "Pin arduino_io\[5\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 135 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 126 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 140 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 141 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently enabled " "Pin arduino_io\[10\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently enabled " "Pin arduino_io\[11\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 137 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 138 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently enabled " "Pin arduino_io\[13\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 139 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[14\] a permanently enabled " "Pin arduino_io\[14\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 127 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[15\] a permanently enabled " "Pin arduino_io\[15\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 128 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 128 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 129 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 130 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 131 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently enabled " "Pin gpio\[33\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 132 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently enabled " "Pin gpio\[34\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 133 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently enabled " "Pin gpio\[35\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "../rtl_de10_lite/c64_de10_lite.vhd" "" { Text "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/rtl_de10_lite/c64_de10_lite.vhd" 131 0 0 } } { "temporary_test_loc" "" { Generic "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605837605054 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605837605054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/output_files/c64_de10_lite.fit.smsg " "Generated suppressed messages file C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/output_files/c64_de10_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605837606264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6477 " "Peak virtual memory: 6477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605837609975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:00:09 2020 " "Processing ended: Fri Nov 20 03:00:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605837609975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605837609975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605837609975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605837609975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605837614828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605837614835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 03:00:14 2020 " "Processing started: Fri Nov 20 03:00:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605837614835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605837614835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite " "Command: quartus_asm --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605837614835 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605837617544 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605837617634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605837618676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:00:18 2020 " "Processing ended: Fri Nov 20 03:00:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605837618676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605837618676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605837618676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605837618676 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605837619392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605837623729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605837623739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 03:00:23 2020 " "Processing started: Fri Nov 20 03:00:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605837623739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837623739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta c64_de10_lite -c c64_de10_lite " "Command: quartus_sta c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837623739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1605837623911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1605837624405 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837624405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837624627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837624674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837624674 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bfj1 " "Entity dcfifo_bfj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605837625755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605837625755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605837625755 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625755 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl_de10_lite/c64_de10_lite.sdc " "Reading SDC File: '../rtl_de10_lite/c64_de10_lite.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625826 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk_32_18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk_32_18\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605837625828 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625829 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[1\] " "Node: clk32_div\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey clk32_div\[1\] " "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey is being clocked by clk32_div\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837625908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625908 "|c64_de10_lite|clk32_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[0\] " "Node: clk32_div\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_spi_available clk32_div\[0\] " "Register usb_spi_available is being clocked by clk32_div\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837625908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625908 "|c64_de10_lite|clk32_div[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Node: fpga64_sid_iec:fpga64\|clk_1MHz\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sid_envelope:adsr\|envelope\[3\] fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sid_envelope:adsr\|envelope\[3\] is being clocked by fpga64_sid_iec:fpga64\|clk_1MHz\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837625908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625908 "|c64_de10_lite|fpga64_sid_iec:fpga64|clk_1MHz[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "composite_sync:comp_sync\|clk_cnt\[1\] " "Node: composite_sync:comp_sync\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register composite_sync:comp_sync\|hsync_r composite_sync:comp_sync\|clk_cnt\[1\] " "Register composite_sync:comp_sync\|hsync_r is being clocked by composite_sync:comp_sync\|clk_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837625908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837625908 "|c64_de10_lite|composite_sync:comp_sync|clk_cnt[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626160 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1605837626167 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605837626203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.507 " "Worst-case setup slack is 5.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.507               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.507               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.203 " "Worst-case recovery slack is 26.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.203               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.203               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.434 " "Worst-case removal slack is 3.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.434               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.434               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.861 " "Worst-case minimum pulse width slack is 9.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.861               0.000 clk1_50  " "    9.861               0.000 clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.187               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.187               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837626520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626520 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.066 ns " "Worst Case Available Settling Time: 44.066 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837626828 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605837626840 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837626911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837629603 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[1\] " "Node: clk32_div\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey clk32_div\[1\] " "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey is being clocked by clk32_div\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837630472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630472 "|c64_de10_lite|clk32_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[0\] " "Node: clk32_div\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_spi_available clk32_div\[0\] " "Register usb_spi_available is being clocked by clk32_div\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837630472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630472 "|c64_de10_lite|clk32_div[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Node: fpga64_sid_iec:fpga64\|clk_1MHz\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sid_envelope:adsr\|envelope\[3\] fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sid_envelope:adsr\|envelope\[3\] is being clocked by fpga64_sid_iec:fpga64\|clk_1MHz\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837630472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630472 "|c64_de10_lite|fpga64_sid_iec:fpga64|clk_1MHz[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "composite_sync:comp_sync\|clk_cnt\[1\] " "Node: composite_sync:comp_sync\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register composite_sync:comp_sync\|hsync_r composite_sync:comp_sync\|clk_cnt\[1\] " "Register composite_sync:comp_sync\|hsync_r is being clocked by composite_sync:comp_sync\|clk_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837630472 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630472 "|c64_de10_lite|composite_sync:comp_sync|clk_cnt[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.213 " "Worst-case setup slack is 6.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.213               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.213               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.331               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 26.546 " "Worst-case recovery slack is 26.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.546               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   26.546               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.087 " "Worst-case removal slack is 3.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.087               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.087               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.854 " "Worst-case minimum pulse width slack is 9.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.854               0.000 clk1_50  " "    9.854               0.000 clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.201               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.201               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837630757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837630757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.949 ns " "Worst Case Available Settling Time: 44.949 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837631078 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631078 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1605837631094 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[1\] " "Node: clk32_div\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey clk32_div\[1\] " "Register fpga64_sid_iec:fpga64\|fpga64_keyboard_usb_french:USB_Keyboard\|videoKey is being clocked by clk32_div\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837631621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631621 "|c64_de10_lite|clk32_div[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk32_div\[0\] " "Node: clk32_div\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register usb_spi_available clk32_div\[0\] " "Register usb_spi_available is being clocked by clk32_div\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837631621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631621 "|c64_de10_lite|clk32_div[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Node: fpga64_sid_iec:fpga64\|clk_1MHz\[31\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sid_envelope:adsr\|envelope\[3\] fpga64_sid_iec:fpga64\|clk_1MHz\[31\] " "Register fpga64_sid_iec:fpga64\|sid8580:sid_8580_r\|sid_voice:v3\|sid_envelope:adsr\|envelope\[3\] is being clocked by fpga64_sid_iec:fpga64\|clk_1MHz\[31\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837631621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631621 "|c64_de10_lite|fpga64_sid_iec:fpga64|clk_1MHz[31]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "composite_sync:comp_sync\|clk_cnt\[1\] " "Node: composite_sync:comp_sync\|clk_cnt\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register composite_sync:comp_sync\|hsync_r composite_sync:comp_sync\|clk_cnt\[1\] " "Register composite_sync:comp_sync\|hsync_r is being clocked by composite_sync:comp_sync\|clk_cnt\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605837631621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631621 "|c64_de10_lite|composite_sync:comp_sync|clk_cnt[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.381 " "Worst-case setup slack is 11.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.381               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.381               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.103               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.835 " "Worst-case recovery slack is 28.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.835               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.835               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.471 " "Worst-case removal slack is 1.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.471               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.471               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 clk1_50  " "    9.405               0.000 clk1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.374               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.374               0.000 clk_32_18\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605837631794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837631794 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.230 ns " "Worst Case Available Settling Time: 54.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605837632214 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837632214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837632827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837632832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5279 " "Peak virtual memory: 5279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605837633184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:00:33 2020 " "Processing ended: Fri Nov 20 03:00:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605837633184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605837633184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605837633184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837633184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1605837638121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605837638129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 03:00:37 2020 " "Processing started: Fri Nov 20 03:00:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605837638129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605837638129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite " "Command: quartus_eda --read_settings_files=off --write_settings_files=off c64_de10_lite -c c64_de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1605837638129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_85c_slow.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_85c_slow.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837642586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_0c_slow.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_0c_slow.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837644910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_min_1200mv_0c_fast.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_min_1200mv_0c_fast.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837647422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite.vho C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite.vho in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837649743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_85c_vhd_slow.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_85c_vhd_slow.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837651946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_8_1200mv_0c_vhd_slow.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_8_1200mv_0c_vhd_slow.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837654134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_min_1200mv_0c_vhd_fast.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_min_1200mv_0c_vhd_fast.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837656441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "c64_de10_lite_vhd.sdo C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/ simulation " "Generated file c64_de10_lite_vhd.sdo in folder \"C:/FPGA_Projects/FPGA_PROJ/FULL_vhdl_c64_c1530_c1541_de10_lite_sdram_fat32_rev_3_1_2019_05_15/de10_lite/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1605837658673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605837659056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 03:00:59 2020 " "Processing ended: Fri Nov 20 03:00:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605837659056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605837659056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605837659056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605837659056 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 245 s " "Quartus Prime Full Compilation was successful. 0 errors, 245 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1605837659844 ""}
